<stg><name>Filter2D</name>


<trans_list>

<trans id="4995" from="1" to="2">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4996" from="2" to="3">
<condition id="72">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5267" from="3" to="4">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5403" from="4" to="140">
<condition id="346">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5404" from="4" to="5">
<condition id="482">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5268" from="5" to="6">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5269" from="6" to="7">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5270" from="7" to="8">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5271" from="8" to="9">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5272" from="9" to="10">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5273" from="10" to="11">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5274" from="11" to="12">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5275" from="12" to="13">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5276" from="13" to="14">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5277" from="14" to="15">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5278" from="15" to="16">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5279" from="16" to="17">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5280" from="17" to="18">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5281" from="18" to="19">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5282" from="19" to="20">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5283" from="20" to="21">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5284" from="21" to="22">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5285" from="22" to="23">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5286" from="23" to="24">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5287" from="24" to="25">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5288" from="25" to="26">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5289" from="26" to="27">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5290" from="27" to="28">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5291" from="28" to="29">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5292" from="29" to="30">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5293" from="30" to="31">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5294" from="31" to="32">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5295" from="32" to="33">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5296" from="33" to="34">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5297" from="34" to="35">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5298" from="35" to="36">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5299" from="36" to="37">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5300" from="37" to="38">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5301" from="38" to="39">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5302" from="39" to="40">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5303" from="40" to="41">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5304" from="41" to="42">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5305" from="42" to="43">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5306" from="43" to="44">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5307" from="44" to="45">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5308" from="45" to="46">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5309" from="46" to="47">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5310" from="47" to="48">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5311" from="48" to="49">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5312" from="49" to="50">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5313" from="50" to="51">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5314" from="51" to="52">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5315" from="52" to="53">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5316" from="53" to="54">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5317" from="54" to="55">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5318" from="55" to="56">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5319" from="56" to="57">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5320" from="57" to="58">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5321" from="58" to="59">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5322" from="59" to="60">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5323" from="60" to="61">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5324" from="61" to="62">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5325" from="62" to="63">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5326" from="63" to="64">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5327" from="64" to="65">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5328" from="65" to="66">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5329" from="66" to="67">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5330" from="67" to="68">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5331" from="68" to="69">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5332" from="69" to="70">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5333" from="70" to="71">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5334" from="71" to="72">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5335" from="72" to="73">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5336" from="73" to="74">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5337" from="74" to="75">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5338" from="75" to="76">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5339" from="76" to="77">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5340" from="77" to="78">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5341" from="78" to="79">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5342" from="79" to="80">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5343" from="80" to="81">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5344" from="81" to="82">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5345" from="82" to="83">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5346" from="83" to="84">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5347" from="84" to="85">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5348" from="85" to="86">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5349" from="86" to="87">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5350" from="87" to="88">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5351" from="88" to="89">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5352" from="89" to="90">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5353" from="90" to="91">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5354" from="91" to="92">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5355" from="92" to="93">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5356" from="93" to="94">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5357" from="94" to="95">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5358" from="95" to="96">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5359" from="96" to="97">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5360" from="97" to="98">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5361" from="98" to="99">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5362" from="99" to="100">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5363" from="100" to="101">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5364" from="101" to="102">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5365" from="102" to="103">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5366" from="103" to="104">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5367" from="104" to="105">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5368" from="105" to="106">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5369" from="106" to="107">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5370" from="107" to="108">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5371" from="108" to="109">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5372" from="109" to="110">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5373" from="110" to="111">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5374" from="111" to="112">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5375" from="112" to="113">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5376" from="113" to="114">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5377" from="114" to="115">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5378" from="115" to="116">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5379" from="116" to="117">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5380" from="117" to="118">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5381" from="118" to="119">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5382" from="119" to="120">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5383" from="120" to="121">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5384" from="121" to="122">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5385" from="122" to="123">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5386" from="123" to="124">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5387" from="124" to="125">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5388" from="125" to="126">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5389" from="126" to="127">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5390" from="127" to="128">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5391" from="128" to="129">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5392" from="129" to="130">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5393" from="130" to="131">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5394" from="131" to="132">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5395" from="132" to="133">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5396" from="133" to="134">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5397" from="134" to="135">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5398" from="135" to="136">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5399" from="136" to="137">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5400" from="137" to="138">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5401" from="138" to="139">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5402" from="139" to="3">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5265" from="140" to="2">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:0  %BlockBuffer_val_0_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:1  %BlockBuffer_val_0_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:2  %BlockBuffer_val_0_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_2"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:3  %BlockBuffer_val_0_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_3"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:4  %BlockBuffer_val_0_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_4"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:5  %BlockBuffer_val_0_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_5"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:6  %BlockBuffer_val_0_V_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_6"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:7  %BlockBuffer_val_0_V_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_7"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:8  %BlockBuffer_val_0_V_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_8"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:9  %BlockBuffer_val_0_V_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_9"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:10  %BlockBuffer_val_0_V_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_10"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:11  %BlockBuffer_val_0_V_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_11"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:12  %BlockBuffer_val_0_V_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_12"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:13  %BlockBuffer_val_0_V_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_13"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:14  %BlockBuffer_val_1_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:15  %BlockBuffer_val_1_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_1"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:16  %BlockBuffer_val_1_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_2"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:17  %BlockBuffer_val_1_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_3"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:18  %BlockBuffer_val_1_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_4"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:19  %BlockBuffer_val_1_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_5"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:20  %BlockBuffer_val_1_V_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_6"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:21  %BlockBuffer_val_1_V_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_7"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:22  %BlockBuffer_val_1_V_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_8"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:23  %BlockBuffer_val_1_V_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_9"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:24  %BlockBuffer_val_1_V_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_10"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:25  %BlockBuffer_val_1_V_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_11"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:26  %BlockBuffer_val_1_V_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_12"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:27  %BlockBuffer_val_1_V_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_13"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:28  %BlockBuffer_val_2_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:29  %BlockBuffer_val_2_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_1"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:30  %BlockBuffer_val_2_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_2"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:31  %BlockBuffer_val_2_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_3"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:32  %BlockBuffer_val_2_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_4"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:33  %BlockBuffer_val_2_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_5"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:34  %BlockBuffer_val_2_V_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_6"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:35  %BlockBuffer_val_2_V_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_7"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:36  %BlockBuffer_val_2_V_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_8"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:37  %BlockBuffer_val_2_V_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_9"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:38  %BlockBuffer_val_2_V_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_10"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:39  %BlockBuffer_val_2_V_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_11"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:40  %BlockBuffer_val_2_V_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_12"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:41  %BlockBuffer_val_2_V_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_13"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:42  %BlockBuffer_val_3_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:43  %BlockBuffer_val_3_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_1"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:44  %BlockBuffer_val_3_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_2"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:45  %BlockBuffer_val_3_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_3"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:46  %BlockBuffer_val_3_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_4"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:47  %BlockBuffer_val_3_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_5"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:48  %BlockBuffer_val_3_V_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_6"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:49  %BlockBuffer_val_3_V_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_7"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:50  %BlockBuffer_val_3_V_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_8"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:51  %BlockBuffer_val_3_V_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_9"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:52  %BlockBuffer_val_3_V_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_10"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:53  %BlockBuffer_val_3_V_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_11"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:54  %BlockBuffer_val_3_V_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_12"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:55  %BlockBuffer_val_3_V_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_13"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:56  %BlockBuffer_val_6_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:57  %BlockBuffer_val_4_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:58  %BlockBuffer_val_4_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_1"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:59  %BlockBuffer_val_4_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_2"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:60  %BlockBuffer_val_4_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_3"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:61  %BlockBuffer_val_4_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_4"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:62  %BlockBuffer_val_4_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_5"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:63  %BlockBuffer_val_4_V_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_6"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:64  %BlockBuffer_val_4_V_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_7"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:65  %BlockBuffer_val_4_V_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_8"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:66  %BlockBuffer_val_4_V_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_9"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:67  %BlockBuffer_val_4_V_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_10"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:68  %BlockBuffer_val_4_V_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_11"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:69  %BlockBuffer_val_4_V_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_12"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:70  %BlockBuffer_val_4_V_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_13"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:71  %BlockBuffer_val_6_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_1"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:72  %BlockBuffer_val_5_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:73  %BlockBuffer_val_5_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_1"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:74  %BlockBuffer_val_5_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_2"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:75  %BlockBuffer_val_5_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_3"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:76  %BlockBuffer_val_5_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_4"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:77  %BlockBuffer_val_5_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_5"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:78  %BlockBuffer_val_5_V_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_6"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:79  %BlockBuffer_val_5_V_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_7"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:80  %BlockBuffer_val_5_V_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_8"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:81  %BlockBuffer_val_5_V_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_9"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:82  %BlockBuffer_val_5_V_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_10"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:83  %BlockBuffer_val_5_V_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_11"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:84  %BlockBuffer_val_5_V_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_12"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:85  %BlockBuffer_val_5_V_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_13"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:86  %BlockBuffer_val_6_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_2"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:87  %BlockBuffer_val_6_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_3"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:88  %BlockBuffer_val_6_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_4"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:89  %BlockBuffer_val_6_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_5"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:90  %BlockBuffer_val_6_V_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_6"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:91  %BlockBuffer_val_6_V_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_7"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:92  %BlockBuffer_val_6_V_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_8"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:93  %BlockBuffer_val_6_V_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_9"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:94  %BlockBuffer_val_6_V_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_10"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:95  %BlockBuffer_val_6_V_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_11"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:96  %BlockBuffer_val_6_V_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_12"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:97  %BlockBuffer_val_6_V_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_13"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:98  %BlockBuffer_val_13_s = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_s"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:99  %BlockBuffer_val_7_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:100  %BlockBuffer_val_7_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_1"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:101  %BlockBuffer_val_7_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_2"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:102  %BlockBuffer_val_7_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_3"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:103  %BlockBuffer_val_7_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_4"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:104  %BlockBuffer_val_7_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_5"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:105  %BlockBuffer_val_7_V_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_6"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:106  %BlockBuffer_val_7_V_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_7"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:107  %BlockBuffer_val_7_V_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_8"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:108  %BlockBuffer_val_7_V_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_9"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:109  %BlockBuffer_val_7_V_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_10"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:110  %BlockBuffer_val_7_V_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_11"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:111  %BlockBuffer_val_7_V_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_12"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:112  %BlockBuffer_val_7_V_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_13"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:113  %BlockBuffer_val_13_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_1"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:114  %BlockBuffer_val_8_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:115  %BlockBuffer_val_8_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_1"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:116  %BlockBuffer_val_8_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_2"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:117  %BlockBuffer_val_8_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_3"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:118  %BlockBuffer_val_8_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_4"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:119  %BlockBuffer_val_8_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_5"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:120  %BlockBuffer_val_8_V_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_6"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:121  %BlockBuffer_val_8_V_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_7"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:122  %BlockBuffer_val_8_V_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_8"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:123  %BlockBuffer_val_8_V_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_9"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:124  %BlockBuffer_val_8_V_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_10"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:125  %BlockBuffer_val_8_V_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_11"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:126  %BlockBuffer_val_8_V_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_12"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:127  %BlockBuffer_val_8_V_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_13"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:128  %BlockBuffer_val_13_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_2"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:129  %BlockBuffer_val_9_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:130  %BlockBuffer_val_9_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_1"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:131  %BlockBuffer_val_9_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_2"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:132  %BlockBuffer_val_9_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_3"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:133  %BlockBuffer_val_9_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_4"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:134  %BlockBuffer_val_9_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_5"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:135  %BlockBuffer_val_9_V_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_6"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:136  %BlockBuffer_val_9_V_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_7"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:137  %BlockBuffer_val_9_V_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_8"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:138  %BlockBuffer_val_9_V_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_9"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:139  %BlockBuffer_val_9_V_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_10"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:140  %BlockBuffer_val_9_V_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_11"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:141  %BlockBuffer_val_9_V_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_12"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:142  %BlockBuffer_val_9_V_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_13"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:143  %BlockBuffer_val_13_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_3"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:144  %BlockBuffer_val_10_s = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_s"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:145  %BlockBuffer_val_10_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_1"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:146  %BlockBuffer_val_10_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_2"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:147  %BlockBuffer_val_10_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_3"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:148  %BlockBuffer_val_10_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_4"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:149  %BlockBuffer_val_10_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_5"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:150  %BlockBuffer_val_10_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_6"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:151  %BlockBuffer_val_10_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_7"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:152  %BlockBuffer_val_10_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_8"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:153  %BlockBuffer_val_10_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_9"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:154  %BlockBuffer_val_10_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_10"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:155  %BlockBuffer_val_10_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_11"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:156  %BlockBuffer_val_10_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_12"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:157  %BlockBuffer_val_10_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_13"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:158  %BlockBuffer_val_13_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_4"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:159  %BlockBuffer_val_11_s = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_s"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:160  %BlockBuffer_val_11_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_1"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:161  %BlockBuffer_val_11_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_2"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:162  %BlockBuffer_val_11_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_3"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:163  %BlockBuffer_val_11_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_4"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:164  %BlockBuffer_val_11_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_5"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:165  %BlockBuffer_val_11_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_6"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:166  %BlockBuffer_val_11_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_7"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:167  %BlockBuffer_val_11_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_8"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:168  %BlockBuffer_val_11_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_9"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:169  %BlockBuffer_val_11_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_10"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:170  %BlockBuffer_val_11_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_11"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:171  %BlockBuffer_val_11_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_12"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:172  %BlockBuffer_val_11_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_13"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:173  %BlockBuffer_val_13_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_5"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:174  %BlockBuffer_val_12_s = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_s"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:175  %BlockBuffer_val_12_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_1"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:176  %BlockBuffer_val_12_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_2"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:177  %BlockBuffer_val_12_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_3"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:178  %BlockBuffer_val_12_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_4"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:179  %BlockBuffer_val_12_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_5"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:180  %BlockBuffer_val_12_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_6"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:181  %BlockBuffer_val_12_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_7"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:182  %BlockBuffer_val_12_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_8"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:183  %BlockBuffer_val_12_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_9"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:184  %BlockBuffer_val_12_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_10"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:185  %BlockBuffer_val_12_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_11"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:186  %BlockBuffer_val_12_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_12"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:187  %BlockBuffer_val_12_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_13"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:188  %BlockBuffer_val_13_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_6"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:189  %BlockBuffer_val_13_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_7"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:190  %BlockBuffer_val_13_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_8"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:191  %BlockBuffer_val_13_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_9"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:192  %BlockBuffer_val_13_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_10"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:193  %BlockBuffer_val_13_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_11"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:194  %BlockBuffer_val_13_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_12"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:195  %BlockBuffer_val_13_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_13"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:196  %BlockBuffer_val_14_s = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_s"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:197  %BlockBuffer_val_14_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_1"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:198  %BlockBuffer_val_14_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_2"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:199  %BlockBuffer_val_14_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_3"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:200  %BlockBuffer_val_14_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_4"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:201  %BlockBuffer_val_14_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_5"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:202  %BlockBuffer_val_14_6 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_6"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:203  %BlockBuffer_val_14_7 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_7"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:204  %BlockBuffer_val_14_8 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_8"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:205  %BlockBuffer_val_14_9 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_9"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:206  %BlockBuffer_val_14_10 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_10"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:207  %BlockBuffer_val_14_11 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_11"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:208  %BlockBuffer_val_14_12 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_12"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:209  %BlockBuffer_val_14_13 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_13"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:210  %dst_val_V_offset_rea = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %dst_val_V_offset)

]]></Node>
<StgValue><ssdm name="dst_val_V_offset_rea"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:211  %kernel_val_14_V_14 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_14"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:212  %kernel_val_14_V_13 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_13"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:213  %kernel_val_14_V_12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_12"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:214  %kernel_val_14_V_11 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_11"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:215  %kernel_val_14_V_10 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_10"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:216  %kernel_val_14_V_9_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_9_s"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:217  %kernel_val_14_V_8_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_8_s"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:218  %kernel_val_14_V_7_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_7_s"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:219  %kernel_val_14_V_6_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_6_s"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:220  %kernel_val_14_V_5_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_5_s"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:221  %kernel_val_14_V_4_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_4_s"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:222  %kernel_val_14_V_3_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_3_s"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:223  %kernel_val_14_V_2_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_2_s"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:224  %kernel_val_14_V_1_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_1_s"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:225  %kernel_val_14_V_0_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_14_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_14_V_0_s"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:226  %kernel_val_13_V_14 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_14"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:227  %kernel_val_13_V_13 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_13"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:228  %kernel_val_13_V_12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_12"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:229  %kernel_val_13_V_11 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_11"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:230  %kernel_val_13_V_10 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_10"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:231  %kernel_val_13_V_9_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_9_s"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:232  %kernel_val_13_V_8_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_8_s"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:233  %kernel_val_13_V_7_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_7_s"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:234  %kernel_val_13_V_6_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_6_s"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:235  %kernel_val_13_V_5_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_5_s"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:236  %kernel_val_13_V_4_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_4_s"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:237  %kernel_val_13_V_3_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_3_s"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:238  %kernel_val_13_V_2_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_2_s"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:239  %kernel_val_13_V_1_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_1_s"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:240  %kernel_val_13_V_0_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_13_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_13_V_0_s"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:241  %kernel_val_12_V_14 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_14"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:242  %kernel_val_12_V_13 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_13"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:243  %kernel_val_12_V_12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_12"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:244  %kernel_val_12_V_11 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_11"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:245  %kernel_val_12_V_10 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_10"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:246  %kernel_val_12_V_9_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_9_s"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:247  %kernel_val_12_V_8_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_8_s"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:248  %kernel_val_12_V_7_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_7_s"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:249  %kernel_val_12_V_6_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_6_s"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:250  %kernel_val_12_V_5_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_5_s"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:251  %kernel_val_12_V_4_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_4_s"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:252  %kernel_val_12_V_3_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_3_s"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:253  %kernel_val_12_V_2_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_2_s"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:254  %kernel_val_12_V_1_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_1_s"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:255  %kernel_val_12_V_0_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_12_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_12_V_0_s"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:256  %kernel_val_11_V_14 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_14"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:257  %kernel_val_11_V_13 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_13"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:258  %kernel_val_11_V_12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_12"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:259  %kernel_val_11_V_11 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_11"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:260  %kernel_val_11_V_10 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_10"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:261  %kernel_val_11_V_9_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_9_s"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:262  %kernel_val_11_V_8_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_8_s"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:263  %kernel_val_11_V_7_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_7_s"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:264  %kernel_val_11_V_6_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_6_s"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:265  %kernel_val_11_V_5_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_5_s"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:266  %kernel_val_11_V_4_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_4_s"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:267  %kernel_val_11_V_3_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_3_s"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:268  %kernel_val_11_V_2_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_2_s"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:269  %kernel_val_11_V_1_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_1_s"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:270  %kernel_val_11_V_0_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_11_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_11_V_0_s"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:271  %kernel_val_10_V_14 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_14"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:272  %kernel_val_10_V_13 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_13"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:273  %kernel_val_10_V_12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_12"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:274  %kernel_val_10_V_11 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_11"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:275  %kernel_val_10_V_10 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_10"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:276  %kernel_val_10_V_9_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_9_s"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:277  %kernel_val_10_V_8_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_8_s"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:278  %kernel_val_10_V_7_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_7_s"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:279  %kernel_val_10_V_6_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_6_s"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:280  %kernel_val_10_V_5_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_5_s"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:281  %kernel_val_10_V_4_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_4_s"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:282  %kernel_val_10_V_3_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_3_s"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:283  %kernel_val_10_V_2_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_2_s"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:284  %kernel_val_10_V_1_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_1_s"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:285  %kernel_val_10_V_0_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_10_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_10_V_0_s"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:286  %kernel_val_9_V_14_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_14_s"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:287  %kernel_val_9_V_13_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_13_s"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:288  %kernel_val_9_V_12_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_12_s"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:289  %kernel_val_9_V_11_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_11_s"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:290  %kernel_val_9_V_10_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_10_s"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:291  %kernel_val_9_V_9_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_9_r"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:292  %kernel_val_9_V_8_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_8_r"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:293  %kernel_val_9_V_7_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_7_r"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:294  %kernel_val_9_V_6_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_6_r"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:295  %kernel_val_9_V_5_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_5_r"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:296  %kernel_val_9_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_4_r"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:297  %kernel_val_9_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_3_r"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:298  %kernel_val_9_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_2_r"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:299  %kernel_val_9_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_1_r"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:300  %kernel_val_9_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_9_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_9_V_0_r"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:301  %kernel_val_8_V_14_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_14_s"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:302  %kernel_val_8_V_13_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_13_s"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:303  %kernel_val_8_V_12_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_12_s"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:304  %kernel_val_8_V_11_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_11_s"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:305  %kernel_val_8_V_10_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_10_s"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:306  %kernel_val_8_V_9_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_9_r"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:307  %kernel_val_8_V_8_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_8_r"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:308  %kernel_val_8_V_7_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_7_r"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:309  %kernel_val_8_V_6_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_6_r"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:310  %kernel_val_8_V_5_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_5_r"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:311  %kernel_val_8_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_4_r"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:312  %kernel_val_8_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_3_r"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:313  %kernel_val_8_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_2_r"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:314  %kernel_val_8_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_1_r"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:315  %kernel_val_8_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_8_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_8_V_0_r"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:316  %kernel_val_7_V_14_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_14_s"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:317  %kernel_val_7_V_13_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_13_s"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:318  %kernel_val_7_V_12_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_12_s"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:319  %kernel_val_7_V_11_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_11_s"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:320  %kernel_val_7_V_10_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_10_s"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:321  %kernel_val_7_V_9_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_9_r"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:322  %kernel_val_7_V_8_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_8_r"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:323  %kernel_val_7_V_7_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_7_r"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:324  %kernel_val_7_V_6_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_6_r"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:325  %kernel_val_7_V_5_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_5_r"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:326  %kernel_val_7_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_4_r"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:327  %kernel_val_7_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_3_r"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:328  %kernel_val_7_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_2_r"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:329  %kernel_val_7_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_1_r"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:330  %kernel_val_7_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_7_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_7_V_0_r"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:331  %kernel_val_6_V_14_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_14_s"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:332  %kernel_val_6_V_13_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_13_s"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:333  %kernel_val_6_V_12_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_12_s"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:334  %kernel_val_6_V_11_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_11_s"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:335  %kernel_val_6_V_10_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_10_s"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:336  %kernel_val_6_V_9_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_9_r"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:337  %kernel_val_6_V_8_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_8_r"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:338  %kernel_val_6_V_7_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_7_r"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:339  %kernel_val_6_V_6_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_6_r"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:340  %kernel_val_6_V_5_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_5_r"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:341  %kernel_val_6_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_4_r"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:342  %kernel_val_6_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_3_r"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:343  %kernel_val_6_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_2_r"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:344  %kernel_val_6_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_1_r"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:345  %kernel_val_6_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_6_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_6_V_0_r"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:346  %kernel_val_5_V_14_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_14_s"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:347  %kernel_val_5_V_13_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_13_s"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:348  %kernel_val_5_V_12_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_12_s"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:349  %kernel_val_5_V_11_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_11_s"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:350  %kernel_val_5_V_10_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_10_s"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:351  %kernel_val_5_V_9_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_9_r"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:352  %kernel_val_5_V_8_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_8_r"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:353  %kernel_val_5_V_7_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_7_r"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:354  %kernel_val_5_V_6_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_6_r"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:355  %kernel_val_5_V_5_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_5_r"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:356  %kernel_val_5_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_4_r"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:357  %kernel_val_5_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_3_r"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:358  %kernel_val_5_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_2_r"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:359  %kernel_val_5_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_1_r"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:360  %kernel_val_5_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_5_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_5_V_0_r"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:361  %kernel_val_4_V_14_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_14_s"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:362  %kernel_val_4_V_13_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_13_s"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:363  %kernel_val_4_V_12_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_12_s"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:364  %kernel_val_4_V_11_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_11_s"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:365  %kernel_val_4_V_10_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_10_s"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:366  %kernel_val_4_V_9_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_9_r"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:367  %kernel_val_4_V_8_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_8_r"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:368  %kernel_val_4_V_7_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_7_r"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:369  %kernel_val_4_V_6_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_6_r"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:370  %kernel_val_4_V_5_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_5_r"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:371  %kernel_val_4_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_4_r"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:372  %kernel_val_4_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_3_r"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:373  %kernel_val_4_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_2_r"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:374  %kernel_val_4_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_1_r"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:375  %kernel_val_4_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_0_r"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:376  %kernel_val_3_V_14_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_14_s"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:377  %kernel_val_3_V_13_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_13_s"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:378  %kernel_val_3_V_12_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_12_s"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:379  %kernel_val_3_V_11_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_11_s"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:380  %kernel_val_3_V_10_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_10_s"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:381  %kernel_val_3_V_9_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_9_r"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:382  %kernel_val_3_V_8_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_8_r"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:383  %kernel_val_3_V_7_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_7_r"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:384  %kernel_val_3_V_6_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_6_r"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:385  %kernel_val_3_V_5_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_5_r"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:386  %kernel_val_3_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_4_r"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:387  %kernel_val_3_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_3_r"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:388  %kernel_val_3_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_2_r"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:389  %kernel_val_3_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_1_r"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:390  %kernel_val_3_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_0_r"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:391  %kernel_val_2_V_14_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_14_s"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:392  %kernel_val_2_V_13_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_13_s"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:393  %kernel_val_2_V_12_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_12_s"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:394  %kernel_val_2_V_11_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_11_s"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:395  %kernel_val_2_V_10_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_10_s"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:396  %kernel_val_2_V_9_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_9_r"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:397  %kernel_val_2_V_8_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_8_r"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:398  %kernel_val_2_V_7_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_7_r"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:399  %kernel_val_2_V_6_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_6_r"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:400  %kernel_val_2_V_5_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_5_r"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:401  %kernel_val_2_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_4_r"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:402  %kernel_val_2_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_3_r"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:403  %kernel_val_2_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_2_r"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:404  %kernel_val_2_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_1_r"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:405  %kernel_val_2_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_0_r"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:406  %kernel_val_1_V_14_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_14_s"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:407  %kernel_val_1_V_13_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_13_s"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:408  %kernel_val_1_V_12_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_12_s"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:409  %kernel_val_1_V_11_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_11_s"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:410  %kernel_val_1_V_10_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_10_s"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:411  %kernel_val_1_V_9_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_9_r"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:412  %kernel_val_1_V_8_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_8_r"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:413  %kernel_val_1_V_7_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_7_r"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:414  %kernel_val_1_V_6_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_6_r"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:415  %kernel_val_1_V_5_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_5_r"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:416  %kernel_val_1_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_4_r"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:417  %kernel_val_1_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_3_r"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:418  %kernel_val_1_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_2_r"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:419  %kernel_val_1_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_1_r"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:420  %kernel_val_1_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_0_r"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:421  %kernel_val_0_V_14_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_14_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_14_s"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:422  %kernel_val_0_V_13_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_13_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_13_s"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:423  %kernel_val_0_V_12_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_12_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_12_s"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:424  %kernel_val_0_V_11_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_11_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_11_s"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:425  %kernel_val_0_V_10_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_10_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_10_s"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:426  %kernel_val_0_V_9_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_9_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_9_r"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:427  %kernel_val_0_V_8_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_8_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_8_r"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:428  %kernel_val_0_V_7_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_7_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_7_r"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:429  %kernel_val_0_V_6_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_6_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_6_r"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:430  %kernel_val_0_V_5_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_5_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_5_r"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:431  %kernel_val_0_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_4_r"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:432  %kernel_val_0_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_3_r"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:433  %kernel_val_0_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_2_r"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:434  %kernel_val_0_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_1_r"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:435  %kernel_val_0_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_0_r"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:436  %src_cols_read_6 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_cols_read)

]]></Node>
<StgValue><ssdm name="src_cols_read_6"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:437  %src_rows_read_6 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_rows_read)

]]></Node>
<StgValue><ssdm name="src_rows_read_6"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:438  %src_val_V_offset_rea = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %src_val_V_offset)

]]></Node>
<StgValue><ssdm name="src_val_V_offset_rea"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:439  %LineBuffer_val_1_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_1_V"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:440  %LineBuffer_val_2_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_2_V"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:441  %LineBuffer_val_3_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_3_V"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:442  %LineBuffer_val_4_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_4_V"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:443  %LineBuffer_val_5_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_5_V"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:444  %LineBuffer_val_6_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_6_V"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:445  %LineBuffer_val_7_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_7_V"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:446  %LineBuffer_val_8_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_8_V"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:447  %LineBuffer_val_9_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_9_V"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:448  %LineBuffer_val_10_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_10_V"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:449  %LineBuffer_val_11_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_11_V"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:450  %LineBuffer_val_12_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_12_V"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:451  %LineBuffer_val_13_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_13_V"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:452  %LineBuffer_val_14_V = alloca [270 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_14_V"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:453  %LineBuffer_cols = add nsw i32 14, %src_cols_read_6

]]></Node>
<StgValue><ssdm name="LineBuffer_cols"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:454  %tmp_s = add nsw i32 14, %src_rows_read_6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="18" op_0_bw="32">
<![CDATA[
._crit_edge:455  %tmp_1705 = trunc i32 %src_cols_read_6 to i18

]]></Node>
<StgValue><ssdm name="tmp_1705"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge:456  %tmp_1706 = trunc i32 %src_rows_read_6 to i10

]]></Node>
<StgValue><ssdm name="tmp_1706"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:457  %OP2_V = sext i32 %kernel_val_0_V_0_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:458  %OP2_V_0_1 = sext i32 %kernel_val_0_V_1_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_1"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:459  %OP2_V_0_2 = sext i32 %kernel_val_0_V_2_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_2"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:460  %OP2_V_0_3 = sext i32 %kernel_val_0_V_3_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_3"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:461  %OP2_V_0_4 = sext i32 %kernel_val_0_V_4_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_4"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:462  %OP2_V_0_5 = sext i32 %kernel_val_0_V_5_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_5"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:463  %OP2_V_0_6 = sext i32 %kernel_val_0_V_6_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_6"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:464  %OP2_V_0_7 = sext i32 %kernel_val_0_V_7_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_7"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:465  %OP2_V_0_8 = sext i32 %kernel_val_0_V_8_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_8"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:466  %OP2_V_0_9 = sext i32 %kernel_val_0_V_9_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_9"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:467  %OP2_V_0_s = sext i32 %kernel_val_0_V_10_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_s"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:468  %OP2_V_0_10 = sext i32 %kernel_val_0_V_11_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_10"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:469  %OP2_V_0_11 = sext i32 %kernel_val_0_V_12_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_11"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:470  %OP2_V_0_12 = sext i32 %kernel_val_0_V_13_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_12"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:471  %OP2_V_0_13 = sext i32 %kernel_val_0_V_14_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_0_13"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:472  %OP2_V_1 = sext i32 %kernel_val_1_V_0_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:473  %OP2_V_1_1 = sext i32 %kernel_val_1_V_1_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_1"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:474  %OP2_V_1_2 = sext i32 %kernel_val_1_V_2_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_2"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:475  %OP2_V_1_3 = sext i32 %kernel_val_1_V_3_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_3"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:476  %OP2_V_1_4 = sext i32 %kernel_val_1_V_4_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_4"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:477  %OP2_V_1_5 = sext i32 %kernel_val_1_V_5_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_5"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:478  %OP2_V_1_6 = sext i32 %kernel_val_1_V_6_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_6"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:479  %OP2_V_1_7 = sext i32 %kernel_val_1_V_7_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_7"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:480  %OP2_V_1_8 = sext i32 %kernel_val_1_V_8_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_8"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:481  %OP2_V_1_9 = sext i32 %kernel_val_1_V_9_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_9"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:482  %OP2_V_1_s = sext i32 %kernel_val_1_V_10_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_s"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:483  %OP2_V_1_10 = sext i32 %kernel_val_1_V_11_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_10"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:484  %OP2_V_1_11 = sext i32 %kernel_val_1_V_12_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_11"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:485  %OP2_V_1_12 = sext i32 %kernel_val_1_V_13_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_12"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:486  %OP2_V_1_13 = sext i32 %kernel_val_1_V_14_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1_13"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:487  %OP2_V_2 = sext i32 %kernel_val_2_V_0_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:488  %OP2_V_2_1 = sext i32 %kernel_val_2_V_1_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_1"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:489  %OP2_V_2_2 = sext i32 %kernel_val_2_V_2_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_2"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:490  %OP2_V_2_3 = sext i32 %kernel_val_2_V_3_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_3"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:491  %OP2_V_2_4 = sext i32 %kernel_val_2_V_4_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_4"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:492  %OP2_V_2_5 = sext i32 %kernel_val_2_V_5_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_5"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:493  %OP2_V_2_6 = sext i32 %kernel_val_2_V_6_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_6"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:494  %OP2_V_2_7 = sext i32 %kernel_val_2_V_7_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_7"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:495  %OP2_V_2_8 = sext i32 %kernel_val_2_V_8_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_8"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:496  %OP2_V_2_9 = sext i32 %kernel_val_2_V_9_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_9"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:497  %OP2_V_2_s = sext i32 %kernel_val_2_V_10_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_s"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:498  %OP2_V_2_10 = sext i32 %kernel_val_2_V_11_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_10"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:499  %OP2_V_2_11 = sext i32 %kernel_val_2_V_12_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_11"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:500  %OP2_V_2_12 = sext i32 %kernel_val_2_V_13_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_12"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:501  %OP2_V_2_13 = sext i32 %kernel_val_2_V_14_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_2_13"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:502  %OP2_V_3 = sext i32 %kernel_val_3_V_0_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:503  %OP2_V_3_1 = sext i32 %kernel_val_3_V_1_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_1"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:504  %OP2_V_3_2 = sext i32 %kernel_val_3_V_2_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_2"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:505  %OP2_V_3_3 = sext i32 %kernel_val_3_V_3_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_3"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:506  %OP2_V_3_4 = sext i32 %kernel_val_3_V_4_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_4"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:507  %OP2_V_3_5 = sext i32 %kernel_val_3_V_5_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_5"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:508  %OP2_V_3_6 = sext i32 %kernel_val_3_V_6_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_6"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:509  %OP2_V_3_7 = sext i32 %kernel_val_3_V_7_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_7"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:510  %OP2_V_3_8 = sext i32 %kernel_val_3_V_8_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_8"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:511  %OP2_V_3_9 = sext i32 %kernel_val_3_V_9_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_9"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:512  %OP2_V_3_s = sext i32 %kernel_val_3_V_10_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_s"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:513  %OP2_V_3_10 = sext i32 %kernel_val_3_V_11_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_10"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:514  %OP2_V_3_11 = sext i32 %kernel_val_3_V_12_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_11"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:515  %OP2_V_3_12 = sext i32 %kernel_val_3_V_13_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_12"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:516  %OP2_V_3_13 = sext i32 %kernel_val_3_V_14_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3_13"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:517  %OP2_V_4 = sext i32 %kernel_val_4_V_0_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:518  %OP2_V_4_1 = sext i32 %kernel_val_4_V_1_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_1"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:519  %OP2_V_4_2 = sext i32 %kernel_val_4_V_2_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_2"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:520  %OP2_V_4_3 = sext i32 %kernel_val_4_V_3_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_3"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:521  %OP2_V_4_4 = sext i32 %kernel_val_4_V_4_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_4"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:522  %OP2_V_4_5 = sext i32 %kernel_val_4_V_5_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_5"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:523  %OP2_V_4_6 = sext i32 %kernel_val_4_V_6_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_6"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:524  %OP2_V_4_7 = sext i32 %kernel_val_4_V_7_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_7"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:525  %OP2_V_4_8 = sext i32 %kernel_val_4_V_8_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_8"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:526  %OP2_V_4_9 = sext i32 %kernel_val_4_V_9_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_9"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:527  %OP2_V_4_s = sext i32 %kernel_val_4_V_10_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_s"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:528  %OP2_V_4_10 = sext i32 %kernel_val_4_V_11_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_10"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:529  %OP2_V_4_11 = sext i32 %kernel_val_4_V_12_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_11"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:530  %OP2_V_4_12 = sext i32 %kernel_val_4_V_13_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_12"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:531  %OP2_V_4_13 = sext i32 %kernel_val_4_V_14_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4_13"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:532  %OP2_V_5 = sext i32 %kernel_val_5_V_0_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:533  %OP2_V_5_1 = sext i32 %kernel_val_5_V_1_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_1"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:534  %OP2_V_5_2 = sext i32 %kernel_val_5_V_2_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_2"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:535  %OP2_V_5_3 = sext i32 %kernel_val_5_V_3_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_3"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:536  %OP2_V_5_4 = sext i32 %kernel_val_5_V_4_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_4"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:537  %OP2_V_5_5 = sext i32 %kernel_val_5_V_5_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_5"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:538  %OP2_V_5_6 = sext i32 %kernel_val_5_V_6_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_6"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:539  %OP2_V_5_7 = sext i32 %kernel_val_5_V_7_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_7"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:540  %OP2_V_5_8 = sext i32 %kernel_val_5_V_8_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_8"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:541  %OP2_V_5_9 = sext i32 %kernel_val_5_V_9_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_9"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:542  %OP2_V_5_s = sext i32 %kernel_val_5_V_10_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_s"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:543  %OP2_V_5_10 = sext i32 %kernel_val_5_V_11_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_10"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:544  %OP2_V_5_11 = sext i32 %kernel_val_5_V_12_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_11"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:545  %OP2_V_5_12 = sext i32 %kernel_val_5_V_13_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_12"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:546  %OP2_V_5_13 = sext i32 %kernel_val_5_V_14_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_5_13"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:547  %OP2_V_6 = sext i32 %kernel_val_6_V_0_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:548  %OP2_V_6_1 = sext i32 %kernel_val_6_V_1_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_1"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:549  %OP2_V_6_2 = sext i32 %kernel_val_6_V_2_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_2"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:550  %OP2_V_6_3 = sext i32 %kernel_val_6_V_3_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_3"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:551  %OP2_V_6_4 = sext i32 %kernel_val_6_V_4_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_4"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:552  %OP2_V_6_5 = sext i32 %kernel_val_6_V_5_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_5"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:553  %OP2_V_6_6 = sext i32 %kernel_val_6_V_6_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_6"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:554  %OP2_V_6_7 = sext i32 %kernel_val_6_V_7_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_7"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:555  %OP2_V_6_8 = sext i32 %kernel_val_6_V_8_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_8"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:556  %OP2_V_6_9 = sext i32 %kernel_val_6_V_9_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_9"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:557  %OP2_V_6_s = sext i32 %kernel_val_6_V_10_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_s"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:558  %OP2_V_6_10 = sext i32 %kernel_val_6_V_11_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_10"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:559  %OP2_V_6_11 = sext i32 %kernel_val_6_V_12_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_11"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:560  %OP2_V_6_12 = sext i32 %kernel_val_6_V_13_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_12"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:561  %OP2_V_6_13 = sext i32 %kernel_val_6_V_14_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6_13"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:562  %OP2_V_7 = sext i32 %kernel_val_7_V_0_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:563  %OP2_V_7_1 = sext i32 %kernel_val_7_V_1_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_1"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:564  %OP2_V_7_2 = sext i32 %kernel_val_7_V_2_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_2"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:565  %OP2_V_7_3 = sext i32 %kernel_val_7_V_3_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_3"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:566  %OP2_V_7_4 = sext i32 %kernel_val_7_V_4_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_4"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:567  %OP2_V_7_5 = sext i32 %kernel_val_7_V_5_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_5"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:568  %OP2_V_7_6 = sext i32 %kernel_val_7_V_6_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_6"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:569  %OP2_V_7_7 = sext i32 %kernel_val_7_V_7_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_7"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:570  %OP2_V_7_8 = sext i32 %kernel_val_7_V_8_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_8"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:571  %OP2_V_7_9 = sext i32 %kernel_val_7_V_9_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_9"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:572  %OP2_V_7_s = sext i32 %kernel_val_7_V_10_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_s"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:573  %OP2_V_7_10 = sext i32 %kernel_val_7_V_11_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_10"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:574  %OP2_V_7_11 = sext i32 %kernel_val_7_V_12_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_11"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:575  %OP2_V_7_12 = sext i32 %kernel_val_7_V_13_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_12"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:576  %OP2_V_7_13 = sext i32 %kernel_val_7_V_14_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_7_13"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:577  %OP2_V_8 = sext i32 %kernel_val_8_V_0_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:578  %OP2_V_8_1 = sext i32 %kernel_val_8_V_1_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_1"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:579  %OP2_V_8_2 = sext i32 %kernel_val_8_V_2_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_2"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:580  %OP2_V_8_3 = sext i32 %kernel_val_8_V_3_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_3"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:581  %OP2_V_8_4 = sext i32 %kernel_val_8_V_4_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_4"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:582  %OP2_V_8_5 = sext i32 %kernel_val_8_V_5_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_5"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:583  %OP2_V_8_6 = sext i32 %kernel_val_8_V_6_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_6"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:584  %OP2_V_8_7 = sext i32 %kernel_val_8_V_7_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_7"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:585  %OP2_V_8_8 = sext i32 %kernel_val_8_V_8_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_8"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:586  %OP2_V_8_9 = sext i32 %kernel_val_8_V_9_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_9"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:587  %OP2_V_8_s = sext i32 %kernel_val_8_V_10_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_s"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:588  %OP2_V_8_10 = sext i32 %kernel_val_8_V_11_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_10"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:589  %OP2_V_8_11 = sext i32 %kernel_val_8_V_12_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_11"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:590  %OP2_V_8_12 = sext i32 %kernel_val_8_V_13_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_12"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:591  %OP2_V_8_13 = sext i32 %kernel_val_8_V_14_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_8_13"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:592  %OP2_V_9 = sext i32 %kernel_val_9_V_0_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:593  %OP2_V_9_1 = sext i32 %kernel_val_9_V_1_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_1"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:594  %OP2_V_9_2 = sext i32 %kernel_val_9_V_2_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_2"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:595  %OP2_V_9_3 = sext i32 %kernel_val_9_V_3_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_3"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:596  %OP2_V_9_4 = sext i32 %kernel_val_9_V_4_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_4"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:597  %OP2_V_9_5 = sext i32 %kernel_val_9_V_5_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_5"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:598  %OP2_V_9_6 = sext i32 %kernel_val_9_V_6_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_6"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:599  %OP2_V_9_7 = sext i32 %kernel_val_9_V_7_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_7"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:600  %OP2_V_9_8 = sext i32 %kernel_val_9_V_8_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_8"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:601  %OP2_V_9_9 = sext i32 %kernel_val_9_V_9_r to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_9"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:602  %OP2_V_9_s = sext i32 %kernel_val_9_V_10_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_s"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:603  %OP2_V_9_10 = sext i32 %kernel_val_9_V_11_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_10"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:604  %OP2_V_9_11 = sext i32 %kernel_val_9_V_12_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_11"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:605  %OP2_V_9_12 = sext i32 %kernel_val_9_V_13_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_12"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:606  %OP2_V_9_13 = sext i32 %kernel_val_9_V_14_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_9_13"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:607  %OP2_V_s = sext i32 %kernel_val_10_V_0_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_s"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:608  %OP2_V_10_1 = sext i32 %kernel_val_10_V_1_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_1"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:609  %OP2_V_10_2 = sext i32 %kernel_val_10_V_2_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_2"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:610  %OP2_V_10_3 = sext i32 %kernel_val_10_V_3_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_3"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:611  %OP2_V_10_4 = sext i32 %kernel_val_10_V_4_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_4"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:612  %OP2_V_10_5 = sext i32 %kernel_val_10_V_5_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_5"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:613  %OP2_V_10_6 = sext i32 %kernel_val_10_V_6_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_6"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:614  %OP2_V_10_7 = sext i32 %kernel_val_10_V_7_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_7"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:615  %OP2_V_10_8 = sext i32 %kernel_val_10_V_8_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_8"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:616  %OP2_V_10_9 = sext i32 %kernel_val_10_V_9_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_9"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:617  %OP2_V_10_s = sext i32 %kernel_val_10_V_10 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_s"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:618  %OP2_V_10_10 = sext i32 %kernel_val_10_V_11 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_10"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:619  %OP2_V_10_11 = sext i32 %kernel_val_10_V_12 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_11"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:620  %OP2_V_10_12 = sext i32 %kernel_val_10_V_13 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_12"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:621  %OP2_V_10_13 = sext i32 %kernel_val_10_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10_13"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:622  %OP2_V_10 = sext i32 %kernel_val_11_V_0_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:623  %OP2_V_11_1 = sext i32 %kernel_val_11_V_1_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_1"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:624  %OP2_V_11_2 = sext i32 %kernel_val_11_V_2_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_2"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:625  %OP2_V_11_3 = sext i32 %kernel_val_11_V_3_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_3"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:626  %OP2_V_11_4 = sext i32 %kernel_val_11_V_4_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_4"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:627  %OP2_V_11_5 = sext i32 %kernel_val_11_V_5_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_5"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:628  %OP2_V_11_6 = sext i32 %kernel_val_11_V_6_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_6"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:629  %OP2_V_11_7 = sext i32 %kernel_val_11_V_7_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_7"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:630  %OP2_V_11_8 = sext i32 %kernel_val_11_V_8_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_8"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:631  %OP2_V_11_9 = sext i32 %kernel_val_11_V_9_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_9"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:632  %OP2_V_11_s = sext i32 %kernel_val_11_V_10 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_s"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:633  %OP2_V_11_10 = sext i32 %kernel_val_11_V_11 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_10"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:634  %OP2_V_11_11 = sext i32 %kernel_val_11_V_12 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_11"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:635  %OP2_V_11_12 = sext i32 %kernel_val_11_V_13 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_12"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:636  %OP2_V_11_13 = sext i32 %kernel_val_11_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11_13"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:637  %OP2_V_11 = sext i32 %kernel_val_12_V_0_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_11"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:638  %OP2_V_12_1 = sext i32 %kernel_val_12_V_1_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_1"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:639  %OP2_V_12_2 = sext i32 %kernel_val_12_V_2_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_2"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:640  %OP2_V_12_3 = sext i32 %kernel_val_12_V_3_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_3"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:641  %OP2_V_12_4 = sext i32 %kernel_val_12_V_4_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_4"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:642  %OP2_V_12_5 = sext i32 %kernel_val_12_V_5_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_5"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:643  %OP2_V_12_6 = sext i32 %kernel_val_12_V_6_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_6"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:644  %OP2_V_12_7 = sext i32 %kernel_val_12_V_7_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_7"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:645  %OP2_V_12_8 = sext i32 %kernel_val_12_V_8_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_8"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:646  %OP2_V_12_9 = sext i32 %kernel_val_12_V_9_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_9"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:647  %OP2_V_12_s = sext i32 %kernel_val_12_V_10 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_s"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:648  %OP2_V_12_10 = sext i32 %kernel_val_12_V_11 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_10"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:649  %OP2_V_12_11 = sext i32 %kernel_val_12_V_12 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_11"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:650  %OP2_V_12_12 = sext i32 %kernel_val_12_V_13 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_12"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:651  %OP2_V_12_13 = sext i32 %kernel_val_12_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12_13"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:652  %OP2_V_12 = sext i32 %kernel_val_13_V_0_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_12"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:653  %OP2_V_13_1 = sext i32 %kernel_val_13_V_1_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_1"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:654  %OP2_V_13_2 = sext i32 %kernel_val_13_V_2_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_2"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:655  %OP2_V_13_3 = sext i32 %kernel_val_13_V_3_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_3"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:656  %OP2_V_13_4 = sext i32 %kernel_val_13_V_4_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_4"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:657  %OP2_V_13_5 = sext i32 %kernel_val_13_V_5_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_5"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:658  %OP2_V_13_6 = sext i32 %kernel_val_13_V_6_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_6"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:659  %OP2_V_13_7 = sext i32 %kernel_val_13_V_7_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_7"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:660  %OP2_V_13_8 = sext i32 %kernel_val_13_V_8_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_8"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:661  %OP2_V_13_9 = sext i32 %kernel_val_13_V_9_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_9"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:662  %OP2_V_13_s = sext i32 %kernel_val_13_V_10 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_s"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:663  %OP2_V_13_10 = sext i32 %kernel_val_13_V_11 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_10"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:664  %OP2_V_13_11 = sext i32 %kernel_val_13_V_12 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_11"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:665  %OP2_V_13_12 = sext i32 %kernel_val_13_V_13 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_12"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:666  %OP2_V_13_13 = sext i32 %kernel_val_13_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13_13"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:667  %OP2_V_13 = sext i32 %kernel_val_14_V_0_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_13"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:668  %OP2_V_14_1 = sext i32 %kernel_val_14_V_1_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_1"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:669  %OP2_V_14_2 = sext i32 %kernel_val_14_V_2_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_2"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:670  %OP2_V_14_3 = sext i32 %kernel_val_14_V_3_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_3"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:671  %OP2_V_14_4 = sext i32 %kernel_val_14_V_4_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_4"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:672  %OP2_V_14_5 = sext i32 %kernel_val_14_V_5_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_5"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:673  %OP2_V_14_6 = sext i32 %kernel_val_14_V_6_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_6"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:674  %OP2_V_14_7 = sext i32 %kernel_val_14_V_7_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_7"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:675  %OP2_V_14_8 = sext i32 %kernel_val_14_V_8_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_8"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:676  %OP2_V_14_9 = sext i32 %kernel_val_14_V_9_s to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_9"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:677  %OP2_V_14_s = sext i32 %kernel_val_14_V_10 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_s"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:678  %OP2_V_14_10 = sext i32 %kernel_val_14_V_11 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_10"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:679  %OP2_V_14_11 = sext i32 %kernel_val_14_V_12 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_11"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:680  %OP2_V_14_12 = sext i32 %kernel_val_14_V_13 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_12"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:681  %OP2_V_14_13 = sext i32 %kernel_val_14_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_14_13"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:682  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="824" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i31 [ 0, %._crit_edge ], [ %i_23, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="31">
<![CDATA[
.loopexit:1  %i_cast = zext i31 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:2  %tmp_830 = icmp slt i32 %i_cast, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_830"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 270, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.loopexit:4  %i_23 = add i31 %i, 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %tmp_830, label %.preheader121.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader121.preheader:0  %r = add nsw i32 -7, %i_cast

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="831" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader121.preheader:1  %tmp_1707 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1707"/></StgValue>
</operation>

<operation id="832" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader121.preheader:2  %tmp_834 = icmp ugt i31 %i, 13

]]></Node>
<StgValue><ssdm name="tmp_834"/></StgValue>
</operation>

<operation id="833" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="10" op_0_bw="31">
<![CDATA[
.preheader121.preheader:3  %tmp_1708 = trunc i31 %i to i10

]]></Node>
<StgValue><ssdm name="tmp_1708"/></StgValue>
</operation>

<operation id="834" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader121.preheader:4  %tmp_1709 = add i10 -14, %tmp_1708

]]></Node>
<StgValue><ssdm name="tmp_1709"/></StgValue>
</operation>

<operation id="835" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader121.preheader:5  %tmp_400_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1709, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_400_cast"/></StgValue>
</operation>

<operation id="836" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader121.preheader:6  %tmp_838 = icmp slt i32 %r, %src_rows_read_6

]]></Node>
<StgValue><ssdm name="tmp_838"/></StgValue>
</operation>

<operation id="837" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="10" op_0_bw="32">
<![CDATA[
.preheader121.preheader:7  %tmp_1710 = trunc i32 %r to i10

]]></Node>
<StgValue><ssdm name="tmp_1710"/></StgValue>
</operation>

<operation id="838" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader121.preheader:8  %tmp_1711 = add i10 -1, %tmp_1706

]]></Node>
<StgValue><ssdm name="tmp_1711"/></StgValue>
</operation>

<operation id="839" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader121.preheader:9  %tmp_1712 = select i1 %tmp_838, i10 %tmp_1710, i10 %tmp_1711

]]></Node>
<StgValue><ssdm name="tmp_1712"/></StgValue>
</operation>

<operation id="840" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader121.preheader:10  %tmp_1713 = select i1 %tmp_1707, i10 0, i10 %tmp_1712

]]></Node>
<StgValue><ssdm name="tmp_1713"/></StgValue>
</operation>

<operation id="841" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader121.preheader:11  %tmp_404_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1713, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_404_cast"/></StgValue>
</operation>

<operation id="842" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
.preheader121.preheader:12  br label %.preheader121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5082" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:0  %mrv = insertvalue { i32, i32 } undef, i32 %src_rows_read_6, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="844" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5083" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:1  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %src_cols_read_6, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="845" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5084" bw="0" op_0_bw="64">
<![CDATA[
:2  ret { i32, i32 } %mrv_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="846" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader121:0  %j = phi i32 [ 0, %.preheader121.preheader ], [ %j_9, %._crit_edge3 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader121:185  %exitcond1 = icmp eq i32 %j, %LineBuffer_cols

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader121:187  %j_9 = add nsw i32 %j, 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader121:188  br i1 %exitcond1, label %.loopexit.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str66)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:2  %tmp_842 = zext i32 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_842"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %LineBuffer_val_1_V_s = getelementptr [270 x i32]* %LineBuffer_val_1_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_1_V_s"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:4  %BlockBuffer_val_0_V_27 = load i32* %LineBuffer_val_1_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_27"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %LineBuffer_val_2_V_s = getelementptr [270 x i32]* %LineBuffer_val_2_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_2_V_s"/></StgValue>
</operation>

<operation id="855" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:6  %BlockBuffer_val_1_V_27 = load i32* %LineBuffer_val_2_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_27"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %LineBuffer_val_3_V_s = getelementptr [270 x i32]* %LineBuffer_val_3_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_3_V_s"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:8  %BlockBuffer_val_2_V_27 = load i32* %LineBuffer_val_3_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_27"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %LineBuffer_val_4_V_s = getelementptr [270 x i32]* %LineBuffer_val_4_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_4_V_s"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:10  %BlockBuffer_val_3_V_27 = load i32* %LineBuffer_val_4_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_27"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11  %LineBuffer_val_5_V_s = getelementptr [270 x i32]* %LineBuffer_val_5_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_5_V_s"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:12  %BlockBuffer_val_4_V_27 = load i32* %LineBuffer_val_5_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_27"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13  %LineBuffer_val_6_V_s = getelementptr [270 x i32]* %LineBuffer_val_6_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_6_V_s"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:14  %BlockBuffer_val_5_V_27 = load i32* %LineBuffer_val_6_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_27"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15  %LineBuffer_val_7_V_s = getelementptr [270 x i32]* %LineBuffer_val_7_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_7_V_s"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:16  %BlockBuffer_val_6_V_24 = load i32* %LineBuffer_val_7_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_24"/></StgValue>
</operation>

<operation id="866" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17  %LineBuffer_val_8_V_s = getelementptr [270 x i32]* %LineBuffer_val_8_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_8_V_s"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:18  %BlockBuffer_val_7_V_27 = load i32* %LineBuffer_val_8_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_27"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:19  %LineBuffer_val_9_V_s = getelementptr [270 x i32]* %LineBuffer_val_9_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_9_V_s"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:20  %BlockBuffer_val_8_V_27 = load i32* %LineBuffer_val_9_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_27"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:21  %LineBuffer_val_10_V_1 = getelementptr [270 x i32]* %LineBuffer_val_10_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_10_V_1"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:22  %BlockBuffer_val_9_V_27 = load i32* %LineBuffer_val_10_V_1, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_27"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:23  %LineBuffer_val_11_V_1 = getelementptr [270 x i32]* %LineBuffer_val_11_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_11_V_1"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:24  %BlockBuffer_val_10_27 = load i32* %LineBuffer_val_11_V_1, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_27"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25  %LineBuffer_val_12_V_1 = getelementptr [270 x i32]* %LineBuffer_val_12_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_12_V_1"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:26  %BlockBuffer_val_11_27 = load i32* %LineBuffer_val_12_V_1, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_27"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:27  %LineBuffer_val_13_V_1 = getelementptr [270 x i32]* %LineBuffer_val_13_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_13_V_1"/></StgValue>
</operation>

<operation id="877" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:28  %BlockBuffer_val_12_27 = load i32* %LineBuffer_val_13_V_1, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_27"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:29  %LineBuffer_val_14_V_1 = getelementptr [270 x i32]* %LineBuffer_val_14_V, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="LineBuffer_val_14_V_1"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:30  %BlockBuffer_val_13_20 = load i32* %LineBuffer_val_14_V_1, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_20"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %c = add nsw i32 -7, %j

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:32  %tmp_1714 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %c, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1714"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:33  %tmp_846 = icmp slt i32 %c, %src_cols_read_6

]]></Node>
<StgValue><ssdm name="tmp_846"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:34  %tmp_1715 = trunc i32 %c to i18

]]></Node>
<StgValue><ssdm name="tmp_1715"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:35  %tmp_1716 = add i18 -1, %tmp_1705

]]></Node>
<StgValue><ssdm name="tmp_1716"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:36  %tmp_1717 = select i1 %tmp_846, i18 %tmp_1715, i18 %tmp_1716

]]></Node>
<StgValue><ssdm name="tmp_1717"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:37  %tmp_1718 = select i1 %tmp_1714, i18 0, i18 %tmp_1717

]]></Node>
<StgValue><ssdm name="tmp_1718"/></StgValue>
</operation>

<operation id="887" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:38  %tmp_405 = add i18 %tmp_1718, %tmp_404_cast

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="888" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:39  %tmp_405_cast = sext i18 %tmp_405 to i64

]]></Node>
<StgValue><ssdm name="tmp_405_cast"/></StgValue>
</operation>

<operation id="889" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:40  %src_0_val_V_addr = getelementptr [65536 x i32]* %src_0_val_V, i64 0, i64 %tmp_405_cast

]]></Node>
<StgValue><ssdm name="src_0_val_V_addr"/></StgValue>
</operation>

<operation id="890" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:41  %src_1_val_V_addr = getelementptr [65536 x i26]* %src_1_val_V, i64 0, i64 %tmp_405_cast

]]></Node>
<StgValue><ssdm name="src_1_val_V_addr"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:42  %src_2_val_V_addr = getelementptr [65536 x i26]* %src_2_val_V, i64 0, i64 %tmp_405_cast

]]></Node>
<StgValue><ssdm name="src_2_val_V_addr"/></StgValue>
</operation>

<operation id="892" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:43  %src_3_val_V_addr = getelementptr [65536 x i26]* %src_3_val_V, i64 0, i64 %tmp_405_cast

]]></Node>
<StgValue><ssdm name="src_3_val_V_addr"/></StgValue>
</operation>

<operation id="893" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:44  %src_4_val_V_addr = getelementptr [65536 x i26]* %src_4_val_V, i64 0, i64 %tmp_405_cast

]]></Node>
<StgValue><ssdm name="src_4_val_V_addr"/></StgValue>
</operation>

<operation id="894" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:45  %src_0_val_V_load = load i32* %src_0_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_0_val_V_load"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:46  %src_1_val_V_load = load i26* %src_1_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_1_val_V_load"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:48  %src_2_val_V_load = load i26* %src_2_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_2_val_V_load"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:50  %src_3_val_V_load = load i26* %src_3_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_3_val_V_load"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:52  %src_4_val_V_load = load i26* %src_4_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_4_val_V_load"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:69  %tmp_850 = icmp sgt i32 %j, 13

]]></Node>
<StgValue><ssdm name="tmp_850"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %or_cond = and i1 %tmp_834, %tmp_850

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:71  br i1 %or_cond, label %.preheader.preheader.0, label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4827" bw="18" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3623  %tmp_2394 = trunc i32 %j to i18

]]></Node>
<StgValue><ssdm name="tmp_2394"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4828" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:3624  %tmp_2395 = add i18 -14, %tmp_2394

]]></Node>
<StgValue><ssdm name="tmp_2395"/></StgValue>
</operation>

<operation id="904" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4829" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:3625  %tmp_406 = add i18 %tmp_2395, %tmp_400_cast

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="905" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4837" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader.preheader.0:3633  switch i3 %dst_val_V_offset_rea, label %branch5 [
    i3 -4, label %branch4
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4854" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.07702:0  br label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="907" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:1  %BlockBuffer_val_0_V_14 = load i32* %BlockBuffer_val_0_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_14"/></StgValue>
</operation>

<operation id="908" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:2  %BlockBuffer_val_0_V_15 = load i32* %BlockBuffer_val_0_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_15"/></StgValue>
</operation>

<operation id="909" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:3  %BlockBuffer_val_0_V_16 = load i32* %BlockBuffer_val_0_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_16"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:4  %BlockBuffer_val_0_V_17 = load i32* %BlockBuffer_val_0_V_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_17"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:5  %BlockBuffer_val_0_V_18 = load i32* %BlockBuffer_val_0_V_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_18"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:6  %BlockBuffer_val_0_V_19 = load i32* %BlockBuffer_val_0_V_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_19"/></StgValue>
</operation>

<operation id="913" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:7  %BlockBuffer_val_0_V_20 = load i32* %BlockBuffer_val_0_V_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_20"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:8  %BlockBuffer_val_0_V_21 = load i32* %BlockBuffer_val_0_V_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_21"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:9  %BlockBuffer_val_0_V_22 = load i32* %BlockBuffer_val_0_V_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_22"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:10  %BlockBuffer_val_0_V_23 = load i32* %BlockBuffer_val_0_V_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_23"/></StgValue>
</operation>

<operation id="917" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:11  %BlockBuffer_val_0_V_24 = load i32* %BlockBuffer_val_0_V_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_24"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:12  %BlockBuffer_val_0_V_25 = load i32* %BlockBuffer_val_0_V_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_25"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:13  %BlockBuffer_val_0_V_26 = load i32* %BlockBuffer_val_0_V_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_26"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:14  %BlockBuffer_val_1_V_14 = load i32* %BlockBuffer_val_1_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_14"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:15  %BlockBuffer_val_1_V_15 = load i32* %BlockBuffer_val_1_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_15"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:16  %BlockBuffer_val_1_V_16 = load i32* %BlockBuffer_val_1_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_16"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:17  %BlockBuffer_val_1_V_17 = load i32* %BlockBuffer_val_1_V_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_17"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:18  %BlockBuffer_val_1_V_18 = load i32* %BlockBuffer_val_1_V_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_18"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:19  %BlockBuffer_val_1_V_19 = load i32* %BlockBuffer_val_1_V_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_19"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:20  %BlockBuffer_val_1_V_20 = load i32* %BlockBuffer_val_1_V_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_20"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:21  %BlockBuffer_val_1_V_21 = load i32* %BlockBuffer_val_1_V_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_21"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:22  %BlockBuffer_val_1_V_22 = load i32* %BlockBuffer_val_1_V_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_22"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:23  %BlockBuffer_val_1_V_23 = load i32* %BlockBuffer_val_1_V_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_23"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:24  %BlockBuffer_val_1_V_24 = load i32* %BlockBuffer_val_1_V_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_24"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:25  %BlockBuffer_val_1_V_25 = load i32* %BlockBuffer_val_1_V_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_25"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:26  %BlockBuffer_val_1_V_26 = load i32* %BlockBuffer_val_1_V_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_26"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:27  %BlockBuffer_val_2_V_14 = load i32* %BlockBuffer_val_2_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_14"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:28  %BlockBuffer_val_2_V_15 = load i32* %BlockBuffer_val_2_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_15"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:29  %BlockBuffer_val_2_V_16 = load i32* %BlockBuffer_val_2_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_16"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:30  %BlockBuffer_val_2_V_17 = load i32* %BlockBuffer_val_2_V_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_17"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:31  %BlockBuffer_val_2_V_18 = load i32* %BlockBuffer_val_2_V_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_18"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:32  %BlockBuffer_val_2_V_19 = load i32* %BlockBuffer_val_2_V_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_19"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:33  %BlockBuffer_val_2_V_20 = load i32* %BlockBuffer_val_2_V_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_20"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:34  %BlockBuffer_val_2_V_21 = load i32* %BlockBuffer_val_2_V_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_21"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:35  %BlockBuffer_val_2_V_22 = load i32* %BlockBuffer_val_2_V_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_22"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:36  %BlockBuffer_val_2_V_23 = load i32* %BlockBuffer_val_2_V_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_23"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:37  %BlockBuffer_val_2_V_24 = load i32* %BlockBuffer_val_2_V_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_24"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:38  %BlockBuffer_val_2_V_25 = load i32* %BlockBuffer_val_2_V_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_25"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:39  %BlockBuffer_val_2_V_26 = load i32* %BlockBuffer_val_2_V_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_26"/></StgValue>
</operation>

<operation id="946" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:40  %BlockBuffer_val_3_V_14 = load i32* %BlockBuffer_val_3_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_14"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:41  %BlockBuffer_val_3_V_15 = load i32* %BlockBuffer_val_3_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_15"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:42  %BlockBuffer_val_3_V_16 = load i32* %BlockBuffer_val_3_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_16"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:43  %BlockBuffer_val_3_V_17 = load i32* %BlockBuffer_val_3_V_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_17"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:44  %BlockBuffer_val_3_V_18 = load i32* %BlockBuffer_val_3_V_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_18"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:45  %BlockBuffer_val_3_V_19 = load i32* %BlockBuffer_val_3_V_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_19"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:46  %BlockBuffer_val_3_V_20 = load i32* %BlockBuffer_val_3_V_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_20"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:47  %BlockBuffer_val_3_V_21 = load i32* %BlockBuffer_val_3_V_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_21"/></StgValue>
</operation>

<operation id="954" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:48  %BlockBuffer_val_3_V_22 = load i32* %BlockBuffer_val_3_V_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_22"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:49  %BlockBuffer_val_3_V_23 = load i32* %BlockBuffer_val_3_V_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_23"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:50  %BlockBuffer_val_3_V_24 = load i32* %BlockBuffer_val_3_V_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_24"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:51  %BlockBuffer_val_3_V_25 = load i32* %BlockBuffer_val_3_V_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_25"/></StgValue>
</operation>

<operation id="958" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:52  %BlockBuffer_val_3_V_26 = load i32* %BlockBuffer_val_3_V_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_26"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:53  %BlockBuffer_val_4_V_14 = load i32* %BlockBuffer_val_4_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_14"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:54  %BlockBuffer_val_4_V_15 = load i32* %BlockBuffer_val_4_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_15"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:55  %BlockBuffer_val_4_V_16 = load i32* %BlockBuffer_val_4_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_16"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:56  %BlockBuffer_val_4_V_17 = load i32* %BlockBuffer_val_4_V_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_17"/></StgValue>
</operation>

<operation id="963" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:57  %BlockBuffer_val_4_V_18 = load i32* %BlockBuffer_val_4_V_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_18"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:58  %BlockBuffer_val_4_V_19 = load i32* %BlockBuffer_val_4_V_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_19"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:59  %BlockBuffer_val_4_V_20 = load i32* %BlockBuffer_val_4_V_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_20"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:60  %BlockBuffer_val_4_V_21 = load i32* %BlockBuffer_val_4_V_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_21"/></StgValue>
</operation>

<operation id="967" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:61  %BlockBuffer_val_4_V_22 = load i32* %BlockBuffer_val_4_V_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_22"/></StgValue>
</operation>

<operation id="968" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:62  %BlockBuffer_val_4_V_23 = load i32* %BlockBuffer_val_4_V_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_23"/></StgValue>
</operation>

<operation id="969" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:63  %BlockBuffer_val_4_V_24 = load i32* %BlockBuffer_val_4_V_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_24"/></StgValue>
</operation>

<operation id="970" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:64  %BlockBuffer_val_4_V_25 = load i32* %BlockBuffer_val_4_V_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_25"/></StgValue>
</operation>

<operation id="971" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:65  %BlockBuffer_val_4_V_26 = load i32* %BlockBuffer_val_4_V_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_26"/></StgValue>
</operation>

<operation id="972" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:66  %BlockBuffer_val_5_V_14 = load i32* %BlockBuffer_val_5_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_14"/></StgValue>
</operation>

<operation id="973" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:67  %BlockBuffer_val_5_V_15 = load i32* %BlockBuffer_val_5_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_15"/></StgValue>
</operation>

<operation id="974" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:68  %BlockBuffer_val_5_V_16 = load i32* %BlockBuffer_val_5_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_16"/></StgValue>
</operation>

<operation id="975" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:69  %BlockBuffer_val_5_V_17 = load i32* %BlockBuffer_val_5_V_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_17"/></StgValue>
</operation>

<operation id="976" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:70  %BlockBuffer_val_5_V_18 = load i32* %BlockBuffer_val_5_V_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_18"/></StgValue>
</operation>

<operation id="977" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:71  %BlockBuffer_val_5_V_19 = load i32* %BlockBuffer_val_5_V_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_19"/></StgValue>
</operation>

<operation id="978" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:72  %BlockBuffer_val_5_V_20 = load i32* %BlockBuffer_val_5_V_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_20"/></StgValue>
</operation>

<operation id="979" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:73  %BlockBuffer_val_5_V_21 = load i32* %BlockBuffer_val_5_V_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_21"/></StgValue>
</operation>

<operation id="980" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:74  %BlockBuffer_val_5_V_22 = load i32* %BlockBuffer_val_5_V_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_22"/></StgValue>
</operation>

<operation id="981" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:75  %BlockBuffer_val_5_V_23 = load i32* %BlockBuffer_val_5_V_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_23"/></StgValue>
</operation>

<operation id="982" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:76  %BlockBuffer_val_5_V_24 = load i32* %BlockBuffer_val_5_V_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_24"/></StgValue>
</operation>

<operation id="983" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:77  %BlockBuffer_val_5_V_25 = load i32* %BlockBuffer_val_5_V_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_25"/></StgValue>
</operation>

<operation id="984" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:78  %BlockBuffer_val_5_V_26 = load i32* %BlockBuffer_val_5_V_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_26"/></StgValue>
</operation>

<operation id="985" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:79  %BlockBuffer_val_6_V_14 = load i32* %BlockBuffer_val_6_V_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_14"/></StgValue>
</operation>

<operation id="986" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:80  %BlockBuffer_val_6_V_15 = load i32* %BlockBuffer_val_6_V_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_15"/></StgValue>
</operation>

<operation id="987" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:81  %BlockBuffer_val_6_V_16 = load i32* %BlockBuffer_val_6_V_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_16"/></StgValue>
</operation>

<operation id="988" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:82  %BlockBuffer_val_6_V_17 = load i32* %BlockBuffer_val_6_V_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_17"/></StgValue>
</operation>

<operation id="989" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:83  %BlockBuffer_val_6_V_18 = load i32* %BlockBuffer_val_6_V_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_18"/></StgValue>
</operation>

<operation id="990" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:84  %BlockBuffer_val_6_V_19 = load i32* %BlockBuffer_val_6_V_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_19"/></StgValue>
</operation>

<operation id="991" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:85  %BlockBuffer_val_6_V_20 = load i32* %BlockBuffer_val_6_V_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_20"/></StgValue>
</operation>

<operation id="992" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:86  %BlockBuffer_val_6_V_21 = load i32* %BlockBuffer_val_6_V_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_21"/></StgValue>
</operation>

<operation id="993" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:87  %BlockBuffer_val_6_V_22 = load i32* %BlockBuffer_val_6_V_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_22"/></StgValue>
</operation>

<operation id="994" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:88  %BlockBuffer_val_6_V_23 = load i32* %BlockBuffer_val_6_V_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_23"/></StgValue>
</operation>

<operation id="995" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:89  %BlockBuffer_val_7_V_14 = load i32* %BlockBuffer_val_7_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_14"/></StgValue>
</operation>

<operation id="996" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:90  %BlockBuffer_val_7_V_15 = load i32* %BlockBuffer_val_7_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_15"/></StgValue>
</operation>

<operation id="997" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:91  %BlockBuffer_val_7_V_16 = load i32* %BlockBuffer_val_7_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_16"/></StgValue>
</operation>

<operation id="998" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:92  %BlockBuffer_val_7_V_17 = load i32* %BlockBuffer_val_7_V_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_17"/></StgValue>
</operation>

<operation id="999" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:93  %BlockBuffer_val_7_V_18 = load i32* %BlockBuffer_val_7_V_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_18"/></StgValue>
</operation>

<operation id="1000" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:94  %BlockBuffer_val_7_V_19 = load i32* %BlockBuffer_val_7_V_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_19"/></StgValue>
</operation>

<operation id="1001" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:95  %BlockBuffer_val_7_V_20 = load i32* %BlockBuffer_val_7_V_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_20"/></StgValue>
</operation>

<operation id="1002" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:96  %BlockBuffer_val_7_V_21 = load i32* %BlockBuffer_val_7_V_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_21"/></StgValue>
</operation>

<operation id="1003" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:97  %BlockBuffer_val_7_V_22 = load i32* %BlockBuffer_val_7_V_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_22"/></StgValue>
</operation>

<operation id="1004" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:98  %BlockBuffer_val_7_V_23 = load i32* %BlockBuffer_val_7_V_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_23"/></StgValue>
</operation>

<operation id="1005" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:99  %BlockBuffer_val_7_V_24 = load i32* %BlockBuffer_val_7_V_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_24"/></StgValue>
</operation>

<operation id="1006" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:100  %BlockBuffer_val_7_V_25 = load i32* %BlockBuffer_val_7_V_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_25"/></StgValue>
</operation>

<operation id="1007" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:101  %BlockBuffer_val_7_V_26 = load i32* %BlockBuffer_val_7_V_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_26"/></StgValue>
</operation>

<operation id="1008" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:102  %BlockBuffer_val_8_V_14 = load i32* %BlockBuffer_val_8_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_14"/></StgValue>
</operation>

<operation id="1009" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:103  %BlockBuffer_val_8_V_15 = load i32* %BlockBuffer_val_8_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_15"/></StgValue>
</operation>

<operation id="1010" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:104  %BlockBuffer_val_8_V_16 = load i32* %BlockBuffer_val_8_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_16"/></StgValue>
</operation>

<operation id="1011" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:105  %BlockBuffer_val_8_V_17 = load i32* %BlockBuffer_val_8_V_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_17"/></StgValue>
</operation>

<operation id="1012" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:106  %BlockBuffer_val_8_V_18 = load i32* %BlockBuffer_val_8_V_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_18"/></StgValue>
</operation>

<operation id="1013" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:107  %BlockBuffer_val_8_V_19 = load i32* %BlockBuffer_val_8_V_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_19"/></StgValue>
</operation>

<operation id="1014" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:108  %BlockBuffer_val_8_V_20 = load i32* %BlockBuffer_val_8_V_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_20"/></StgValue>
</operation>

<operation id="1015" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:109  %BlockBuffer_val_8_V_21 = load i32* %BlockBuffer_val_8_V_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_21"/></StgValue>
</operation>

<operation id="1016" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:110  %BlockBuffer_val_8_V_22 = load i32* %BlockBuffer_val_8_V_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_22"/></StgValue>
</operation>

<operation id="1017" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:111  %BlockBuffer_val_8_V_23 = load i32* %BlockBuffer_val_8_V_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_23"/></StgValue>
</operation>

<operation id="1018" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:112  %BlockBuffer_val_8_V_24 = load i32* %BlockBuffer_val_8_V_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_24"/></StgValue>
</operation>

<operation id="1019" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:113  %BlockBuffer_val_8_V_25 = load i32* %BlockBuffer_val_8_V_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_25"/></StgValue>
</operation>

<operation id="1020" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:114  %BlockBuffer_val_8_V_26 = load i32* %BlockBuffer_val_8_V_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_26"/></StgValue>
</operation>

<operation id="1021" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:115  %BlockBuffer_val_9_V_14 = load i32* %BlockBuffer_val_9_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_14"/></StgValue>
</operation>

<operation id="1022" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:116  %BlockBuffer_val_9_V_15 = load i32* %BlockBuffer_val_9_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_15"/></StgValue>
</operation>

<operation id="1023" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:117  %BlockBuffer_val_9_V_16 = load i32* %BlockBuffer_val_9_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_16"/></StgValue>
</operation>

<operation id="1024" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:118  %BlockBuffer_val_9_V_17 = load i32* %BlockBuffer_val_9_V_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_17"/></StgValue>
</operation>

<operation id="1025" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:119  %BlockBuffer_val_9_V_18 = load i32* %BlockBuffer_val_9_V_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_18"/></StgValue>
</operation>

<operation id="1026" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:120  %BlockBuffer_val_9_V_19 = load i32* %BlockBuffer_val_9_V_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_19"/></StgValue>
</operation>

<operation id="1027" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:121  %BlockBuffer_val_9_V_20 = load i32* %BlockBuffer_val_9_V_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_20"/></StgValue>
</operation>

<operation id="1028" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:122  %BlockBuffer_val_9_V_21 = load i32* %BlockBuffer_val_9_V_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_21"/></StgValue>
</operation>

<operation id="1029" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:123  %BlockBuffer_val_9_V_22 = load i32* %BlockBuffer_val_9_V_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_22"/></StgValue>
</operation>

<operation id="1030" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:124  %BlockBuffer_val_9_V_23 = load i32* %BlockBuffer_val_9_V_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_23"/></StgValue>
</operation>

<operation id="1031" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:125  %BlockBuffer_val_9_V_24 = load i32* %BlockBuffer_val_9_V_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_24"/></StgValue>
</operation>

<operation id="1032" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:126  %BlockBuffer_val_9_V_25 = load i32* %BlockBuffer_val_9_V_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_25"/></StgValue>
</operation>

<operation id="1033" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:127  %BlockBuffer_val_9_V_26 = load i32* %BlockBuffer_val_9_V_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_26"/></StgValue>
</operation>

<operation id="1034" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:128  %BlockBuffer_val_10_14 = load i32* %BlockBuffer_val_10_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_14"/></StgValue>
</operation>

<operation id="1035" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:129  %BlockBuffer_val_10_15 = load i32* %BlockBuffer_val_10_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_15"/></StgValue>
</operation>

<operation id="1036" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:130  %BlockBuffer_val_10_16 = load i32* %BlockBuffer_val_10_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_16"/></StgValue>
</operation>

<operation id="1037" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:131  %BlockBuffer_val_10_17 = load i32* %BlockBuffer_val_10_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_17"/></StgValue>
</operation>

<operation id="1038" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:132  %BlockBuffer_val_10_18 = load i32* %BlockBuffer_val_10_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_18"/></StgValue>
</operation>

<operation id="1039" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:133  %BlockBuffer_val_10_19 = load i32* %BlockBuffer_val_10_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_19"/></StgValue>
</operation>

<operation id="1040" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:134  %BlockBuffer_val_10_20 = load i32* %BlockBuffer_val_10_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_20"/></StgValue>
</operation>

<operation id="1041" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:135  %BlockBuffer_val_10_21 = load i32* %BlockBuffer_val_10_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_21"/></StgValue>
</operation>

<operation id="1042" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:136  %BlockBuffer_val_10_22 = load i32* %BlockBuffer_val_10_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_22"/></StgValue>
</operation>

<operation id="1043" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:137  %BlockBuffer_val_10_23 = load i32* %BlockBuffer_val_10_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_23"/></StgValue>
</operation>

<operation id="1044" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:138  %BlockBuffer_val_10_24 = load i32* %BlockBuffer_val_10_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_24"/></StgValue>
</operation>

<operation id="1045" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:139  %BlockBuffer_val_10_25 = load i32* %BlockBuffer_val_10_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_25"/></StgValue>
</operation>

<operation id="1046" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:140  %BlockBuffer_val_10_26 = load i32* %BlockBuffer_val_10_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_26"/></StgValue>
</operation>

<operation id="1047" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:141  %BlockBuffer_val_11_14 = load i32* %BlockBuffer_val_11_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_14"/></StgValue>
</operation>

<operation id="1048" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:142  %BlockBuffer_val_11_15 = load i32* %BlockBuffer_val_11_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_15"/></StgValue>
</operation>

<operation id="1049" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:143  %BlockBuffer_val_11_16 = load i32* %BlockBuffer_val_11_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_16"/></StgValue>
</operation>

<operation id="1050" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:144  %BlockBuffer_val_11_17 = load i32* %BlockBuffer_val_11_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_17"/></StgValue>
</operation>

<operation id="1051" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:145  %BlockBuffer_val_11_18 = load i32* %BlockBuffer_val_11_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_18"/></StgValue>
</operation>

<operation id="1052" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:146  %BlockBuffer_val_11_19 = load i32* %BlockBuffer_val_11_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_19"/></StgValue>
</operation>

<operation id="1053" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:147  %BlockBuffer_val_11_20 = load i32* %BlockBuffer_val_11_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_20"/></StgValue>
</operation>

<operation id="1054" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:148  %BlockBuffer_val_11_21 = load i32* %BlockBuffer_val_11_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_21"/></StgValue>
</operation>

<operation id="1055" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:149  %BlockBuffer_val_11_22 = load i32* %BlockBuffer_val_11_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_22"/></StgValue>
</operation>

<operation id="1056" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:150  %BlockBuffer_val_11_23 = load i32* %BlockBuffer_val_11_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_23"/></StgValue>
</operation>

<operation id="1057" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:151  %BlockBuffer_val_11_24 = load i32* %BlockBuffer_val_11_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_24"/></StgValue>
</operation>

<operation id="1058" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:152  %BlockBuffer_val_11_25 = load i32* %BlockBuffer_val_11_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_25"/></StgValue>
</operation>

<operation id="1059" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:153  %BlockBuffer_val_11_26 = load i32* %BlockBuffer_val_11_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_26"/></StgValue>
</operation>

<operation id="1060" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:154  %BlockBuffer_val_12_14 = load i32* %BlockBuffer_val_12_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_14"/></StgValue>
</operation>

<operation id="1061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:155  %BlockBuffer_val_12_15 = load i32* %BlockBuffer_val_12_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_15"/></StgValue>
</operation>

<operation id="1062" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:156  %BlockBuffer_val_12_16 = load i32* %BlockBuffer_val_12_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_16"/></StgValue>
</operation>

<operation id="1063" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:157  %BlockBuffer_val_12_17 = load i32* %BlockBuffer_val_12_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_17"/></StgValue>
</operation>

<operation id="1064" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:158  %BlockBuffer_val_12_18 = load i32* %BlockBuffer_val_12_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_18"/></StgValue>
</operation>

<operation id="1065" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:159  %BlockBuffer_val_12_19 = load i32* %BlockBuffer_val_12_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_19"/></StgValue>
</operation>

<operation id="1066" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:160  %BlockBuffer_val_12_20 = load i32* %BlockBuffer_val_12_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_20"/></StgValue>
</operation>

<operation id="1067" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:161  %BlockBuffer_val_12_21 = load i32* %BlockBuffer_val_12_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_21"/></StgValue>
</operation>

<operation id="1068" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:162  %BlockBuffer_val_12_22 = load i32* %BlockBuffer_val_12_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_22"/></StgValue>
</operation>

<operation id="1069" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:163  %BlockBuffer_val_12_23 = load i32* %BlockBuffer_val_12_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_23"/></StgValue>
</operation>

<operation id="1070" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:164  %BlockBuffer_val_12_24 = load i32* %BlockBuffer_val_12_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_24"/></StgValue>
</operation>

<operation id="1071" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:165  %BlockBuffer_val_12_25 = load i32* %BlockBuffer_val_12_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_25"/></StgValue>
</operation>

<operation id="1072" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:166  %BlockBuffer_val_12_26 = load i32* %BlockBuffer_val_12_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_26"/></StgValue>
</operation>

<operation id="1073" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:167  %BlockBuffer_val_13_14 = load i32* %BlockBuffer_val_13_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_14"/></StgValue>
</operation>

<operation id="1074" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:168  %BlockBuffer_val_13_15 = load i32* %BlockBuffer_val_13_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_15"/></StgValue>
</operation>

<operation id="1075" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:169  %BlockBuffer_val_13_16 = load i32* %BlockBuffer_val_13_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_16"/></StgValue>
</operation>

<operation id="1076" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:170  %BlockBuffer_val_13_17 = load i32* %BlockBuffer_val_13_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_17"/></StgValue>
</operation>

<operation id="1077" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:171  %BlockBuffer_val_13_18 = load i32* %BlockBuffer_val_13_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_18"/></StgValue>
</operation>

<operation id="1078" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:172  %BlockBuffer_val_13_19 = load i32* %BlockBuffer_val_13_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_19"/></StgValue>
</operation>

<operation id="1079" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:173  %BlockBuffer_val_14_14 = load i32* %BlockBuffer_val_14_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_14"/></StgValue>
</operation>

<operation id="1080" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:174  %BlockBuffer_val_14_15 = load i32* %BlockBuffer_val_14_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_15"/></StgValue>
</operation>

<operation id="1081" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:175  %BlockBuffer_val_14_16 = load i32* %BlockBuffer_val_14_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_16"/></StgValue>
</operation>

<operation id="1082" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:176  %BlockBuffer_val_14_17 = load i32* %BlockBuffer_val_14_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_17"/></StgValue>
</operation>

<operation id="1083" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:177  %BlockBuffer_val_14_18 = load i32* %BlockBuffer_val_14_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_18"/></StgValue>
</operation>

<operation id="1084" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:178  %BlockBuffer_val_14_19 = load i32* %BlockBuffer_val_14_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_19"/></StgValue>
</operation>

<operation id="1085" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:179  %BlockBuffer_val_14_20 = load i32* %BlockBuffer_val_14_8

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_20"/></StgValue>
</operation>

<operation id="1086" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:180  %BlockBuffer_val_14_21 = load i32* %BlockBuffer_val_14_9

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_21"/></StgValue>
</operation>

<operation id="1087" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:181  %BlockBuffer_val_14_22 = load i32* %BlockBuffer_val_14_10

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_22"/></StgValue>
</operation>

<operation id="1088" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:182  %BlockBuffer_val_14_23 = load i32* %BlockBuffer_val_14_11

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_23"/></StgValue>
</operation>

<operation id="1089" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:183  %BlockBuffer_val_14_24 = load i32* %BlockBuffer_val_14_12

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_24"/></StgValue>
</operation>

<operation id="1090" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32">
<![CDATA[
.preheader121:184  %BlockBuffer_val_14_25 = load i32* %BlockBuffer_val_14_13

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_25"/></StgValue>
</operation>

<operation id="1091" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader121:186  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 270, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1093" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:4  %BlockBuffer_val_0_V_27 = load i32* %LineBuffer_val_1_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_27"/></StgValue>
</operation>

<operation id="1094" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:6  %BlockBuffer_val_1_V_27 = load i32* %LineBuffer_val_2_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_27"/></StgValue>
</operation>

<operation id="1095" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:8  %BlockBuffer_val_2_V_27 = load i32* %LineBuffer_val_3_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_27"/></StgValue>
</operation>

<operation id="1096" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:10  %BlockBuffer_val_3_V_27 = load i32* %LineBuffer_val_4_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_27"/></StgValue>
</operation>

<operation id="1097" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:12  %BlockBuffer_val_4_V_27 = load i32* %LineBuffer_val_5_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_27"/></StgValue>
</operation>

<operation id="1098" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:14  %BlockBuffer_val_5_V_27 = load i32* %LineBuffer_val_6_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_27"/></StgValue>
</operation>

<operation id="1099" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:16  %BlockBuffer_val_6_V_24 = load i32* %LineBuffer_val_7_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_24"/></StgValue>
</operation>

<operation id="1100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:18  %BlockBuffer_val_7_V_27 = load i32* %LineBuffer_val_8_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_27"/></StgValue>
</operation>

<operation id="1101" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:20  %BlockBuffer_val_8_V_27 = load i32* %LineBuffer_val_9_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_27"/></StgValue>
</operation>

<operation id="1102" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:22  %BlockBuffer_val_9_V_27 = load i32* %LineBuffer_val_10_V_1, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_27"/></StgValue>
</operation>

<operation id="1103" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:24  %BlockBuffer_val_10_27 = load i32* %LineBuffer_val_11_V_1, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_27"/></StgValue>
</operation>

<operation id="1104" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:26  %BlockBuffer_val_11_27 = load i32* %LineBuffer_val_12_V_1, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_27"/></StgValue>
</operation>

<operation id="1105" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:28  %BlockBuffer_val_12_27 = load i32* %LineBuffer_val_13_V_1, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_27"/></StgValue>
</operation>

<operation id="1106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:30  %BlockBuffer_val_13_20 = load i32* %LineBuffer_val_14_V_1, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_20"/></StgValue>
</operation>

<operation id="1107" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:45  %src_0_val_V_load = load i32* %src_0_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_0_val_V_load"/></StgValue>
</operation>

<operation id="1108" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:46  %src_1_val_V_load = load i26* %src_1_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_1_val_V_load"/></StgValue>
</operation>

<operation id="1109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:47  %extLd = sext i26 %src_1_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="1110" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:48  %src_2_val_V_load = load i26* %src_2_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_2_val_V_load"/></StgValue>
</operation>

<operation id="1111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:49  %extLd43 = sext i26 %src_2_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd43"/></StgValue>
</operation>

<operation id="1112" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:50  %src_3_val_V_load = load i26* %src_3_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_3_val_V_load"/></StgValue>
</operation>

<operation id="1113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:51  %extLd44 = sext i26 %src_3_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd44"/></StgValue>
</operation>

<operation id="1114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:52  %src_4_val_V_load = load i26* %src_4_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_4_val_V_load"/></StgValue>
</operation>

<operation id="1115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:53  %extLd45 = sext i26 %src_4_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd45"/></StgValue>
</operation>

<operation id="1116" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
_ifconv:54  %BlockBuffer_val_14_26 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %src_0_val_V_load, i32 %extLd, i32 %extLd43, i32 %extLd44, i32 %extLd45, i32 undef, i3 %src_val_V_offset_rea)

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_26"/></StgValue>
</operation>

<operation id="1117" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:55  store i32 %BlockBuffer_val_1_V_27, i32* %LineBuffer_val_1_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1118" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:56  store i32 %BlockBuffer_val_2_V_27, i32* %LineBuffer_val_2_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:57  store i32 %BlockBuffer_val_3_V_27, i32* %LineBuffer_val_3_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1120" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:58  store i32 %BlockBuffer_val_4_V_27, i32* %LineBuffer_val_4_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1121" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:59  store i32 %BlockBuffer_val_5_V_27, i32* %LineBuffer_val_5_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1122" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:60  store i32 %BlockBuffer_val_6_V_24, i32* %LineBuffer_val_6_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1123" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:61  store i32 %BlockBuffer_val_7_V_27, i32* %LineBuffer_val_7_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1124" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:62  store i32 %BlockBuffer_val_8_V_27, i32* %LineBuffer_val_8_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1125" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:63  store i32 %BlockBuffer_val_9_V_27, i32* %LineBuffer_val_9_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1126" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:64  store i32 %BlockBuffer_val_10_27, i32* %LineBuffer_val_10_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:65  store i32 %BlockBuffer_val_11_27, i32* %LineBuffer_val_11_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1128" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:66  store i32 %BlockBuffer_val_12_27, i32* %LineBuffer_val_12_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1129" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:67  store i32 %BlockBuffer_val_13_20, i32* %LineBuffer_val_13_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1130" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:68  store i32 %BlockBuffer_val_14_26, i32* %LineBuffer_val_14_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:0  %BlockBuffer_val_0_V_28 = load i32* %BlockBuffer_val_0_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_28"/></StgValue>
</operation>

<operation id="1132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:4  %BlockBuffer_val_6_V_25 = load i32* %BlockBuffer_val_6_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_25"/></StgValue>
</operation>

<operation id="1133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:6  %BlockBuffer_val_6_V_26 = load i32* %BlockBuffer_val_6_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_26"/></StgValue>
</operation>

<operation id="1134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:8  %BlockBuffer_val_6_V_27 = load i32* %BlockBuffer_val_6_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_27"/></StgValue>
</operation>

<operation id="1135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:10  %BlockBuffer_val_13_21 = load i32* %BlockBuffer_val_13_s

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_21"/></StgValue>
</operation>

<operation id="1136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:12  %BlockBuffer_val_13_22 = load i32* %BlockBuffer_val_13_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_22"/></StgValue>
</operation>

<operation id="1137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:14  %BlockBuffer_val_13_23 = load i32* %BlockBuffer_val_13_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_23"/></StgValue>
</operation>

<operation id="1138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:16  %BlockBuffer_val_13_24 = load i32* %BlockBuffer_val_13_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_24"/></StgValue>
</operation>

<operation id="1139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:18  %BlockBuffer_val_13_25 = load i32* %BlockBuffer_val_13_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_25"/></StgValue>
</operation>

<operation id="1140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:20  %BlockBuffer_val_13_26 = load i32* %BlockBuffer_val_13_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_26"/></StgValue>
</operation>

<operation id="1141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:22  %BlockBuffer_val_13_27 = load i32* %BlockBuffer_val_13_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_27"/></StgValue>
</operation>

<operation id="1142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:24  %BlockBuffer_val_14_27 = load i32* %BlockBuffer_val_14_s

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_27"/></StgValue>
</operation>

<operation id="1143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:26  %OP1_V = sext i32 %BlockBuffer_val_0_V_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="1144" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:27  %p_Val2_s = mul nsw i64 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="1145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:28  %tmp_1719 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1719"/></StgValue>
</operation>

<operation id="1146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:29  %p_Val2_160 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_160"/></StgValue>
</operation>

<operation id="1147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:30  %tmp_1720 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1720"/></StgValue>
</operation>

<operation id="1148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:31  %tmp_1721 = trunc i64 %p_Val2_s to i1

]]></Node>
<StgValue><ssdm name="tmp_1721"/></StgValue>
</operation>

<operation id="1149" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:32  %tmp_759 = or i1 %tmp_1721, %tmp_1719

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="1150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:33  %tmp_760 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_760"/></StgValue>
</operation>

<operation id="1151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:34  %tmp_761 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_760, i1 %tmp_759)

]]></Node>
<StgValue><ssdm name="tmp_761"/></StgValue>
</operation>

<operation id="1152" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:35  %tmp_854 = icmp ne i15 %tmp_761, 0

]]></Node>
<StgValue><ssdm name="tmp_854"/></StgValue>
</operation>

<operation id="1153" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:36  %qb_assign_2 = and i1 %tmp_854, %tmp_1720

]]></Node>
<StgValue><ssdm name="qb_assign_2"/></StgValue>
</operation>

<operation id="1154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:37  %tmp_858 = zext i1 %qb_assign_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_858"/></StgValue>
</operation>

<operation id="1155" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:38  %p_Val2_161 = add nsw i32 %p_Val2_160, %tmp_858

]]></Node>
<StgValue><ssdm name="p_Val2_161"/></StgValue>
</operation>

<operation id="1156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:39  %OP1_V_0_1 = sext i32 %BlockBuffer_val_0_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_1"/></StgValue>
</operation>

<operation id="1157" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:40  %p_Val2_658_0_1 = mul nsw i64 %OP2_V_0_1, %OP1_V_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_1"/></StgValue>
</operation>

<operation id="1158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4856" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3:0  %BlockBuffer_val_6_V_29 = load i32* %BlockBuffer_val_6_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_29"/></StgValue>
</operation>

<operation id="1159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4857" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3:1  %BlockBuffer_val_6_V_30 = load i32* %BlockBuffer_val_6_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_30"/></StgValue>
</operation>

<operation id="1160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4858" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3:2  %BlockBuffer_val_6_V_31 = load i32* %BlockBuffer_val_6_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_31"/></StgValue>
</operation>

<operation id="1161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4859" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3:3  %BlockBuffer_val_13_29 = load i32* %BlockBuffer_val_13_s

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_29"/></StgValue>
</operation>

<operation id="1162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4860" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3:4  %BlockBuffer_val_13_30 = load i32* %BlockBuffer_val_13_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_30"/></StgValue>
</operation>

<operation id="1163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4861" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3:5  %BlockBuffer_val_13_31 = load i32* %BlockBuffer_val_13_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_31"/></StgValue>
</operation>

<operation id="1164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4862" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3:6  %BlockBuffer_val_13_32 = load i32* %BlockBuffer_val_13_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_32"/></StgValue>
</operation>

<operation id="1165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4863" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3:7  %BlockBuffer_val_13_33 = load i32* %BlockBuffer_val_13_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_33"/></StgValue>
</operation>

<operation id="1166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4864" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3:8  %BlockBuffer_val_13_34 = load i32* %BlockBuffer_val_13_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_34"/></StgValue>
</operation>

<operation id="1167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4865" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3:9  %BlockBuffer_val_13_35 = load i32* %BlockBuffer_val_13_6

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_35"/></StgValue>
</operation>

<operation id="1168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4866" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3:10  %BlockBuffer_val_14_29 = load i32* %BlockBuffer_val_14_s

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_29"/></StgValue>
</operation>

<operation id="1169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4868" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:12  store i32 %BlockBuffer_val_14_29, i32* %BlockBuffer_val_14_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4869" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:13  store i32 %BlockBuffer_val_14_25, i32* %BlockBuffer_val_14_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4870" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:14  store i32 %BlockBuffer_val_14_24, i32* %BlockBuffer_val_14_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4871" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:15  store i32 %BlockBuffer_val_14_23, i32* %BlockBuffer_val_14_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4872" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:16  store i32 %BlockBuffer_val_14_22, i32* %BlockBuffer_val_14_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4873" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:17  store i32 %BlockBuffer_val_14_21, i32* %BlockBuffer_val_14_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4874" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:18  store i32 %BlockBuffer_val_14_20, i32* %BlockBuffer_val_14_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4875" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:19  store i32 %BlockBuffer_val_14_19, i32* %BlockBuffer_val_14_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4876" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:20  store i32 %BlockBuffer_val_14_18, i32* %BlockBuffer_val_14_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4877" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:21  store i32 %BlockBuffer_val_14_17, i32* %BlockBuffer_val_14_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4878" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:22  store i32 %BlockBuffer_val_14_16, i32* %BlockBuffer_val_14_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4879" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:23  store i32 %BlockBuffer_val_14_15, i32* %BlockBuffer_val_14_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4881" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:25  store i32 %BlockBuffer_val_14_26, i32* %BlockBuffer_val_14_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4882" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:26  store i32 %BlockBuffer_val_13_20, i32* %BlockBuffer_val_13_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4883" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:27  store i32 %BlockBuffer_val_13_19, i32* %BlockBuffer_val_13_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4884" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:28  store i32 %BlockBuffer_val_13_18, i32* %BlockBuffer_val_13_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4885" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:29  store i32 %BlockBuffer_val_13_17, i32* %BlockBuffer_val_13_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4886" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:30  store i32 %BlockBuffer_val_13_35, i32* %BlockBuffer_val_13_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4887" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:31  store i32 %BlockBuffer_val_13_15, i32* %BlockBuffer_val_13_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4889" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:33  store i32 %BlockBuffer_val_13_34, i32* %BlockBuffer_val_13_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4890" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:34  store i32 %BlockBuffer_val_12_27, i32* %BlockBuffer_val_12_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4891" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:35  store i32 %BlockBuffer_val_12_26, i32* %BlockBuffer_val_12_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4892" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:36  store i32 %BlockBuffer_val_12_25, i32* %BlockBuffer_val_12_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4893" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:37  store i32 %BlockBuffer_val_12_24, i32* %BlockBuffer_val_12_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4894" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:38  store i32 %BlockBuffer_val_12_23, i32* %BlockBuffer_val_12_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4895" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:39  store i32 %BlockBuffer_val_12_22, i32* %BlockBuffer_val_12_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4896" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:40  store i32 %BlockBuffer_val_12_21, i32* %BlockBuffer_val_12_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4897" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:41  store i32 %BlockBuffer_val_12_20, i32* %BlockBuffer_val_12_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4898" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:42  store i32 %BlockBuffer_val_12_19, i32* %BlockBuffer_val_12_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4899" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:43  store i32 %BlockBuffer_val_12_18, i32* %BlockBuffer_val_12_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4900" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:44  store i32 %BlockBuffer_val_12_17, i32* %BlockBuffer_val_12_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4901" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:45  store i32 %BlockBuffer_val_12_16, i32* %BlockBuffer_val_12_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4902" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:46  store i32 %BlockBuffer_val_12_15, i32* %BlockBuffer_val_12_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4904" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:48  store i32 %BlockBuffer_val_13_33, i32* %BlockBuffer_val_13_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4905" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:49  store i32 %BlockBuffer_val_11_27, i32* %BlockBuffer_val_11_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4906" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:50  store i32 %BlockBuffer_val_11_26, i32* %BlockBuffer_val_11_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4907" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:51  store i32 %BlockBuffer_val_11_25, i32* %BlockBuffer_val_11_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4908" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:52  store i32 %BlockBuffer_val_11_24, i32* %BlockBuffer_val_11_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4909" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:53  store i32 %BlockBuffer_val_11_23, i32* %BlockBuffer_val_11_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4910" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:54  store i32 %BlockBuffer_val_11_22, i32* %BlockBuffer_val_11_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4911" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:55  store i32 %BlockBuffer_val_11_21, i32* %BlockBuffer_val_11_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4912" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:56  store i32 %BlockBuffer_val_11_20, i32* %BlockBuffer_val_11_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4913" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:57  store i32 %BlockBuffer_val_11_19, i32* %BlockBuffer_val_11_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4914" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:58  store i32 %BlockBuffer_val_11_18, i32* %BlockBuffer_val_11_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4915" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:59  store i32 %BlockBuffer_val_11_17, i32* %BlockBuffer_val_11_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4916" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:60  store i32 %BlockBuffer_val_11_16, i32* %BlockBuffer_val_11_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4917" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:61  store i32 %BlockBuffer_val_11_15, i32* %BlockBuffer_val_11_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4919" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:63  store i32 %BlockBuffer_val_13_32, i32* %BlockBuffer_val_13_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4920" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:64  store i32 %BlockBuffer_val_10_27, i32* %BlockBuffer_val_10_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4921" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:65  store i32 %BlockBuffer_val_10_26, i32* %BlockBuffer_val_10_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4922" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:66  store i32 %BlockBuffer_val_10_25, i32* %BlockBuffer_val_10_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4923" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:67  store i32 %BlockBuffer_val_10_24, i32* %BlockBuffer_val_10_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4924" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:68  store i32 %BlockBuffer_val_10_23, i32* %BlockBuffer_val_10_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4925" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:69  store i32 %BlockBuffer_val_10_22, i32* %BlockBuffer_val_10_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4926" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:70  store i32 %BlockBuffer_val_10_21, i32* %BlockBuffer_val_10_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:71  store i32 %BlockBuffer_val_10_20, i32* %BlockBuffer_val_10_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4928" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:72  store i32 %BlockBuffer_val_10_19, i32* %BlockBuffer_val_10_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4929" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:73  store i32 %BlockBuffer_val_10_18, i32* %BlockBuffer_val_10_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4930" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:74  store i32 %BlockBuffer_val_10_17, i32* %BlockBuffer_val_10_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4931" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:75  store i32 %BlockBuffer_val_10_16, i32* %BlockBuffer_val_10_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4932" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:76  store i32 %BlockBuffer_val_10_15, i32* %BlockBuffer_val_10_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4934" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:78  store i32 %BlockBuffer_val_13_31, i32* %BlockBuffer_val_13_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4935" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:79  store i32 %BlockBuffer_val_9_V_27, i32* %BlockBuffer_val_9_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4936" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:80  store i32 %BlockBuffer_val_9_V_26, i32* %BlockBuffer_val_9_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4937" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:81  store i32 %BlockBuffer_val_9_V_25, i32* %BlockBuffer_val_9_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4938" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:82  store i32 %BlockBuffer_val_9_V_24, i32* %BlockBuffer_val_9_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:83  store i32 %BlockBuffer_val_9_V_23, i32* %BlockBuffer_val_9_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4940" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:84  store i32 %BlockBuffer_val_9_V_22, i32* %BlockBuffer_val_9_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4941" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:85  store i32 %BlockBuffer_val_9_V_21, i32* %BlockBuffer_val_9_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4942" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:86  store i32 %BlockBuffer_val_9_V_20, i32* %BlockBuffer_val_9_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4943" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:87  store i32 %BlockBuffer_val_9_V_19, i32* %BlockBuffer_val_9_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4944" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:88  store i32 %BlockBuffer_val_9_V_18, i32* %BlockBuffer_val_9_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4945" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:89  store i32 %BlockBuffer_val_9_V_17, i32* %BlockBuffer_val_9_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4946" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:90  store i32 %BlockBuffer_val_9_V_16, i32* %BlockBuffer_val_9_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4947" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:91  store i32 %BlockBuffer_val_9_V_15, i32* %BlockBuffer_val_9_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4949" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:93  store i32 %BlockBuffer_val_13_30, i32* %BlockBuffer_val_13_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4950" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:94  store i32 %BlockBuffer_val_8_V_27, i32* %BlockBuffer_val_8_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4951" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:95  store i32 %BlockBuffer_val_8_V_26, i32* %BlockBuffer_val_8_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4952" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:96  store i32 %BlockBuffer_val_8_V_25, i32* %BlockBuffer_val_8_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4953" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:97  store i32 %BlockBuffer_val_8_V_24, i32* %BlockBuffer_val_8_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4954" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:98  store i32 %BlockBuffer_val_8_V_23, i32* %BlockBuffer_val_8_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4955" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:99  store i32 %BlockBuffer_val_8_V_22, i32* %BlockBuffer_val_8_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4956" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:100  store i32 %BlockBuffer_val_8_V_21, i32* %BlockBuffer_val_8_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4957" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:101  store i32 %BlockBuffer_val_8_V_20, i32* %BlockBuffer_val_8_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4958" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:102  store i32 %BlockBuffer_val_8_V_19, i32* %BlockBuffer_val_8_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4959" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:103  store i32 %BlockBuffer_val_8_V_18, i32* %BlockBuffer_val_8_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4960" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:104  store i32 %BlockBuffer_val_8_V_17, i32* %BlockBuffer_val_8_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4961" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:105  store i32 %BlockBuffer_val_8_V_16, i32* %BlockBuffer_val_8_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4962" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:106  store i32 %BlockBuffer_val_8_V_15, i32* %BlockBuffer_val_8_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4964" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:108  store i32 %BlockBuffer_val_13_29, i32* %BlockBuffer_val_13_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4965" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:109  store i32 %BlockBuffer_val_7_V_27, i32* %BlockBuffer_val_7_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4966" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:110  store i32 %BlockBuffer_val_7_V_26, i32* %BlockBuffer_val_7_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4967" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:111  store i32 %BlockBuffer_val_7_V_25, i32* %BlockBuffer_val_7_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4968" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:112  store i32 %BlockBuffer_val_7_V_24, i32* %BlockBuffer_val_7_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4969" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:113  store i32 %BlockBuffer_val_7_V_23, i32* %BlockBuffer_val_7_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4970" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:114  store i32 %BlockBuffer_val_7_V_22, i32* %BlockBuffer_val_7_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4971" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:115  store i32 %BlockBuffer_val_7_V_21, i32* %BlockBuffer_val_7_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4972" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:116  store i32 %BlockBuffer_val_7_V_20, i32* %BlockBuffer_val_7_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4973" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:117  store i32 %BlockBuffer_val_7_V_19, i32* %BlockBuffer_val_7_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4974" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:118  store i32 %BlockBuffer_val_7_V_18, i32* %BlockBuffer_val_7_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4975" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:119  store i32 %BlockBuffer_val_7_V_17, i32* %BlockBuffer_val_7_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4976" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:120  store i32 %BlockBuffer_val_7_V_16, i32* %BlockBuffer_val_7_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4977" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:121  store i32 %BlockBuffer_val_7_V_15, i32* %BlockBuffer_val_7_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4979" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:123  store i32 %BlockBuffer_val_13_16, i32* %BlockBuffer_val_13_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4980" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:124  store i32 %BlockBuffer_val_6_V_31, i32* %BlockBuffer_val_6_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4981" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:125  store i32 %BlockBuffer_val_6_V_23, i32* %BlockBuffer_val_6_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4982" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:126  store i32 %BlockBuffer_val_6_V_22, i32* %BlockBuffer_val_6_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4983" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:127  store i32 %BlockBuffer_val_6_V_21, i32* %BlockBuffer_val_6_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4984" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:128  store i32 %BlockBuffer_val_6_V_20, i32* %BlockBuffer_val_6_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4985" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:129  store i32 %BlockBuffer_val_6_V_19, i32* %BlockBuffer_val_6_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4986" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:130  store i32 %BlockBuffer_val_6_V_18, i32* %BlockBuffer_val_6_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4987" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:131  store i32 %BlockBuffer_val_6_V_17, i32* %BlockBuffer_val_6_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4988" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:132  store i32 %BlockBuffer_val_6_V_16, i32* %BlockBuffer_val_6_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4989" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:133  store i32 %BlockBuffer_val_6_V_15, i32* %BlockBuffer_val_6_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4991" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:135  store i32 %BlockBuffer_val_6_V_30, i32* %BlockBuffer_val_6_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4992" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:136  store i32 %BlockBuffer_val_5_V_27, i32* %BlockBuffer_val_5_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4993" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:137  store i32 %BlockBuffer_val_5_V_26, i32* %BlockBuffer_val_5_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4994" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:138  store i32 %BlockBuffer_val_5_V_25, i32* %BlockBuffer_val_5_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4995" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:139  store i32 %BlockBuffer_val_5_V_24, i32* %BlockBuffer_val_5_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4996" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:140  store i32 %BlockBuffer_val_5_V_23, i32* %BlockBuffer_val_5_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4997" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:141  store i32 %BlockBuffer_val_5_V_22, i32* %BlockBuffer_val_5_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4998" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:142  store i32 %BlockBuffer_val_5_V_21, i32* %BlockBuffer_val_5_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4999" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:143  store i32 %BlockBuffer_val_5_V_20, i32* %BlockBuffer_val_5_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5000" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:144  store i32 %BlockBuffer_val_5_V_19, i32* %BlockBuffer_val_5_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5001" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:145  store i32 %BlockBuffer_val_5_V_18, i32* %BlockBuffer_val_5_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5002" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:146  store i32 %BlockBuffer_val_5_V_17, i32* %BlockBuffer_val_5_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5003" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:147  store i32 %BlockBuffer_val_5_V_16, i32* %BlockBuffer_val_5_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5004" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:148  store i32 %BlockBuffer_val_5_V_15, i32* %BlockBuffer_val_5_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5006" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:150  store i32 %BlockBuffer_val_6_V_29, i32* %BlockBuffer_val_6_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5007" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:151  store i32 %BlockBuffer_val_4_V_27, i32* %BlockBuffer_val_4_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5008" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:152  store i32 %BlockBuffer_val_4_V_26, i32* %BlockBuffer_val_4_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5009" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:153  store i32 %BlockBuffer_val_4_V_25, i32* %BlockBuffer_val_4_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5010" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:154  store i32 %BlockBuffer_val_4_V_24, i32* %BlockBuffer_val_4_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5011" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:155  store i32 %BlockBuffer_val_4_V_23, i32* %BlockBuffer_val_4_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5012" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:156  store i32 %BlockBuffer_val_4_V_22, i32* %BlockBuffer_val_4_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5013" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:157  store i32 %BlockBuffer_val_4_V_21, i32* %BlockBuffer_val_4_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5014" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:158  store i32 %BlockBuffer_val_4_V_20, i32* %BlockBuffer_val_4_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5015" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:159  store i32 %BlockBuffer_val_4_V_19, i32* %BlockBuffer_val_4_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5016" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:160  store i32 %BlockBuffer_val_4_V_18, i32* %BlockBuffer_val_4_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5017" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:161  store i32 %BlockBuffer_val_4_V_17, i32* %BlockBuffer_val_4_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5018" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:162  store i32 %BlockBuffer_val_4_V_16, i32* %BlockBuffer_val_4_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5019" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:163  store i32 %BlockBuffer_val_4_V_15, i32* %BlockBuffer_val_4_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5021" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:165  store i32 %BlockBuffer_val_6_V_24, i32* %BlockBuffer_val_6_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5022" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:166  store i32 %BlockBuffer_val_3_V_27, i32* %BlockBuffer_val_3_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5023" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:167  store i32 %BlockBuffer_val_3_V_26, i32* %BlockBuffer_val_3_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5024" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:168  store i32 %BlockBuffer_val_3_V_25, i32* %BlockBuffer_val_3_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5025" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:169  store i32 %BlockBuffer_val_3_V_24, i32* %BlockBuffer_val_3_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5026" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:170  store i32 %BlockBuffer_val_3_V_23, i32* %BlockBuffer_val_3_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5027" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:171  store i32 %BlockBuffer_val_3_V_22, i32* %BlockBuffer_val_3_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5028" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:172  store i32 %BlockBuffer_val_3_V_21, i32* %BlockBuffer_val_3_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5029" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:173  store i32 %BlockBuffer_val_3_V_20, i32* %BlockBuffer_val_3_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5030" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:174  store i32 %BlockBuffer_val_3_V_19, i32* %BlockBuffer_val_3_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5031" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:175  store i32 %BlockBuffer_val_3_V_18, i32* %BlockBuffer_val_3_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5032" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:176  store i32 %BlockBuffer_val_3_V_17, i32* %BlockBuffer_val_3_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5033" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:177  store i32 %BlockBuffer_val_3_V_16, i32* %BlockBuffer_val_3_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5034" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:178  store i32 %BlockBuffer_val_3_V_15, i32* %BlockBuffer_val_3_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5036" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:180  store i32 %BlockBuffer_val_2_V_27, i32* %BlockBuffer_val_2_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5037" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:181  store i32 %BlockBuffer_val_2_V_26, i32* %BlockBuffer_val_2_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5038" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:182  store i32 %BlockBuffer_val_2_V_25, i32* %BlockBuffer_val_2_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5039" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:183  store i32 %BlockBuffer_val_2_V_24, i32* %BlockBuffer_val_2_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5040" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:184  store i32 %BlockBuffer_val_2_V_23, i32* %BlockBuffer_val_2_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5041" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:185  store i32 %BlockBuffer_val_2_V_22, i32* %BlockBuffer_val_2_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5042" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:186  store i32 %BlockBuffer_val_2_V_21, i32* %BlockBuffer_val_2_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5043" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:187  store i32 %BlockBuffer_val_2_V_20, i32* %BlockBuffer_val_2_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5044" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:188  store i32 %BlockBuffer_val_2_V_19, i32* %BlockBuffer_val_2_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5045" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:189  store i32 %BlockBuffer_val_2_V_18, i32* %BlockBuffer_val_2_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5046" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:190  store i32 %BlockBuffer_val_2_V_17, i32* %BlockBuffer_val_2_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5047" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:191  store i32 %BlockBuffer_val_2_V_16, i32* %BlockBuffer_val_2_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5048" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:192  store i32 %BlockBuffer_val_2_V_15, i32* %BlockBuffer_val_2_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5050" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:194  store i32 %BlockBuffer_val_1_V_27, i32* %BlockBuffer_val_1_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5051" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:195  store i32 %BlockBuffer_val_1_V_26, i32* %BlockBuffer_val_1_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5052" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:196  store i32 %BlockBuffer_val_1_V_25, i32* %BlockBuffer_val_1_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5053" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:197  store i32 %BlockBuffer_val_1_V_24, i32* %BlockBuffer_val_1_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5054" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:198  store i32 %BlockBuffer_val_1_V_23, i32* %BlockBuffer_val_1_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5055" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:199  store i32 %BlockBuffer_val_1_V_22, i32* %BlockBuffer_val_1_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5056" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:200  store i32 %BlockBuffer_val_1_V_21, i32* %BlockBuffer_val_1_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5057" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:201  store i32 %BlockBuffer_val_1_V_20, i32* %BlockBuffer_val_1_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5058" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:202  store i32 %BlockBuffer_val_1_V_19, i32* %BlockBuffer_val_1_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5059" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:203  store i32 %BlockBuffer_val_1_V_18, i32* %BlockBuffer_val_1_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5060" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:204  store i32 %BlockBuffer_val_1_V_17, i32* %BlockBuffer_val_1_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5061" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:205  store i32 %BlockBuffer_val_1_V_16, i32* %BlockBuffer_val_1_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5062" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:206  store i32 %BlockBuffer_val_1_V_15, i32* %BlockBuffer_val_1_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5064" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:208  store i32 %BlockBuffer_val_0_V_27, i32* %BlockBuffer_val_0_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5065" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:209  store i32 %BlockBuffer_val_0_V_26, i32* %BlockBuffer_val_0_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5066" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:210  store i32 %BlockBuffer_val_0_V_25, i32* %BlockBuffer_val_0_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5067" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:211  store i32 %BlockBuffer_val_0_V_24, i32* %BlockBuffer_val_0_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5068" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:212  store i32 %BlockBuffer_val_0_V_23, i32* %BlockBuffer_val_0_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5069" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:213  store i32 %BlockBuffer_val_0_V_22, i32* %BlockBuffer_val_0_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5070" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:214  store i32 %BlockBuffer_val_0_V_21, i32* %BlockBuffer_val_0_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5071" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:215  store i32 %BlockBuffer_val_0_V_20, i32* %BlockBuffer_val_0_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5072" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:216  store i32 %BlockBuffer_val_0_V_19, i32* %BlockBuffer_val_0_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5073" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:217  store i32 %BlockBuffer_val_0_V_18, i32* %BlockBuffer_val_0_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5074" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:218  store i32 %BlockBuffer_val_0_V_17, i32* %BlockBuffer_val_0_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5075" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:219  store i32 %BlockBuffer_val_0_V_16, i32* %BlockBuffer_val_0_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5076" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:220  store i32 %BlockBuffer_val_0_V_15, i32* %BlockBuffer_val_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5077" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:221  store i32 %BlockBuffer_val_0_V_14, i32* %BlockBuffer_val_0_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:41  %tmp_1679_0_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_161, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_1"/></StgValue>
</operation>

<operation id="1366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:42  %tmp_1679_0_1_cast = sext i48 %tmp_1679_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_1_cast"/></StgValue>
</operation>

<operation id="1367" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:43  %p_Val2_659_0_1 = add i64 %p_Val2_658_0_1, %tmp_1679_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_1"/></StgValue>
</operation>

<operation id="1368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:44  %tmp_1722 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1722"/></StgValue>
</operation>

<operation id="1369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:45  %p_Val2_660_0_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_1"/></StgValue>
</operation>

<operation id="1370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:46  %tmp_1723 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1723"/></StgValue>
</operation>

<operation id="1371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:47  %tmp_1724 = trunc i64 %p_Val2_658_0_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_1724"/></StgValue>
</operation>

<operation id="1372" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:48  %tmp_763 = or i1 %tmp_1724, %tmp_1722

]]></Node>
<StgValue><ssdm name="tmp_763"/></StgValue>
</operation>

<operation id="1373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:49  %tmp_764 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_764"/></StgValue>
</operation>

<operation id="1374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:50  %tmp_765 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_764, i1 %tmp_763)

]]></Node>
<StgValue><ssdm name="tmp_765"/></StgValue>
</operation>

<operation id="1375" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:51  %tmp_1686_0_1 = icmp ne i15 %tmp_765, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_1"/></StgValue>
</operation>

<operation id="1376" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:52  %qb_assign_2_0_1 = and i1 %tmp_1686_0_1, %tmp_1723

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_1"/></StgValue>
</operation>

<operation id="1377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:53  %tmp_1687_0_1 = zext i1 %qb_assign_2_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_1"/></StgValue>
</operation>

<operation id="1378" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:54  %p_Val2_662_0_1 = add nsw i32 %p_Val2_660_0_1, %tmp_1687_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_1"/></StgValue>
</operation>

<operation id="1379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:55  %OP1_V_0_2 = sext i32 %BlockBuffer_val_0_V_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_2"/></StgValue>
</operation>

<operation id="1380" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:56  %p_Val2_658_0_2 = mul nsw i64 %OP2_V_0_2, %OP1_V_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:57  %tmp_1679_0_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_2"/></StgValue>
</operation>

<operation id="1382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:58  %tmp_1679_0_2_cast = sext i48 %tmp_1679_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_2_cast"/></StgValue>
</operation>

<operation id="1383" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:59  %p_Val2_659_0_2 = add i64 %p_Val2_658_0_2, %tmp_1679_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_2"/></StgValue>
</operation>

<operation id="1384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:60  %tmp_1725 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1725"/></StgValue>
</operation>

<operation id="1385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:61  %p_Val2_660_0_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_2"/></StgValue>
</operation>

<operation id="1386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:62  %tmp_1726 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1726"/></StgValue>
</operation>

<operation id="1387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:63  %tmp_1727 = trunc i64 %p_Val2_658_0_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_1727"/></StgValue>
</operation>

<operation id="1388" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:64  %tmp_767 = or i1 %tmp_1727, %tmp_1725

]]></Node>
<StgValue><ssdm name="tmp_767"/></StgValue>
</operation>

<operation id="1389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:65  %tmp_768 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_768"/></StgValue>
</operation>

<operation id="1390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:66  %tmp_769 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_768, i1 %tmp_767)

]]></Node>
<StgValue><ssdm name="tmp_769"/></StgValue>
</operation>

<operation id="1391" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:67  %tmp_1686_0_2 = icmp ne i15 %tmp_769, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_2"/></StgValue>
</operation>

<operation id="1392" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:68  %qb_assign_2_0_2 = and i1 %tmp_1686_0_2, %tmp_1726

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_2"/></StgValue>
</operation>

<operation id="1393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:69  %tmp_1687_0_2 = zext i1 %qb_assign_2_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_2"/></StgValue>
</operation>

<operation id="1394" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:70  %p_Val2_662_0_2 = add nsw i32 %p_Val2_660_0_2, %tmp_1687_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_2"/></StgValue>
</operation>

<operation id="1395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:71  %OP1_V_0_3 = sext i32 %BlockBuffer_val_0_V_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_3"/></StgValue>
</operation>

<operation id="1396" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:72  %p_Val2_658_0_3 = mul nsw i64 %OP2_V_0_3, %OP1_V_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_3"/></StgValue>
</operation>

<operation id="1397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:73  %tmp_1679_0_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_3"/></StgValue>
</operation>

<operation id="1398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:74  %tmp_1679_0_3_cast = sext i48 %tmp_1679_0_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_3_cast"/></StgValue>
</operation>

<operation id="1399" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:75  %p_Val2_659_0_3 = add i64 %p_Val2_658_0_3, %tmp_1679_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_3"/></StgValue>
</operation>

<operation id="1400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:76  %tmp_1728 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1728"/></StgValue>
</operation>

<operation id="1401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:79  %tmp_1730 = trunc i64 %p_Val2_658_0_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_1730"/></StgValue>
</operation>

<operation id="1402" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:80  %tmp_771 = or i1 %tmp_1730, %tmp_1728

]]></Node>
<StgValue><ssdm name="tmp_771"/></StgValue>
</operation>

<operation id="1403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:81  %tmp_772 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_772"/></StgValue>
</operation>

<operation id="1404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:82  %tmp_773 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_772, i1 %tmp_771)

]]></Node>
<StgValue><ssdm name="tmp_773"/></StgValue>
</operation>

<operation id="1405" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:83  %tmp_1686_0_3 = icmp ne i15 %tmp_773, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_3"/></StgValue>
</operation>

<operation id="1406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:87  %OP1_V_0_4 = sext i32 %BlockBuffer_val_0_V_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_4"/></StgValue>
</operation>

<operation id="1407" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:88  %p_Val2_658_0_4 = mul nsw i64 %OP2_V_0_4, %OP1_V_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:77  %p_Val2_660_0_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_3"/></StgValue>
</operation>

<operation id="1409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:78  %tmp_1729 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1729"/></StgValue>
</operation>

<operation id="1410" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:84  %qb_assign_2_0_3 = and i1 %tmp_1686_0_3, %tmp_1729

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_3"/></StgValue>
</operation>

<operation id="1411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:85  %tmp_1687_0_3 = zext i1 %qb_assign_2_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_3"/></StgValue>
</operation>

<operation id="1412" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:86  %p_Val2_662_0_3 = add nsw i32 %p_Val2_660_0_3, %tmp_1687_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_3"/></StgValue>
</operation>

<operation id="1413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:89  %tmp_1679_0_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_4"/></StgValue>
</operation>

<operation id="1414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:90  %tmp_1679_0_4_cast = sext i48 %tmp_1679_0_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_4_cast"/></StgValue>
</operation>

<operation id="1415" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:91  %p_Val2_659_0_4 = add i64 %p_Val2_658_0_4, %tmp_1679_0_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_4"/></StgValue>
</operation>

<operation id="1416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:92  %tmp_1731 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1731"/></StgValue>
</operation>

<operation id="1417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:93  %p_Val2_660_0_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_4"/></StgValue>
</operation>

<operation id="1418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:94  %tmp_1732 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1732"/></StgValue>
</operation>

<operation id="1419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:95  %tmp_1733 = trunc i64 %p_Val2_658_0_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_1733"/></StgValue>
</operation>

<operation id="1420" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:96  %tmp_775 = or i1 %tmp_1733, %tmp_1731

]]></Node>
<StgValue><ssdm name="tmp_775"/></StgValue>
</operation>

<operation id="1421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:97  %tmp_776 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_776"/></StgValue>
</operation>

<operation id="1422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:98  %tmp_777 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_776, i1 %tmp_775)

]]></Node>
<StgValue><ssdm name="tmp_777"/></StgValue>
</operation>

<operation id="1423" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:99  %tmp_1686_0_4 = icmp ne i15 %tmp_777, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_4"/></StgValue>
</operation>

<operation id="1424" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:100  %qb_assign_2_0_4 = and i1 %tmp_1686_0_4, %tmp_1732

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_4"/></StgValue>
</operation>

<operation id="1425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:101  %tmp_1687_0_4 = zext i1 %qb_assign_2_0_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_4"/></StgValue>
</operation>

<operation id="1426" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:102  %p_Val2_662_0_4 = add nsw i32 %p_Val2_660_0_4, %tmp_1687_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_4"/></StgValue>
</operation>

<operation id="1427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:103  %OP1_V_0_5 = sext i32 %BlockBuffer_val_0_V_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_5"/></StgValue>
</operation>

<operation id="1428" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:104  %p_Val2_658_0_5 = mul nsw i64 %OP2_V_0_5, %OP1_V_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_5"/></StgValue>
</operation>

<operation id="1429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:105  %tmp_1679_0_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_5"/></StgValue>
</operation>

<operation id="1430" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:106  %tmp_1679_0_5_cast = sext i48 %tmp_1679_0_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_5_cast"/></StgValue>
</operation>

<operation id="1431" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:107  %p_Val2_659_0_5 = add i64 %p_Val2_658_0_5, %tmp_1679_0_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_5"/></StgValue>
</operation>

<operation id="1432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:119  %OP1_V_0_6 = sext i32 %BlockBuffer_val_0_V_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_6"/></StgValue>
</operation>

<operation id="1433" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:120  %p_Val2_658_0_6 = mul nsw i64 %OP2_V_0_6, %OP1_V_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:108  %tmp_1734 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1734"/></StgValue>
</operation>

<operation id="1435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:109  %p_Val2_660_0_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_5"/></StgValue>
</operation>

<operation id="1436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:110  %tmp_1735 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1735"/></StgValue>
</operation>

<operation id="1437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:111  %tmp_1736 = trunc i64 %p_Val2_658_0_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_1736"/></StgValue>
</operation>

<operation id="1438" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:112  %tmp_779 = or i1 %tmp_1736, %tmp_1734

]]></Node>
<StgValue><ssdm name="tmp_779"/></StgValue>
</operation>

<operation id="1439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:113  %tmp_780 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_780"/></StgValue>
</operation>

<operation id="1440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:114  %tmp_781 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_780, i1 %tmp_779)

]]></Node>
<StgValue><ssdm name="tmp_781"/></StgValue>
</operation>

<operation id="1441" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:115  %tmp_1686_0_5 = icmp ne i15 %tmp_781, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_5"/></StgValue>
</operation>

<operation id="1442" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:116  %qb_assign_2_0_5 = and i1 %tmp_1686_0_5, %tmp_1735

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_5"/></StgValue>
</operation>

<operation id="1443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:117  %tmp_1687_0_5 = zext i1 %qb_assign_2_0_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_5"/></StgValue>
</operation>

<operation id="1444" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:118  %p_Val2_662_0_5 = add nsw i32 %p_Val2_660_0_5, %tmp_1687_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_5"/></StgValue>
</operation>

<operation id="1445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:121  %tmp_1679_0_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_6"/></StgValue>
</operation>

<operation id="1446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:122  %tmp_1679_0_6_cast = sext i48 %tmp_1679_0_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_6_cast"/></StgValue>
</operation>

<operation id="1447" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:123  %p_Val2_659_0_6 = add i64 %p_Val2_658_0_6, %tmp_1679_0_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_6"/></StgValue>
</operation>

<operation id="1448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:124  %tmp_1737 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1737"/></StgValue>
</operation>

<operation id="1449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:125  %p_Val2_660_0_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_6"/></StgValue>
</operation>

<operation id="1450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:126  %tmp_1738 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1738"/></StgValue>
</operation>

<operation id="1451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:127  %tmp_1739 = trunc i64 %p_Val2_658_0_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_1739"/></StgValue>
</operation>

<operation id="1452" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:128  %tmp_783 = or i1 %tmp_1739, %tmp_1737

]]></Node>
<StgValue><ssdm name="tmp_783"/></StgValue>
</operation>

<operation id="1453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:129  %tmp_784 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_784"/></StgValue>
</operation>

<operation id="1454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:130  %tmp_785 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_784, i1 %tmp_783)

]]></Node>
<StgValue><ssdm name="tmp_785"/></StgValue>
</operation>

<operation id="1455" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:131  %tmp_1686_0_6 = icmp ne i15 %tmp_785, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_6"/></StgValue>
</operation>

<operation id="1456" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:132  %qb_assign_2_0_6 = and i1 %tmp_1686_0_6, %tmp_1738

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_6"/></StgValue>
</operation>

<operation id="1457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:133  %tmp_1687_0_6 = zext i1 %qb_assign_2_0_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_6"/></StgValue>
</operation>

<operation id="1458" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:134  %p_Val2_662_0_6 = add nsw i32 %p_Val2_660_0_6, %tmp_1687_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_6"/></StgValue>
</operation>

<operation id="1459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:135  %OP1_V_0_7 = sext i32 %BlockBuffer_val_0_V_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_7"/></StgValue>
</operation>

<operation id="1460" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:136  %p_Val2_658_0_7 = mul nsw i64 %OP2_V_0_7, %OP1_V_0_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1461" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:137  %tmp_1679_0_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_7"/></StgValue>
</operation>

<operation id="1462" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:138  %tmp_1679_0_7_cast = sext i48 %tmp_1679_0_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_7_cast"/></StgValue>
</operation>

<operation id="1463" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:139  %p_Val2_659_0_7 = add i64 %p_Val2_658_0_7, %tmp_1679_0_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_7"/></StgValue>
</operation>

<operation id="1464" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:140  %tmp_1740 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1740"/></StgValue>
</operation>

<operation id="1465" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:141  %p_Val2_660_0_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_7"/></StgValue>
</operation>

<operation id="1466" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:142  %tmp_1741 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1741"/></StgValue>
</operation>

<operation id="1467" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:143  %tmp_1742 = trunc i64 %p_Val2_658_0_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_1742"/></StgValue>
</operation>

<operation id="1468" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:144  %tmp_787 = or i1 %tmp_1742, %tmp_1740

]]></Node>
<StgValue><ssdm name="tmp_787"/></StgValue>
</operation>

<operation id="1469" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:145  %tmp_788 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_788"/></StgValue>
</operation>

<operation id="1470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:146  %tmp_789 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_788, i1 %tmp_787)

]]></Node>
<StgValue><ssdm name="tmp_789"/></StgValue>
</operation>

<operation id="1471" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:147  %tmp_1686_0_7 = icmp ne i15 %tmp_789, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_7"/></StgValue>
</operation>

<operation id="1472" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:148  %qb_assign_2_0_7 = and i1 %tmp_1686_0_7, %tmp_1741

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_7"/></StgValue>
</operation>

<operation id="1473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:149  %tmp_1687_0_7 = zext i1 %qb_assign_2_0_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_7"/></StgValue>
</operation>

<operation id="1474" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:150  %p_Val2_662_0_7 = add nsw i32 %p_Val2_660_0_7, %tmp_1687_0_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_7"/></StgValue>
</operation>

<operation id="1475" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:151  %OP1_V_0_8 = sext i32 %BlockBuffer_val_0_V_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_8"/></StgValue>
</operation>

<operation id="1476" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:152  %p_Val2_658_0_8 = mul nsw i64 %OP2_V_0_8, %OP1_V_0_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_8"/></StgValue>
</operation>

<operation id="1477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:153  %tmp_1679_0_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_8"/></StgValue>
</operation>

<operation id="1478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:154  %tmp_1679_0_8_cast = sext i48 %tmp_1679_0_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_8_cast"/></StgValue>
</operation>

<operation id="1479" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:155  %p_Val2_659_0_8 = add i64 %p_Val2_658_0_8, %tmp_1679_0_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_8"/></StgValue>
</operation>

<operation id="1480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:156  %tmp_1743 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1743"/></StgValue>
</operation>

<operation id="1481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:159  %tmp_1745 = trunc i64 %p_Val2_658_0_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_1745"/></StgValue>
</operation>

<operation id="1482" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:160  %tmp_791 = or i1 %tmp_1745, %tmp_1743

]]></Node>
<StgValue><ssdm name="tmp_791"/></StgValue>
</operation>

<operation id="1483" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:161  %tmp_792 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_792"/></StgValue>
</operation>

<operation id="1484" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:162  %tmp_793 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_792, i1 %tmp_791)

]]></Node>
<StgValue><ssdm name="tmp_793"/></StgValue>
</operation>

<operation id="1485" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:163  %tmp_1686_0_8 = icmp ne i15 %tmp_793, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_8"/></StgValue>
</operation>

<operation id="1486" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:167  %OP1_V_0_9 = sext i32 %BlockBuffer_val_0_V_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_9"/></StgValue>
</operation>

<operation id="1487" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:168  %p_Val2_658_0_9 = mul nsw i64 %OP2_V_0_9, %OP1_V_0_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1488" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:157  %p_Val2_660_0_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_8"/></StgValue>
</operation>

<operation id="1489" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:158  %tmp_1744 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1744"/></StgValue>
</operation>

<operation id="1490" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:164  %qb_assign_2_0_8 = and i1 %tmp_1686_0_8, %tmp_1744

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_8"/></StgValue>
</operation>

<operation id="1491" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:165  %tmp_1687_0_8 = zext i1 %qb_assign_2_0_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_8"/></StgValue>
</operation>

<operation id="1492" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:166  %p_Val2_662_0_8 = add nsw i32 %p_Val2_660_0_8, %tmp_1687_0_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_8"/></StgValue>
</operation>

<operation id="1493" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:169  %tmp_1679_0_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_9"/></StgValue>
</operation>

<operation id="1494" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:170  %tmp_1679_0_9_cast = sext i48 %tmp_1679_0_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_9_cast"/></StgValue>
</operation>

<operation id="1495" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:171  %p_Val2_659_0_9 = add i64 %p_Val2_658_0_9, %tmp_1679_0_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_9"/></StgValue>
</operation>

<operation id="1496" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:172  %tmp_1746 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1746"/></StgValue>
</operation>

<operation id="1497" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:173  %p_Val2_660_0_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_9"/></StgValue>
</operation>

<operation id="1498" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:174  %tmp_1747 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1747"/></StgValue>
</operation>

<operation id="1499" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:175  %tmp_1748 = trunc i64 %p_Val2_658_0_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_1748"/></StgValue>
</operation>

<operation id="1500" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:176  %tmp_795 = or i1 %tmp_1748, %tmp_1746

]]></Node>
<StgValue><ssdm name="tmp_795"/></StgValue>
</operation>

<operation id="1501" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:177  %tmp_796 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_796"/></StgValue>
</operation>

<operation id="1502" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:178  %tmp_797 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_796, i1 %tmp_795)

]]></Node>
<StgValue><ssdm name="tmp_797"/></StgValue>
</operation>

<operation id="1503" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:179  %tmp_1686_0_9 = icmp ne i15 %tmp_797, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_9"/></StgValue>
</operation>

<operation id="1504" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:180  %qb_assign_2_0_9 = and i1 %tmp_1686_0_9, %tmp_1747

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_9"/></StgValue>
</operation>

<operation id="1505" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:181  %tmp_1687_0_9 = zext i1 %qb_assign_2_0_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_9"/></StgValue>
</operation>

<operation id="1506" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:182  %p_Val2_662_0_9 = add nsw i32 %p_Val2_660_0_9, %tmp_1687_0_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_9"/></StgValue>
</operation>

<operation id="1507" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:183  %OP1_V_0_10 = sext i32 %BlockBuffer_val_0_V_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_10"/></StgValue>
</operation>

<operation id="1508" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:184  %p_Val2_658_0_s = mul nsw i64 %OP2_V_0_s, %OP1_V_0_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_s"/></StgValue>
</operation>

<operation id="1509" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:185  %tmp_1679_0_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_s"/></StgValue>
</operation>

<operation id="1510" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:186  %tmp_1679_0_cast = sext i48 %tmp_1679_0_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_cast"/></StgValue>
</operation>

<operation id="1511" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:187  %p_Val2_659_0_s = add i64 %p_Val2_658_0_s, %tmp_1679_0_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_s"/></StgValue>
</operation>

<operation id="1512" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:199  %OP1_V_0_11 = sext i32 %BlockBuffer_val_0_V_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_11"/></StgValue>
</operation>

<operation id="1513" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:200  %p_Val2_658_0_10 = mul nsw i64 %OP2_V_0_10, %OP1_V_0_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_10"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1514" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:188  %tmp_1749 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1749"/></StgValue>
</operation>

<operation id="1515" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:189  %p_Val2_660_0_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_s"/></StgValue>
</operation>

<operation id="1516" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:190  %tmp_1750 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1750"/></StgValue>
</operation>

<operation id="1517" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:191  %tmp_1751 = trunc i64 %p_Val2_658_0_s to i1

]]></Node>
<StgValue><ssdm name="tmp_1751"/></StgValue>
</operation>

<operation id="1518" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:192  %tmp_799 = or i1 %tmp_1751, %tmp_1749

]]></Node>
<StgValue><ssdm name="tmp_799"/></StgValue>
</operation>

<operation id="1519" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:193  %tmp_800 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>

<operation id="1520" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:194  %tmp_801 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_800, i1 %tmp_799)

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="1521" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:195  %tmp_1686_0_s = icmp ne i15 %tmp_801, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_s"/></StgValue>
</operation>

<operation id="1522" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:196  %qb_assign_2_0_s = and i1 %tmp_1686_0_s, %tmp_1750

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_s"/></StgValue>
</operation>

<operation id="1523" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:197  %tmp_1687_0_s = zext i1 %qb_assign_2_0_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_s"/></StgValue>
</operation>

<operation id="1524" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:198  %p_Val2_662_0_s = add nsw i32 %p_Val2_660_0_s, %tmp_1687_0_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_s"/></StgValue>
</operation>

<operation id="1525" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:201  %tmp_1679_0_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_10"/></StgValue>
</operation>

<operation id="1526" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:202  %tmp_1679_0_10_cast = sext i48 %tmp_1679_0_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_10_cast"/></StgValue>
</operation>

<operation id="1527" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:203  %p_Val2_659_0_10 = add i64 %p_Val2_658_0_10, %tmp_1679_0_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_10"/></StgValue>
</operation>

<operation id="1528" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:204  %tmp_1752 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1752"/></StgValue>
</operation>

<operation id="1529" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:205  %p_Val2_660_0_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_10"/></StgValue>
</operation>

<operation id="1530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:206  %tmp_1753 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1753"/></StgValue>
</operation>

<operation id="1531" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:207  %tmp_1754 = trunc i64 %p_Val2_658_0_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_1754"/></StgValue>
</operation>

<operation id="1532" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:208  %tmp_803 = or i1 %tmp_1754, %tmp_1752

]]></Node>
<StgValue><ssdm name="tmp_803"/></StgValue>
</operation>

<operation id="1533" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:209  %tmp_804 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_804"/></StgValue>
</operation>

<operation id="1534" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:210  %tmp_805 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_804, i1 %tmp_803)

]]></Node>
<StgValue><ssdm name="tmp_805"/></StgValue>
</operation>

<operation id="1535" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:211  %tmp_1686_0_10 = icmp ne i15 %tmp_805, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_10"/></StgValue>
</operation>

<operation id="1536" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:212  %qb_assign_2_0_10 = and i1 %tmp_1686_0_10, %tmp_1753

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_10"/></StgValue>
</operation>

<operation id="1537" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:213  %tmp_1687_0_10 = zext i1 %qb_assign_2_0_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_10"/></StgValue>
</operation>

<operation id="1538" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:214  %p_Val2_662_0_10 = add nsw i32 %p_Val2_660_0_10, %tmp_1687_0_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_10"/></StgValue>
</operation>

<operation id="1539" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:215  %OP1_V_0_12 = sext i32 %BlockBuffer_val_0_V_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_12"/></StgValue>
</operation>

<operation id="1540" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:216  %p_Val2_658_0_11 = mul nsw i64 %OP2_V_0_11, %OP1_V_0_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1541" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:217  %tmp_1679_0_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_11"/></StgValue>
</operation>

<operation id="1542" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:218  %tmp_1679_0_11_cast = sext i48 %tmp_1679_0_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_11_cast"/></StgValue>
</operation>

<operation id="1543" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:219  %p_Val2_659_0_11 = add i64 %p_Val2_658_0_11, %tmp_1679_0_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_11"/></StgValue>
</operation>

<operation id="1544" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:220  %tmp_1755 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1755"/></StgValue>
</operation>

<operation id="1545" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:221  %p_Val2_660_0_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_11"/></StgValue>
</operation>

<operation id="1546" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:222  %tmp_1756 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1756"/></StgValue>
</operation>

<operation id="1547" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:223  %tmp_1757 = trunc i64 %p_Val2_658_0_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_1757"/></StgValue>
</operation>

<operation id="1548" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:224  %tmp_807 = or i1 %tmp_1757, %tmp_1755

]]></Node>
<StgValue><ssdm name="tmp_807"/></StgValue>
</operation>

<operation id="1549" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:225  %tmp_808 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>

<operation id="1550" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:226  %tmp_809 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_808, i1 %tmp_807)

]]></Node>
<StgValue><ssdm name="tmp_809"/></StgValue>
</operation>

<operation id="1551" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:227  %tmp_1686_0_11 = icmp ne i15 %tmp_809, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_11"/></StgValue>
</operation>

<operation id="1552" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:228  %qb_assign_2_0_11 = and i1 %tmp_1686_0_11, %tmp_1756

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_11"/></StgValue>
</operation>

<operation id="1553" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:229  %tmp_1687_0_11 = zext i1 %qb_assign_2_0_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_11"/></StgValue>
</operation>

<operation id="1554" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:230  %p_Val2_662_0_11 = add nsw i32 %p_Val2_660_0_11, %tmp_1687_0_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_11"/></StgValue>
</operation>

<operation id="1555" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:231  %OP1_V_0_13 = sext i32 %BlockBuffer_val_0_V_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_13"/></StgValue>
</operation>

<operation id="1556" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:232  %p_Val2_658_0_12 = mul nsw i64 %OP2_V_0_12, %OP1_V_0_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_12"/></StgValue>
</operation>

<operation id="1557" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:233  %tmp_1679_0_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_12"/></StgValue>
</operation>

<operation id="1558" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:234  %tmp_1679_0_12_cast = sext i48 %tmp_1679_0_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_12_cast"/></StgValue>
</operation>

<operation id="1559" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:235  %p_Val2_659_0_12 = add i64 %p_Val2_658_0_12, %tmp_1679_0_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_12"/></StgValue>
</operation>

<operation id="1560" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:236  %tmp_1758 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1758"/></StgValue>
</operation>

<operation id="1561" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:239  %tmp_1760 = trunc i64 %p_Val2_658_0_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_1760"/></StgValue>
</operation>

<operation id="1562" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:240  %tmp_811 = or i1 %tmp_1760, %tmp_1758

]]></Node>
<StgValue><ssdm name="tmp_811"/></StgValue>
</operation>

<operation id="1563" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:241  %tmp_812 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_812"/></StgValue>
</operation>

<operation id="1564" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:242  %tmp_813 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_812, i1 %tmp_811)

]]></Node>
<StgValue><ssdm name="tmp_813"/></StgValue>
</operation>

<operation id="1565" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:243  %tmp_1686_0_12 = icmp ne i15 %tmp_813, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_12"/></StgValue>
</operation>

<operation id="1566" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:247  %OP1_V_0_s = sext i32 %BlockBuffer_val_0_V_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_0_s"/></StgValue>
</operation>

<operation id="1567" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:248  %p_Val2_658_0_13 = mul nsw i64 %OP2_V_0_13, %OP1_V_0_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_0_13"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1568" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1  %BlockBuffer_val_1_V_28 = load i32* %BlockBuffer_val_1_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_28"/></StgValue>
</operation>

<operation id="1569" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:237  %p_Val2_660_0_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_12"/></StgValue>
</operation>

<operation id="1570" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:238  %tmp_1759 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1759"/></StgValue>
</operation>

<operation id="1571" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:244  %qb_assign_2_0_12 = and i1 %tmp_1686_0_12, %tmp_1759

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_12"/></StgValue>
</operation>

<operation id="1572" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:245  %tmp_1687_0_12 = zext i1 %qb_assign_2_0_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_12"/></StgValue>
</operation>

<operation id="1573" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:246  %p_Val2_662_0_12 = add nsw i32 %p_Val2_660_0_12, %tmp_1687_0_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_12"/></StgValue>
</operation>

<operation id="1574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:249  %tmp_1679_0_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_0_13"/></StgValue>
</operation>

<operation id="1575" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:250  %tmp_1679_0_13_cast = sext i48 %tmp_1679_0_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_0_13_cast"/></StgValue>
</operation>

<operation id="1576" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:251  %p_Val2_659_0_13 = add i64 %p_Val2_658_0_13, %tmp_1679_0_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_0_13"/></StgValue>
</operation>

<operation id="1577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:252  %tmp_1761 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_0_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1761"/></StgValue>
</operation>

<operation id="1578" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:253  %p_Val2_660_0_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_0_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_0_13"/></StgValue>
</operation>

<operation id="1579" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:254  %tmp_1762 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_0_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1762"/></StgValue>
</operation>

<operation id="1580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:255  %tmp_1763 = trunc i64 %p_Val2_658_0_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_1763"/></StgValue>
</operation>

<operation id="1581" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:256  %tmp_815 = or i1 %tmp_1763, %tmp_1761

]]></Node>
<StgValue><ssdm name="tmp_815"/></StgValue>
</operation>

<operation id="1582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:257  %tmp_816 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_0_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_816"/></StgValue>
</operation>

<operation id="1583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:258  %tmp_817 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_816, i1 %tmp_815)

]]></Node>
<StgValue><ssdm name="tmp_817"/></StgValue>
</operation>

<operation id="1584" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:259  %tmp_1686_0_13 = icmp ne i15 %tmp_817, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_0_13"/></StgValue>
</operation>

<operation id="1585" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:260  %qb_assign_2_0_13 = and i1 %tmp_1686_0_13, %tmp_1762

]]></Node>
<StgValue><ssdm name="qb_assign_2_0_13"/></StgValue>
</operation>

<operation id="1586" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:261  %tmp_1687_0_13 = zext i1 %qb_assign_2_0_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_0_13"/></StgValue>
</operation>

<operation id="1587" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:262  %p_Val2_662_0_13 = add nsw i32 %p_Val2_660_0_13, %tmp_1687_0_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_0_13"/></StgValue>
</operation>

<operation id="1588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:263  %OP1_V_1 = sext i32 %BlockBuffer_val_1_V_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="1589" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:264  %p_Val2_658_1 = mul nsw i64 %OP2_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_1"/></StgValue>
</operation>

<operation id="1590" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:265  %tmp_1679_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_0_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1"/></StgValue>
</operation>

<operation id="1591" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:266  %tmp_1679_1_cast = sext i48 %tmp_1679_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_cast"/></StgValue>
</operation>

<operation id="1592" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:267  %p_Val2_659_1 = add i64 %p_Val2_658_1, %tmp_1679_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1"/></StgValue>
</operation>

<operation id="1593" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:279  %OP1_V_1_1 = sext i32 %BlockBuffer_val_1_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_1"/></StgValue>
</operation>

<operation id="1594" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:280  %p_Val2_658_1_1 = mul nsw i64 %OP2_V_1_1, %OP1_V_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_1"/></StgValue>
</operation>

<operation id="1595" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5063" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:207  store i32 %BlockBuffer_val_1_V_14, i32* %BlockBuffer_val_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1596" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:268  %tmp_1764 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1764"/></StgValue>
</operation>

<operation id="1597" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:269  %p_Val2_660_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1"/></StgValue>
</operation>

<operation id="1598" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:270  %tmp_1765 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1765"/></StgValue>
</operation>

<operation id="1599" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:271  %tmp_1766 = trunc i64 %p_Val2_658_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_1766"/></StgValue>
</operation>

<operation id="1600" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:272  %tmp_819 = or i1 %tmp_1766, %tmp_1764

]]></Node>
<StgValue><ssdm name="tmp_819"/></StgValue>
</operation>

<operation id="1601" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:273  %tmp_820 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_820"/></StgValue>
</operation>

<operation id="1602" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:274  %tmp_821 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_820, i1 %tmp_819)

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="1603" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:275  %tmp_1686_1 = icmp ne i15 %tmp_821, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1"/></StgValue>
</operation>

<operation id="1604" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:276  %qb_assign_2_1 = and i1 %tmp_1686_1, %tmp_1765

]]></Node>
<StgValue><ssdm name="qb_assign_2_1"/></StgValue>
</operation>

<operation id="1605" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:277  %tmp_1687_1 = zext i1 %qb_assign_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1"/></StgValue>
</operation>

<operation id="1606" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:278  %p_Val2_662_1 = add nsw i32 %p_Val2_660_1, %tmp_1687_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_1"/></StgValue>
</operation>

<operation id="1607" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:281  %tmp_1679_1_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_1"/></StgValue>
</operation>

<operation id="1608" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:282  %tmp_1679_1_1_cast = sext i48 %tmp_1679_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_1_cast"/></StgValue>
</operation>

<operation id="1609" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:283  %p_Val2_659_1_1 = add i64 %p_Val2_658_1_1, %tmp_1679_1_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_1"/></StgValue>
</operation>

<operation id="1610" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:284  %tmp_1767 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1767"/></StgValue>
</operation>

<operation id="1611" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:285  %p_Val2_660_1_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_1"/></StgValue>
</operation>

<operation id="1612" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:286  %tmp_1768 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1768"/></StgValue>
</operation>

<operation id="1613" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:287  %tmp_1769 = trunc i64 %p_Val2_658_1_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_1769"/></StgValue>
</operation>

<operation id="1614" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:288  %tmp_823 = or i1 %tmp_1769, %tmp_1767

]]></Node>
<StgValue><ssdm name="tmp_823"/></StgValue>
</operation>

<operation id="1615" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:289  %tmp_824 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="1616" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:290  %tmp_825 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_824, i1 %tmp_823)

]]></Node>
<StgValue><ssdm name="tmp_825"/></StgValue>
</operation>

<operation id="1617" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:291  %tmp_1686_1_1 = icmp ne i15 %tmp_825, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_1"/></StgValue>
</operation>

<operation id="1618" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:292  %qb_assign_2_1_1 = and i1 %tmp_1686_1_1, %tmp_1768

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_1"/></StgValue>
</operation>

<operation id="1619" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:293  %tmp_1687_1_1 = zext i1 %qb_assign_2_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_1"/></StgValue>
</operation>

<operation id="1620" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:294  %p_Val2_662_1_1 = add nsw i32 %p_Val2_660_1_1, %tmp_1687_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_1"/></StgValue>
</operation>

<operation id="1621" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:295  %OP1_V_1_2 = sext i32 %BlockBuffer_val_1_V_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_2"/></StgValue>
</operation>

<operation id="1622" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:296  %p_Val2_658_1_2 = mul nsw i64 %OP2_V_1_2, %OP1_V_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1623" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:297  %tmp_1679_1_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_2"/></StgValue>
</operation>

<operation id="1624" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:298  %tmp_1679_1_2_cast = sext i48 %tmp_1679_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_2_cast"/></StgValue>
</operation>

<operation id="1625" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:299  %p_Val2_659_1_2 = add i64 %p_Val2_658_1_2, %tmp_1679_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_2"/></StgValue>
</operation>

<operation id="1626" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:300  %tmp_1770 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1770"/></StgValue>
</operation>

<operation id="1627" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:301  %p_Val2_660_1_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_2"/></StgValue>
</operation>

<operation id="1628" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:302  %tmp_1771 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1771"/></StgValue>
</operation>

<operation id="1629" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:303  %tmp_1772 = trunc i64 %p_Val2_658_1_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_1772"/></StgValue>
</operation>

<operation id="1630" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:304  %tmp_827 = or i1 %tmp_1772, %tmp_1770

]]></Node>
<StgValue><ssdm name="tmp_827"/></StgValue>
</operation>

<operation id="1631" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:305  %tmp_828 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_828"/></StgValue>
</operation>

<operation id="1632" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:306  %tmp_829 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_828, i1 %tmp_827)

]]></Node>
<StgValue><ssdm name="tmp_829"/></StgValue>
</operation>

<operation id="1633" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:307  %tmp_1686_1_2 = icmp ne i15 %tmp_829, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_2"/></StgValue>
</operation>

<operation id="1634" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:308  %qb_assign_2_1_2 = and i1 %tmp_1686_1_2, %tmp_1771

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_2"/></StgValue>
</operation>

<operation id="1635" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:309  %tmp_1687_1_2 = zext i1 %qb_assign_2_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_2"/></StgValue>
</operation>

<operation id="1636" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:310  %p_Val2_662_1_2 = add nsw i32 %p_Val2_660_1_2, %tmp_1687_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_2"/></StgValue>
</operation>

<operation id="1637" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:311  %OP1_V_1_3 = sext i32 %BlockBuffer_val_1_V_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_3"/></StgValue>
</operation>

<operation id="1638" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:312  %p_Val2_658_1_3 = mul nsw i64 %OP2_V_1_3, %OP1_V_1_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_3"/></StgValue>
</operation>

<operation id="1639" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:313  %tmp_1679_1_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_3"/></StgValue>
</operation>

<operation id="1640" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:314  %tmp_1679_1_3_cast = sext i48 %tmp_1679_1_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_3_cast"/></StgValue>
</operation>

<operation id="1641" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:315  %p_Val2_659_1_3 = add i64 %p_Val2_658_1_3, %tmp_1679_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_3"/></StgValue>
</operation>

<operation id="1642" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:316  %tmp_1773 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1773"/></StgValue>
</operation>

<operation id="1643" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:319  %tmp_1775 = trunc i64 %p_Val2_658_1_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_1775"/></StgValue>
</operation>

<operation id="1644" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:320  %tmp_831 = or i1 %tmp_1775, %tmp_1773

]]></Node>
<StgValue><ssdm name="tmp_831"/></StgValue>
</operation>

<operation id="1645" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:321  %tmp_832 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_832"/></StgValue>
</operation>

<operation id="1646" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:322  %tmp_833 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_832, i1 %tmp_831)

]]></Node>
<StgValue><ssdm name="tmp_833"/></StgValue>
</operation>

<operation id="1647" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:323  %tmp_1686_1_3 = icmp ne i15 %tmp_833, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_3"/></StgValue>
</operation>

<operation id="1648" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:327  %OP1_V_1_4 = sext i32 %BlockBuffer_val_1_V_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_4"/></StgValue>
</operation>

<operation id="1649" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:328  %p_Val2_658_1_4 = mul nsw i64 %OP2_V_1_4, %OP1_V_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1650" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:317  %p_Val2_660_1_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_3"/></StgValue>
</operation>

<operation id="1651" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:318  %tmp_1774 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1774"/></StgValue>
</operation>

<operation id="1652" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:324  %qb_assign_2_1_3 = and i1 %tmp_1686_1_3, %tmp_1774

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_3"/></StgValue>
</operation>

<operation id="1653" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:325  %tmp_1687_1_3 = zext i1 %qb_assign_2_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_3"/></StgValue>
</operation>

<operation id="1654" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:326  %p_Val2_662_1_3 = add nsw i32 %p_Val2_660_1_3, %tmp_1687_1_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_3"/></StgValue>
</operation>

<operation id="1655" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:329  %tmp_1679_1_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_4"/></StgValue>
</operation>

<operation id="1656" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:330  %tmp_1679_1_4_cast = sext i48 %tmp_1679_1_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_4_cast"/></StgValue>
</operation>

<operation id="1657" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:331  %p_Val2_659_1_4 = add i64 %p_Val2_658_1_4, %tmp_1679_1_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_4"/></StgValue>
</operation>

<operation id="1658" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:332  %tmp_1776 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1776"/></StgValue>
</operation>

<operation id="1659" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:333  %p_Val2_660_1_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_4"/></StgValue>
</operation>

<operation id="1660" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:334  %tmp_1777 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1777"/></StgValue>
</operation>

<operation id="1661" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:335  %tmp_1778 = trunc i64 %p_Val2_658_1_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_1778"/></StgValue>
</operation>

<operation id="1662" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:336  %tmp_835 = or i1 %tmp_1778, %tmp_1776

]]></Node>
<StgValue><ssdm name="tmp_835"/></StgValue>
</operation>

<operation id="1663" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:337  %tmp_836 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>

<operation id="1664" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:338  %tmp_837 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_836, i1 %tmp_835)

]]></Node>
<StgValue><ssdm name="tmp_837"/></StgValue>
</operation>

<operation id="1665" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:339  %tmp_1686_1_4 = icmp ne i15 %tmp_837, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_4"/></StgValue>
</operation>

<operation id="1666" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:340  %qb_assign_2_1_4 = and i1 %tmp_1686_1_4, %tmp_1777

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_4"/></StgValue>
</operation>

<operation id="1667" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:341  %tmp_1687_1_4 = zext i1 %qb_assign_2_1_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_4"/></StgValue>
</operation>

<operation id="1668" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:342  %p_Val2_662_1_4 = add nsw i32 %p_Val2_660_1_4, %tmp_1687_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_4"/></StgValue>
</operation>

<operation id="1669" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:343  %OP1_V_1_5 = sext i32 %BlockBuffer_val_1_V_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_5"/></StgValue>
</operation>

<operation id="1670" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:344  %p_Val2_658_1_5 = mul nsw i64 %OP2_V_1_5, %OP1_V_1_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_5"/></StgValue>
</operation>

<operation id="1671" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:345  %tmp_1679_1_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_5"/></StgValue>
</operation>

<operation id="1672" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:346  %tmp_1679_1_5_cast = sext i48 %tmp_1679_1_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_5_cast"/></StgValue>
</operation>

<operation id="1673" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:347  %p_Val2_659_1_5 = add i64 %p_Val2_658_1_5, %tmp_1679_1_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_5"/></StgValue>
</operation>

<operation id="1674" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:359  %OP1_V_1_6 = sext i32 %BlockBuffer_val_1_V_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_6"/></StgValue>
</operation>

<operation id="1675" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:360  %p_Val2_658_1_6 = mul nsw i64 %OP2_V_1_6, %OP1_V_1_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1676" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:348  %tmp_1779 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1779"/></StgValue>
</operation>

<operation id="1677" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:349  %p_Val2_660_1_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_5"/></StgValue>
</operation>

<operation id="1678" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:350  %tmp_1780 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1780"/></StgValue>
</operation>

<operation id="1679" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:351  %tmp_1781 = trunc i64 %p_Val2_658_1_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_1781"/></StgValue>
</operation>

<operation id="1680" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:352  %tmp_839 = or i1 %tmp_1781, %tmp_1779

]]></Node>
<StgValue><ssdm name="tmp_839"/></StgValue>
</operation>

<operation id="1681" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:353  %tmp_840 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_840"/></StgValue>
</operation>

<operation id="1682" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:354  %tmp_841 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_840, i1 %tmp_839)

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="1683" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:355  %tmp_1686_1_5 = icmp ne i15 %tmp_841, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_5"/></StgValue>
</operation>

<operation id="1684" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:356  %qb_assign_2_1_5 = and i1 %tmp_1686_1_5, %tmp_1780

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_5"/></StgValue>
</operation>

<operation id="1685" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:357  %tmp_1687_1_5 = zext i1 %qb_assign_2_1_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_5"/></StgValue>
</operation>

<operation id="1686" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:358  %p_Val2_662_1_5 = add nsw i32 %p_Val2_660_1_5, %tmp_1687_1_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_5"/></StgValue>
</operation>

<operation id="1687" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:361  %tmp_1679_1_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_6"/></StgValue>
</operation>

<operation id="1688" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:362  %tmp_1679_1_6_cast = sext i48 %tmp_1679_1_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_6_cast"/></StgValue>
</operation>

<operation id="1689" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:363  %p_Val2_659_1_6 = add i64 %p_Val2_658_1_6, %tmp_1679_1_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_6"/></StgValue>
</operation>

<operation id="1690" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:364  %tmp_1782 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1782"/></StgValue>
</operation>

<operation id="1691" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:365  %p_Val2_660_1_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_6"/></StgValue>
</operation>

<operation id="1692" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:366  %tmp_1783 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1783"/></StgValue>
</operation>

<operation id="1693" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:367  %tmp_1784 = trunc i64 %p_Val2_658_1_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_1784"/></StgValue>
</operation>

<operation id="1694" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:368  %tmp_843 = or i1 %tmp_1784, %tmp_1782

]]></Node>
<StgValue><ssdm name="tmp_843"/></StgValue>
</operation>

<operation id="1695" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:369  %tmp_844 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>

<operation id="1696" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:370  %tmp_845 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_844, i1 %tmp_843)

]]></Node>
<StgValue><ssdm name="tmp_845"/></StgValue>
</operation>

<operation id="1697" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:371  %tmp_1686_1_6 = icmp ne i15 %tmp_845, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_6"/></StgValue>
</operation>

<operation id="1698" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:372  %qb_assign_2_1_6 = and i1 %tmp_1686_1_6, %tmp_1783

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_6"/></StgValue>
</operation>

<operation id="1699" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:373  %tmp_1687_1_6 = zext i1 %qb_assign_2_1_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_6"/></StgValue>
</operation>

<operation id="1700" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:374  %p_Val2_662_1_6 = add nsw i32 %p_Val2_660_1_6, %tmp_1687_1_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_6"/></StgValue>
</operation>

<operation id="1701" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:375  %OP1_V_1_7 = sext i32 %BlockBuffer_val_1_V_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_7"/></StgValue>
</operation>

<operation id="1702" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:376  %p_Val2_658_1_7 = mul nsw i64 %OP2_V_1_7, %OP1_V_1_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1703" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:377  %tmp_1679_1_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_7"/></StgValue>
</operation>

<operation id="1704" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:378  %tmp_1679_1_7_cast = sext i48 %tmp_1679_1_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_7_cast"/></StgValue>
</operation>

<operation id="1705" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:379  %p_Val2_659_1_7 = add i64 %p_Val2_658_1_7, %tmp_1679_1_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_7"/></StgValue>
</operation>

<operation id="1706" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:380  %tmp_1785 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1785"/></StgValue>
</operation>

<operation id="1707" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:381  %p_Val2_660_1_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_7"/></StgValue>
</operation>

<operation id="1708" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:382  %tmp_1786 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1786"/></StgValue>
</operation>

<operation id="1709" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:383  %tmp_1787 = trunc i64 %p_Val2_658_1_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_1787"/></StgValue>
</operation>

<operation id="1710" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:384  %tmp_847 = or i1 %tmp_1787, %tmp_1785

]]></Node>
<StgValue><ssdm name="tmp_847"/></StgValue>
</operation>

<operation id="1711" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:385  %tmp_848 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_848"/></StgValue>
</operation>

<operation id="1712" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:386  %tmp_849 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_848, i1 %tmp_847)

]]></Node>
<StgValue><ssdm name="tmp_849"/></StgValue>
</operation>

<operation id="1713" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:387  %tmp_1686_1_7 = icmp ne i15 %tmp_849, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_7"/></StgValue>
</operation>

<operation id="1714" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:388  %qb_assign_2_1_7 = and i1 %tmp_1686_1_7, %tmp_1786

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_7"/></StgValue>
</operation>

<operation id="1715" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:389  %tmp_1687_1_7 = zext i1 %qb_assign_2_1_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_7"/></StgValue>
</operation>

<operation id="1716" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:390  %p_Val2_662_1_7 = add nsw i32 %p_Val2_660_1_7, %tmp_1687_1_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_7"/></StgValue>
</operation>

<operation id="1717" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:391  %OP1_V_1_8 = sext i32 %BlockBuffer_val_1_V_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_8"/></StgValue>
</operation>

<operation id="1718" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:392  %p_Val2_658_1_8 = mul nsw i64 %OP2_V_1_8, %OP1_V_1_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_8"/></StgValue>
</operation>

<operation id="1719" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:393  %tmp_1679_1_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_8"/></StgValue>
</operation>

<operation id="1720" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:394  %tmp_1679_1_8_cast = sext i48 %tmp_1679_1_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_8_cast"/></StgValue>
</operation>

<operation id="1721" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:395  %p_Val2_659_1_8 = add i64 %p_Val2_658_1_8, %tmp_1679_1_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_8"/></StgValue>
</operation>

<operation id="1722" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:396  %tmp_1788 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1788"/></StgValue>
</operation>

<operation id="1723" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:399  %tmp_1790 = trunc i64 %p_Val2_658_1_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_1790"/></StgValue>
</operation>

<operation id="1724" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:400  %tmp_851 = or i1 %tmp_1790, %tmp_1788

]]></Node>
<StgValue><ssdm name="tmp_851"/></StgValue>
</operation>

<operation id="1725" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:401  %tmp_852 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_852"/></StgValue>
</operation>

<operation id="1726" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:402  %tmp_853 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_852, i1 %tmp_851)

]]></Node>
<StgValue><ssdm name="tmp_853"/></StgValue>
</operation>

<operation id="1727" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:403  %tmp_1686_1_8 = icmp ne i15 %tmp_853, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_8"/></StgValue>
</operation>

<operation id="1728" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:407  %OP1_V_1_9 = sext i32 %BlockBuffer_val_1_V_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_9"/></StgValue>
</operation>

<operation id="1729" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:408  %p_Val2_658_1_9 = mul nsw i64 %OP2_V_1_9, %OP1_V_1_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1730" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:397  %p_Val2_660_1_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_8"/></StgValue>
</operation>

<operation id="1731" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:398  %tmp_1789 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1789"/></StgValue>
</operation>

<operation id="1732" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:404  %qb_assign_2_1_8 = and i1 %tmp_1686_1_8, %tmp_1789

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_8"/></StgValue>
</operation>

<operation id="1733" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:405  %tmp_1687_1_8 = zext i1 %qb_assign_2_1_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_8"/></StgValue>
</operation>

<operation id="1734" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:406  %p_Val2_662_1_8 = add nsw i32 %p_Val2_660_1_8, %tmp_1687_1_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_8"/></StgValue>
</operation>

<operation id="1735" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:409  %tmp_1679_1_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_9"/></StgValue>
</operation>

<operation id="1736" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:410  %tmp_1679_1_9_cast = sext i48 %tmp_1679_1_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_9_cast"/></StgValue>
</operation>

<operation id="1737" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:411  %p_Val2_659_1_9 = add i64 %p_Val2_658_1_9, %tmp_1679_1_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_9"/></StgValue>
</operation>

<operation id="1738" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:412  %tmp_1791 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1791"/></StgValue>
</operation>

<operation id="1739" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:413  %p_Val2_660_1_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_9"/></StgValue>
</operation>

<operation id="1740" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:414  %tmp_1792 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1792"/></StgValue>
</operation>

<operation id="1741" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:415  %tmp_1793 = trunc i64 %p_Val2_658_1_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_1793"/></StgValue>
</operation>

<operation id="1742" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:416  %tmp_855 = or i1 %tmp_1793, %tmp_1791

]]></Node>
<StgValue><ssdm name="tmp_855"/></StgValue>
</operation>

<operation id="1743" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:417  %tmp_856 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_856"/></StgValue>
</operation>

<operation id="1744" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:418  %tmp_857 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_856, i1 %tmp_855)

]]></Node>
<StgValue><ssdm name="tmp_857"/></StgValue>
</operation>

<operation id="1745" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:419  %tmp_1686_1_9 = icmp ne i15 %tmp_857, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_9"/></StgValue>
</operation>

<operation id="1746" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:420  %qb_assign_2_1_9 = and i1 %tmp_1686_1_9, %tmp_1792

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_9"/></StgValue>
</operation>

<operation id="1747" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:421  %tmp_1687_1_9 = zext i1 %qb_assign_2_1_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_9"/></StgValue>
</operation>

<operation id="1748" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:422  %p_Val2_662_1_9 = add nsw i32 %p_Val2_660_1_9, %tmp_1687_1_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_9"/></StgValue>
</operation>

<operation id="1749" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:423  %OP1_V_1_10 = sext i32 %BlockBuffer_val_1_V_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_10"/></StgValue>
</operation>

<operation id="1750" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:424  %p_Val2_658_1_s = mul nsw i64 %OP2_V_1_s, %OP1_V_1_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_s"/></StgValue>
</operation>

<operation id="1751" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:425  %tmp_1679_1_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_s"/></StgValue>
</operation>

<operation id="1752" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:426  %tmp_1679_1_cast_907 = sext i48 %tmp_1679_1_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_cast_907"/></StgValue>
</operation>

<operation id="1753" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:427  %p_Val2_659_1_s = add i64 %p_Val2_658_1_s, %tmp_1679_1_cast_907

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_s"/></StgValue>
</operation>

<operation id="1754" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:439  %OP1_V_1_11 = sext i32 %BlockBuffer_val_1_V_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_11"/></StgValue>
</operation>

<operation id="1755" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:440  %p_Val2_658_1_10 = mul nsw i64 %OP2_V_1_10, %OP1_V_1_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1756" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:428  %tmp_1794 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1794"/></StgValue>
</operation>

<operation id="1757" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:429  %p_Val2_660_1_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_s"/></StgValue>
</operation>

<operation id="1758" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:430  %tmp_1795 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1795"/></StgValue>
</operation>

<operation id="1759" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:431  %tmp_1796 = trunc i64 %p_Val2_658_1_s to i1

]]></Node>
<StgValue><ssdm name="tmp_1796"/></StgValue>
</operation>

<operation id="1760" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:432  %tmp_859 = or i1 %tmp_1796, %tmp_1794

]]></Node>
<StgValue><ssdm name="tmp_859"/></StgValue>
</operation>

<operation id="1761" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:433  %tmp_860 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_860"/></StgValue>
</operation>

<operation id="1762" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:434  %tmp_861 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_860, i1 %tmp_859)

]]></Node>
<StgValue><ssdm name="tmp_861"/></StgValue>
</operation>

<operation id="1763" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:435  %tmp_1686_1_s = icmp ne i15 %tmp_861, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_s"/></StgValue>
</operation>

<operation id="1764" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:436  %qb_assign_2_1_s = and i1 %tmp_1686_1_s, %tmp_1795

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_s"/></StgValue>
</operation>

<operation id="1765" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:437  %tmp_1687_1_s = zext i1 %qb_assign_2_1_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_s"/></StgValue>
</operation>

<operation id="1766" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:438  %p_Val2_662_1_s = add nsw i32 %p_Val2_660_1_s, %tmp_1687_1_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_s"/></StgValue>
</operation>

<operation id="1767" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:441  %tmp_1679_1_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_10"/></StgValue>
</operation>

<operation id="1768" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:442  %tmp_1679_1_10_cast = sext i48 %tmp_1679_1_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_10_cast"/></StgValue>
</operation>

<operation id="1769" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:443  %p_Val2_659_1_10 = add i64 %p_Val2_658_1_10, %tmp_1679_1_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_10"/></StgValue>
</operation>

<operation id="1770" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:444  %tmp_1797 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1797"/></StgValue>
</operation>

<operation id="1771" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:445  %p_Val2_660_1_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_10"/></StgValue>
</operation>

<operation id="1772" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:446  %tmp_1798 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1798"/></StgValue>
</operation>

<operation id="1773" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:447  %tmp_1799 = trunc i64 %p_Val2_658_1_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_1799"/></StgValue>
</operation>

<operation id="1774" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:448  %tmp_862 = or i1 %tmp_1799, %tmp_1797

]]></Node>
<StgValue><ssdm name="tmp_862"/></StgValue>
</operation>

<operation id="1775" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:449  %tmp_863 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_863"/></StgValue>
</operation>

<operation id="1776" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:450  %tmp_864 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_863, i1 %tmp_862)

]]></Node>
<StgValue><ssdm name="tmp_864"/></StgValue>
</operation>

<operation id="1777" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:451  %tmp_1686_1_10 = icmp ne i15 %tmp_864, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_10"/></StgValue>
</operation>

<operation id="1778" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:452  %qb_assign_2_1_10 = and i1 %tmp_1686_1_10, %tmp_1798

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_10"/></StgValue>
</operation>

<operation id="1779" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:453  %tmp_1687_1_10 = zext i1 %qb_assign_2_1_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_10"/></StgValue>
</operation>

<operation id="1780" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:454  %p_Val2_662_1_10 = add nsw i32 %p_Val2_660_1_10, %tmp_1687_1_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_10"/></StgValue>
</operation>

<operation id="1781" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:455  %OP1_V_1_12 = sext i32 %BlockBuffer_val_1_V_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_12"/></StgValue>
</operation>

<operation id="1782" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:456  %p_Val2_658_1_11 = mul nsw i64 %OP2_V_1_11, %OP1_V_1_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1783" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:457  %tmp_1679_1_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_11"/></StgValue>
</operation>

<operation id="1784" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:458  %tmp_1679_1_11_cast = sext i48 %tmp_1679_1_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_11_cast"/></StgValue>
</operation>

<operation id="1785" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:459  %p_Val2_659_1_11 = add i64 %p_Val2_658_1_11, %tmp_1679_1_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_11"/></StgValue>
</operation>

<operation id="1786" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:460  %tmp_1800 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1800"/></StgValue>
</operation>

<operation id="1787" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:461  %p_Val2_660_1_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_11"/></StgValue>
</operation>

<operation id="1788" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:462  %tmp_1801 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1801"/></StgValue>
</operation>

<operation id="1789" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:463  %tmp_1802 = trunc i64 %p_Val2_658_1_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_1802"/></StgValue>
</operation>

<operation id="1790" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:464  %tmp_865 = or i1 %tmp_1802, %tmp_1800

]]></Node>
<StgValue><ssdm name="tmp_865"/></StgValue>
</operation>

<operation id="1791" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:465  %tmp_866 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_866"/></StgValue>
</operation>

<operation id="1792" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:466  %tmp_867 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_866, i1 %tmp_865)

]]></Node>
<StgValue><ssdm name="tmp_867"/></StgValue>
</operation>

<operation id="1793" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:467  %tmp_1686_1_11 = icmp ne i15 %tmp_867, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_11"/></StgValue>
</operation>

<operation id="1794" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:468  %qb_assign_2_1_11 = and i1 %tmp_1686_1_11, %tmp_1801

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_11"/></StgValue>
</operation>

<operation id="1795" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:469  %tmp_1687_1_11 = zext i1 %qb_assign_2_1_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_11"/></StgValue>
</operation>

<operation id="1796" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:470  %p_Val2_662_1_11 = add nsw i32 %p_Val2_660_1_11, %tmp_1687_1_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_11"/></StgValue>
</operation>

<operation id="1797" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:471  %OP1_V_1_13 = sext i32 %BlockBuffer_val_1_V_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_13"/></StgValue>
</operation>

<operation id="1798" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:472  %p_Val2_658_1_12 = mul nsw i64 %OP2_V_1_12, %OP1_V_1_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_12"/></StgValue>
</operation>

<operation id="1799" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:473  %tmp_1679_1_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_12"/></StgValue>
</operation>

<operation id="1800" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:474  %tmp_1679_1_12_cast = sext i48 %tmp_1679_1_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_12_cast"/></StgValue>
</operation>

<operation id="1801" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:475  %p_Val2_659_1_12 = add i64 %p_Val2_658_1_12, %tmp_1679_1_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_12"/></StgValue>
</operation>

<operation id="1802" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:476  %tmp_1803 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1803"/></StgValue>
</operation>

<operation id="1803" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:479  %tmp_1805 = trunc i64 %p_Val2_658_1_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_1805"/></StgValue>
</operation>

<operation id="1804" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:480  %tmp_868 = or i1 %tmp_1805, %tmp_1803

]]></Node>
<StgValue><ssdm name="tmp_868"/></StgValue>
</operation>

<operation id="1805" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:481  %tmp_869 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_869"/></StgValue>
</operation>

<operation id="1806" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:482  %tmp_870 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_869, i1 %tmp_868)

]]></Node>
<StgValue><ssdm name="tmp_870"/></StgValue>
</operation>

<operation id="1807" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:483  %tmp_1686_1_12 = icmp ne i15 %tmp_870, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_12"/></StgValue>
</operation>

<operation id="1808" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:487  %OP1_V_1_s = sext i32 %BlockBuffer_val_1_V_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1_s"/></StgValue>
</operation>

<operation id="1809" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:488  %p_Val2_658_1_13 = mul nsw i64 %OP2_V_1_13, %OP1_V_1_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_1_13"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1810" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2  %BlockBuffer_val_2_V_28 = load i32* %BlockBuffer_val_2_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_28"/></StgValue>
</operation>

<operation id="1811" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:477  %p_Val2_660_1_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_12"/></StgValue>
</operation>

<operation id="1812" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:478  %tmp_1804 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1804"/></StgValue>
</operation>

<operation id="1813" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:484  %qb_assign_2_1_12 = and i1 %tmp_1686_1_12, %tmp_1804

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_12"/></StgValue>
</operation>

<operation id="1814" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:485  %tmp_1687_1_12 = zext i1 %qb_assign_2_1_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_12"/></StgValue>
</operation>

<operation id="1815" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:486  %p_Val2_662_1_12 = add nsw i32 %p_Val2_660_1_12, %tmp_1687_1_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_12"/></StgValue>
</operation>

<operation id="1816" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:489  %tmp_1679_1_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_1_13"/></StgValue>
</operation>

<operation id="1817" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:490  %tmp_1679_1_13_cast = sext i48 %tmp_1679_1_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_1_13_cast"/></StgValue>
</operation>

<operation id="1818" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:491  %p_Val2_659_1_13 = add i64 %p_Val2_658_1_13, %tmp_1679_1_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_1_13"/></StgValue>
</operation>

<operation id="1819" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:492  %tmp_1806 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_1_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1806"/></StgValue>
</operation>

<operation id="1820" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:493  %p_Val2_660_1_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_1_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_1_13"/></StgValue>
</operation>

<operation id="1821" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:494  %tmp_1807 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_1_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1807"/></StgValue>
</operation>

<operation id="1822" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:495  %tmp_1808 = trunc i64 %p_Val2_658_1_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_1808"/></StgValue>
</operation>

<operation id="1823" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:496  %tmp_871 = or i1 %tmp_1808, %tmp_1806

]]></Node>
<StgValue><ssdm name="tmp_871"/></StgValue>
</operation>

<operation id="1824" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:497  %tmp_872 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_1_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_872"/></StgValue>
</operation>

<operation id="1825" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:498  %tmp_873 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_872, i1 %tmp_871)

]]></Node>
<StgValue><ssdm name="tmp_873"/></StgValue>
</operation>

<operation id="1826" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:499  %tmp_1686_1_13 = icmp ne i15 %tmp_873, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_1_13"/></StgValue>
</operation>

<operation id="1827" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:500  %qb_assign_2_1_13 = and i1 %tmp_1686_1_13, %tmp_1807

]]></Node>
<StgValue><ssdm name="qb_assign_2_1_13"/></StgValue>
</operation>

<operation id="1828" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:501  %tmp_1687_1_13 = zext i1 %qb_assign_2_1_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_1_13"/></StgValue>
</operation>

<operation id="1829" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:502  %p_Val2_662_1_13 = add nsw i32 %p_Val2_660_1_13, %tmp_1687_1_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_1_13"/></StgValue>
</operation>

<operation id="1830" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:503  %OP1_V_2 = sext i32 %BlockBuffer_val_2_V_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="1831" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:504  %p_Val2_658_2 = mul nsw i64 %OP2_V_2, %OP1_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_2"/></StgValue>
</operation>

<operation id="1832" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:505  %tmp_1679_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_1_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2"/></StgValue>
</operation>

<operation id="1833" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:506  %tmp_1679_2_cast = sext i48 %tmp_1679_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_cast"/></StgValue>
</operation>

<operation id="1834" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:507  %p_Val2_659_2 = add i64 %p_Val2_658_2, %tmp_1679_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2"/></StgValue>
</operation>

<operation id="1835" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:519  %OP1_V_2_1 = sext i32 %BlockBuffer_val_2_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_1"/></StgValue>
</operation>

<operation id="1836" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:520  %p_Val2_658_2_1 = mul nsw i64 %OP2_V_2_1, %OP1_V_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_1"/></StgValue>
</operation>

<operation id="1837" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5049" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:193  store i32 %BlockBuffer_val_2_V_14, i32* %BlockBuffer_val_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1838" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:508  %tmp_1809 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1809"/></StgValue>
</operation>

<operation id="1839" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:509  %p_Val2_660_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2"/></StgValue>
</operation>

<operation id="1840" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:510  %tmp_1810 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1810"/></StgValue>
</operation>

<operation id="1841" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:511  %tmp_1811 = trunc i64 %p_Val2_658_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_1811"/></StgValue>
</operation>

<operation id="1842" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:512  %tmp_874 = or i1 %tmp_1811, %tmp_1809

]]></Node>
<StgValue><ssdm name="tmp_874"/></StgValue>
</operation>

<operation id="1843" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:513  %tmp_875 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_875"/></StgValue>
</operation>

<operation id="1844" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:514  %tmp_876 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_875, i1 %tmp_874)

]]></Node>
<StgValue><ssdm name="tmp_876"/></StgValue>
</operation>

<operation id="1845" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:515  %tmp_1686_2 = icmp ne i15 %tmp_876, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2"/></StgValue>
</operation>

<operation id="1846" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:516  %qb_assign_2_2 = and i1 %tmp_1686_2, %tmp_1810

]]></Node>
<StgValue><ssdm name="qb_assign_2_2"/></StgValue>
</operation>

<operation id="1847" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:517  %tmp_1687_2 = zext i1 %qb_assign_2_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2"/></StgValue>
</operation>

<operation id="1848" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:518  %p_Val2_662_2 = add nsw i32 %p_Val2_660_2, %tmp_1687_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_2"/></StgValue>
</operation>

<operation id="1849" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:521  %tmp_1679_2_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_1"/></StgValue>
</operation>

<operation id="1850" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:522  %tmp_1679_2_1_cast = sext i48 %tmp_1679_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_1_cast"/></StgValue>
</operation>

<operation id="1851" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:523  %p_Val2_659_2_1 = add i64 %p_Val2_658_2_1, %tmp_1679_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_1"/></StgValue>
</operation>

<operation id="1852" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:524  %tmp_1812 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1812"/></StgValue>
</operation>

<operation id="1853" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:525  %p_Val2_660_2_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_1"/></StgValue>
</operation>

<operation id="1854" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:526  %tmp_1813 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1813"/></StgValue>
</operation>

<operation id="1855" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:527  %tmp_1814 = trunc i64 %p_Val2_658_2_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_1814"/></StgValue>
</operation>

<operation id="1856" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:528  %tmp_877 = or i1 %tmp_1814, %tmp_1812

]]></Node>
<StgValue><ssdm name="tmp_877"/></StgValue>
</operation>

<operation id="1857" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:529  %tmp_878 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_878"/></StgValue>
</operation>

<operation id="1858" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:530  %tmp_879 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_878, i1 %tmp_877)

]]></Node>
<StgValue><ssdm name="tmp_879"/></StgValue>
</operation>

<operation id="1859" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:531  %tmp_1686_2_1 = icmp ne i15 %tmp_879, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_1"/></StgValue>
</operation>

<operation id="1860" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:532  %qb_assign_2_2_1 = and i1 %tmp_1686_2_1, %tmp_1813

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_1"/></StgValue>
</operation>

<operation id="1861" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:533  %tmp_1687_2_1 = zext i1 %qb_assign_2_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_1"/></StgValue>
</operation>

<operation id="1862" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:534  %p_Val2_662_2_1 = add nsw i32 %p_Val2_660_2_1, %tmp_1687_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_1"/></StgValue>
</operation>

<operation id="1863" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:535  %OP1_V_2_2 = sext i32 %BlockBuffer_val_2_V_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_2"/></StgValue>
</operation>

<operation id="1864" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:536  %p_Val2_658_2_2 = mul nsw i64 %OP2_V_2_2, %OP1_V_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1865" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:537  %tmp_1679_2_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_2"/></StgValue>
</operation>

<operation id="1866" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:538  %tmp_1679_2_2_cast = sext i48 %tmp_1679_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_2_cast"/></StgValue>
</operation>

<operation id="1867" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:539  %p_Val2_659_2_2 = add i64 %p_Val2_658_2_2, %tmp_1679_2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_2"/></StgValue>
</operation>

<operation id="1868" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:540  %tmp_1815 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1815"/></StgValue>
</operation>

<operation id="1869" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:541  %p_Val2_660_2_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_2"/></StgValue>
</operation>

<operation id="1870" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:542  %tmp_1816 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1816"/></StgValue>
</operation>

<operation id="1871" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:543  %tmp_1817 = trunc i64 %p_Val2_658_2_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_1817"/></StgValue>
</operation>

<operation id="1872" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:544  %tmp_880 = or i1 %tmp_1817, %tmp_1815

]]></Node>
<StgValue><ssdm name="tmp_880"/></StgValue>
</operation>

<operation id="1873" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:545  %tmp_881 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_881"/></StgValue>
</operation>

<operation id="1874" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:546  %tmp_882 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_881, i1 %tmp_880)

]]></Node>
<StgValue><ssdm name="tmp_882"/></StgValue>
</operation>

<operation id="1875" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:547  %tmp_1686_2_2 = icmp ne i15 %tmp_882, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_2"/></StgValue>
</operation>

<operation id="1876" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:548  %qb_assign_2_2_2 = and i1 %tmp_1686_2_2, %tmp_1816

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_2"/></StgValue>
</operation>

<operation id="1877" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:549  %tmp_1687_2_2 = zext i1 %qb_assign_2_2_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_2"/></StgValue>
</operation>

<operation id="1878" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:550  %p_Val2_662_2_2 = add nsw i32 %p_Val2_660_2_2, %tmp_1687_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_2"/></StgValue>
</operation>

<operation id="1879" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:551  %OP1_V_2_3 = sext i32 %BlockBuffer_val_2_V_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_3"/></StgValue>
</operation>

<operation id="1880" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:552  %p_Val2_658_2_3 = mul nsw i64 %OP2_V_2_3, %OP1_V_2_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_3"/></StgValue>
</operation>

<operation id="1881" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:553  %tmp_1679_2_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_3"/></StgValue>
</operation>

<operation id="1882" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:554  %tmp_1679_2_3_cast = sext i48 %tmp_1679_2_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_3_cast"/></StgValue>
</operation>

<operation id="1883" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:555  %p_Val2_659_2_3 = add i64 %p_Val2_658_2_3, %tmp_1679_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_3"/></StgValue>
</operation>

<operation id="1884" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:556  %tmp_1818 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1818"/></StgValue>
</operation>

<operation id="1885" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:559  %tmp_1820 = trunc i64 %p_Val2_658_2_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_1820"/></StgValue>
</operation>

<operation id="1886" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:560  %tmp_883 = or i1 %tmp_1820, %tmp_1818

]]></Node>
<StgValue><ssdm name="tmp_883"/></StgValue>
</operation>

<operation id="1887" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:561  %tmp_884 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_884"/></StgValue>
</operation>

<operation id="1888" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:562  %tmp_885 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_884, i1 %tmp_883)

]]></Node>
<StgValue><ssdm name="tmp_885"/></StgValue>
</operation>

<operation id="1889" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:563  %tmp_1686_2_3 = icmp ne i15 %tmp_885, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_3"/></StgValue>
</operation>

<operation id="1890" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:567  %OP1_V_2_4 = sext i32 %BlockBuffer_val_2_V_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_4"/></StgValue>
</operation>

<operation id="1891" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:568  %p_Val2_658_2_4 = mul nsw i64 %OP2_V_2_4, %OP1_V_2_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1892" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:557  %p_Val2_660_2_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_3"/></StgValue>
</operation>

<operation id="1893" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:558  %tmp_1819 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1819"/></StgValue>
</operation>

<operation id="1894" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:564  %qb_assign_2_2_3 = and i1 %tmp_1686_2_3, %tmp_1819

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_3"/></StgValue>
</operation>

<operation id="1895" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:565  %tmp_1687_2_3 = zext i1 %qb_assign_2_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_3"/></StgValue>
</operation>

<operation id="1896" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:566  %p_Val2_662_2_3 = add nsw i32 %p_Val2_660_2_3, %tmp_1687_2_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_3"/></StgValue>
</operation>

<operation id="1897" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:569  %tmp_1679_2_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_4"/></StgValue>
</operation>

<operation id="1898" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:570  %tmp_1679_2_4_cast = sext i48 %tmp_1679_2_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_4_cast"/></StgValue>
</operation>

<operation id="1899" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:571  %p_Val2_659_2_4 = add i64 %p_Val2_658_2_4, %tmp_1679_2_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_4"/></StgValue>
</operation>

<operation id="1900" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:572  %tmp_1821 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1821"/></StgValue>
</operation>

<operation id="1901" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:573  %p_Val2_660_2_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_4"/></StgValue>
</operation>

<operation id="1902" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:574  %tmp_1822 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1822"/></StgValue>
</operation>

<operation id="1903" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:575  %tmp_1823 = trunc i64 %p_Val2_658_2_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_1823"/></StgValue>
</operation>

<operation id="1904" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:576  %tmp_886 = or i1 %tmp_1823, %tmp_1821

]]></Node>
<StgValue><ssdm name="tmp_886"/></StgValue>
</operation>

<operation id="1905" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:577  %tmp_887 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_887"/></StgValue>
</operation>

<operation id="1906" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:578  %tmp_888 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_887, i1 %tmp_886)

]]></Node>
<StgValue><ssdm name="tmp_888"/></StgValue>
</operation>

<operation id="1907" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:579  %tmp_1686_2_4 = icmp ne i15 %tmp_888, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_4"/></StgValue>
</operation>

<operation id="1908" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:580  %qb_assign_2_2_4 = and i1 %tmp_1686_2_4, %tmp_1822

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_4"/></StgValue>
</operation>

<operation id="1909" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:581  %tmp_1687_2_4 = zext i1 %qb_assign_2_2_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_4"/></StgValue>
</operation>

<operation id="1910" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:582  %p_Val2_662_2_4 = add nsw i32 %p_Val2_660_2_4, %tmp_1687_2_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_4"/></StgValue>
</operation>

<operation id="1911" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:583  %OP1_V_2_5 = sext i32 %BlockBuffer_val_2_V_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_5"/></StgValue>
</operation>

<operation id="1912" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:584  %p_Val2_658_2_5 = mul nsw i64 %OP2_V_2_5, %OP1_V_2_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_5"/></StgValue>
</operation>

<operation id="1913" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:585  %tmp_1679_2_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_5"/></StgValue>
</operation>

<operation id="1914" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:586  %tmp_1679_2_5_cast = sext i48 %tmp_1679_2_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_5_cast"/></StgValue>
</operation>

<operation id="1915" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:587  %p_Val2_659_2_5 = add i64 %p_Val2_658_2_5, %tmp_1679_2_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_5"/></StgValue>
</operation>

<operation id="1916" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:599  %OP1_V_2_6 = sext i32 %BlockBuffer_val_2_V_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_6"/></StgValue>
</operation>

<operation id="1917" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:600  %p_Val2_658_2_6 = mul nsw i64 %OP2_V_2_6, %OP1_V_2_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1918" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:588  %tmp_1824 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1824"/></StgValue>
</operation>

<operation id="1919" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:589  %p_Val2_660_2_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_5"/></StgValue>
</operation>

<operation id="1920" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:590  %tmp_1825 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1825"/></StgValue>
</operation>

<operation id="1921" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:591  %tmp_1826 = trunc i64 %p_Val2_658_2_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_1826"/></StgValue>
</operation>

<operation id="1922" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:592  %tmp_889 = or i1 %tmp_1826, %tmp_1824

]]></Node>
<StgValue><ssdm name="tmp_889"/></StgValue>
</operation>

<operation id="1923" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:593  %tmp_890 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_890"/></StgValue>
</operation>

<operation id="1924" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:594  %tmp_891 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_890, i1 %tmp_889)

]]></Node>
<StgValue><ssdm name="tmp_891"/></StgValue>
</operation>

<operation id="1925" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:595  %tmp_1686_2_5 = icmp ne i15 %tmp_891, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_5"/></StgValue>
</operation>

<operation id="1926" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:596  %qb_assign_2_2_5 = and i1 %tmp_1686_2_5, %tmp_1825

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_5"/></StgValue>
</operation>

<operation id="1927" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:597  %tmp_1687_2_5 = zext i1 %qb_assign_2_2_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_5"/></StgValue>
</operation>

<operation id="1928" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:598  %p_Val2_662_2_5 = add nsw i32 %p_Val2_660_2_5, %tmp_1687_2_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_5"/></StgValue>
</operation>

<operation id="1929" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:601  %tmp_1679_2_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_6"/></StgValue>
</operation>

<operation id="1930" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:602  %tmp_1679_2_6_cast = sext i48 %tmp_1679_2_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_6_cast"/></StgValue>
</operation>

<operation id="1931" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:603  %p_Val2_659_2_6 = add i64 %p_Val2_658_2_6, %tmp_1679_2_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_6"/></StgValue>
</operation>

<operation id="1932" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:604  %tmp_1827 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1827"/></StgValue>
</operation>

<operation id="1933" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:605  %p_Val2_660_2_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_6"/></StgValue>
</operation>

<operation id="1934" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:606  %tmp_1828 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1828"/></StgValue>
</operation>

<operation id="1935" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:607  %tmp_1829 = trunc i64 %p_Val2_658_2_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_1829"/></StgValue>
</operation>

<operation id="1936" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:608  %tmp_892 = or i1 %tmp_1829, %tmp_1827

]]></Node>
<StgValue><ssdm name="tmp_892"/></StgValue>
</operation>

<operation id="1937" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:609  %tmp_893 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_893"/></StgValue>
</operation>

<operation id="1938" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:610  %tmp_894 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_893, i1 %tmp_892)

]]></Node>
<StgValue><ssdm name="tmp_894"/></StgValue>
</operation>

<operation id="1939" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:611  %tmp_1686_2_6 = icmp ne i15 %tmp_894, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_6"/></StgValue>
</operation>

<operation id="1940" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:612  %qb_assign_2_2_6 = and i1 %tmp_1686_2_6, %tmp_1828

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_6"/></StgValue>
</operation>

<operation id="1941" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:613  %tmp_1687_2_6 = zext i1 %qb_assign_2_2_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_6"/></StgValue>
</operation>

<operation id="1942" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:614  %p_Val2_662_2_6 = add nsw i32 %p_Val2_660_2_6, %tmp_1687_2_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_6"/></StgValue>
</operation>

<operation id="1943" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:615  %OP1_V_2_7 = sext i32 %BlockBuffer_val_2_V_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_7"/></StgValue>
</operation>

<operation id="1944" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:616  %p_Val2_658_2_7 = mul nsw i64 %OP2_V_2_7, %OP1_V_2_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1945" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:617  %tmp_1679_2_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_7"/></StgValue>
</operation>

<operation id="1946" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:618  %tmp_1679_2_7_cast = sext i48 %tmp_1679_2_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_7_cast"/></StgValue>
</operation>

<operation id="1947" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:619  %p_Val2_659_2_7 = add i64 %p_Val2_658_2_7, %tmp_1679_2_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_7"/></StgValue>
</operation>

<operation id="1948" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:620  %tmp_1830 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1830"/></StgValue>
</operation>

<operation id="1949" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:621  %p_Val2_660_2_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_7"/></StgValue>
</operation>

<operation id="1950" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:622  %tmp_1831 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1831"/></StgValue>
</operation>

<operation id="1951" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:623  %tmp_1832 = trunc i64 %p_Val2_658_2_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_1832"/></StgValue>
</operation>

<operation id="1952" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:624  %tmp_895 = or i1 %tmp_1832, %tmp_1830

]]></Node>
<StgValue><ssdm name="tmp_895"/></StgValue>
</operation>

<operation id="1953" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:625  %tmp_896 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_896"/></StgValue>
</operation>

<operation id="1954" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:626  %tmp_897 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_896, i1 %tmp_895)

]]></Node>
<StgValue><ssdm name="tmp_897"/></StgValue>
</operation>

<operation id="1955" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:627  %tmp_1686_2_7 = icmp ne i15 %tmp_897, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_7"/></StgValue>
</operation>

<operation id="1956" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:628  %qb_assign_2_2_7 = and i1 %tmp_1686_2_7, %tmp_1831

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_7"/></StgValue>
</operation>

<operation id="1957" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:629  %tmp_1687_2_7 = zext i1 %qb_assign_2_2_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_7"/></StgValue>
</operation>

<operation id="1958" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:630  %p_Val2_662_2_7 = add nsw i32 %p_Val2_660_2_7, %tmp_1687_2_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_7"/></StgValue>
</operation>

<operation id="1959" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:631  %OP1_V_2_8 = sext i32 %BlockBuffer_val_2_V_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_8"/></StgValue>
</operation>

<operation id="1960" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:632  %p_Val2_658_2_8 = mul nsw i64 %OP2_V_2_8, %OP1_V_2_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_8"/></StgValue>
</operation>

<operation id="1961" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:633  %tmp_1679_2_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_8"/></StgValue>
</operation>

<operation id="1962" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:634  %tmp_1679_2_8_cast = sext i48 %tmp_1679_2_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_8_cast"/></StgValue>
</operation>

<operation id="1963" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:635  %p_Val2_659_2_8 = add i64 %p_Val2_658_2_8, %tmp_1679_2_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_8"/></StgValue>
</operation>

<operation id="1964" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:636  %tmp_1833 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1833"/></StgValue>
</operation>

<operation id="1965" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:639  %tmp_1835 = trunc i64 %p_Val2_658_2_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_1835"/></StgValue>
</operation>

<operation id="1966" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:640  %tmp_898 = or i1 %tmp_1835, %tmp_1833

]]></Node>
<StgValue><ssdm name="tmp_898"/></StgValue>
</operation>

<operation id="1967" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:641  %tmp_899 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_899"/></StgValue>
</operation>

<operation id="1968" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:642  %tmp_900 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_899, i1 %tmp_898)

]]></Node>
<StgValue><ssdm name="tmp_900"/></StgValue>
</operation>

<operation id="1969" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:643  %tmp_1686_2_8 = icmp ne i15 %tmp_900, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_8"/></StgValue>
</operation>

<operation id="1970" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:647  %OP1_V_2_9 = sext i32 %BlockBuffer_val_2_V_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_9"/></StgValue>
</operation>

<operation id="1971" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:648  %p_Val2_658_2_9 = mul nsw i64 %OP2_V_2_9, %OP1_V_2_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1972" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:637  %p_Val2_660_2_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_8"/></StgValue>
</operation>

<operation id="1973" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:638  %tmp_1834 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1834"/></StgValue>
</operation>

<operation id="1974" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:644  %qb_assign_2_2_8 = and i1 %tmp_1686_2_8, %tmp_1834

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_8"/></StgValue>
</operation>

<operation id="1975" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:645  %tmp_1687_2_8 = zext i1 %qb_assign_2_2_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_8"/></StgValue>
</operation>

<operation id="1976" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:646  %p_Val2_662_2_8 = add nsw i32 %p_Val2_660_2_8, %tmp_1687_2_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_8"/></StgValue>
</operation>

<operation id="1977" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:649  %tmp_1679_2_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_9"/></StgValue>
</operation>

<operation id="1978" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:650  %tmp_1679_2_9_cast = sext i48 %tmp_1679_2_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_9_cast"/></StgValue>
</operation>

<operation id="1979" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:651  %p_Val2_659_2_9 = add i64 %p_Val2_658_2_9, %tmp_1679_2_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_9"/></StgValue>
</operation>

<operation id="1980" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:652  %tmp_1836 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1836"/></StgValue>
</operation>

<operation id="1981" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:653  %p_Val2_660_2_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_9"/></StgValue>
</operation>

<operation id="1982" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:654  %tmp_1837 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1837"/></StgValue>
</operation>

<operation id="1983" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:655  %tmp_1838 = trunc i64 %p_Val2_658_2_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_1838"/></StgValue>
</operation>

<operation id="1984" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:656  %tmp_901 = or i1 %tmp_1838, %tmp_1836

]]></Node>
<StgValue><ssdm name="tmp_901"/></StgValue>
</operation>

<operation id="1985" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:657  %tmp_902 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_902"/></StgValue>
</operation>

<operation id="1986" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:658  %tmp_903 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_902, i1 %tmp_901)

]]></Node>
<StgValue><ssdm name="tmp_903"/></StgValue>
</operation>

<operation id="1987" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:659  %tmp_1686_2_9 = icmp ne i15 %tmp_903, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_9"/></StgValue>
</operation>

<operation id="1988" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:660  %qb_assign_2_2_9 = and i1 %tmp_1686_2_9, %tmp_1837

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_9"/></StgValue>
</operation>

<operation id="1989" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:661  %tmp_1687_2_9 = zext i1 %qb_assign_2_2_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_9"/></StgValue>
</operation>

<operation id="1990" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:662  %p_Val2_662_2_9 = add nsw i32 %p_Val2_660_2_9, %tmp_1687_2_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_9"/></StgValue>
</operation>

<operation id="1991" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:663  %OP1_V_2_10 = sext i32 %BlockBuffer_val_2_V_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_10"/></StgValue>
</operation>

<operation id="1992" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:664  %p_Val2_658_2_s = mul nsw i64 %OP2_V_2_s, %OP1_V_2_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_s"/></StgValue>
</operation>

<operation id="1993" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:665  %tmp_1679_2_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_s"/></StgValue>
</operation>

<operation id="1994" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:666  %tmp_1679_2_cast_908 = sext i48 %tmp_1679_2_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_cast_908"/></StgValue>
</operation>

<operation id="1995" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:667  %p_Val2_659_2_s = add i64 %p_Val2_658_2_s, %tmp_1679_2_cast_908

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_s"/></StgValue>
</operation>

<operation id="1996" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:679  %OP1_V_2_11 = sext i32 %BlockBuffer_val_2_V_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_11"/></StgValue>
</operation>

<operation id="1997" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:680  %p_Val2_658_2_10 = mul nsw i64 %OP2_V_2_10, %OP1_V_2_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_10"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1998" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:668  %tmp_1839 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1839"/></StgValue>
</operation>

<operation id="1999" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:669  %p_Val2_660_2_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_s"/></StgValue>
</operation>

<operation id="2000" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:670  %tmp_1840 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1840"/></StgValue>
</operation>

<operation id="2001" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:671  %tmp_1841 = trunc i64 %p_Val2_658_2_s to i1

]]></Node>
<StgValue><ssdm name="tmp_1841"/></StgValue>
</operation>

<operation id="2002" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:672  %tmp_904 = or i1 %tmp_1841, %tmp_1839

]]></Node>
<StgValue><ssdm name="tmp_904"/></StgValue>
</operation>

<operation id="2003" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:673  %tmp_905 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_905"/></StgValue>
</operation>

<operation id="2004" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:674  %tmp_906 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_905, i1 %tmp_904)

]]></Node>
<StgValue><ssdm name="tmp_906"/></StgValue>
</operation>

<operation id="2005" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:675  %tmp_1686_2_s = icmp ne i15 %tmp_906, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_s"/></StgValue>
</operation>

<operation id="2006" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:676  %qb_assign_2_2_s = and i1 %tmp_1686_2_s, %tmp_1840

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_s"/></StgValue>
</operation>

<operation id="2007" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:677  %tmp_1687_2_s = zext i1 %qb_assign_2_2_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_s"/></StgValue>
</operation>

<operation id="2008" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:678  %p_Val2_662_2_s = add nsw i32 %p_Val2_660_2_s, %tmp_1687_2_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_s"/></StgValue>
</operation>

<operation id="2009" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:681  %tmp_1679_2_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_10"/></StgValue>
</operation>

<operation id="2010" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:682  %tmp_1679_2_10_cast = sext i48 %tmp_1679_2_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_10_cast"/></StgValue>
</operation>

<operation id="2011" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:683  %p_Val2_659_2_10 = add i64 %p_Val2_658_2_10, %tmp_1679_2_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_10"/></StgValue>
</operation>

<operation id="2012" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:684  %tmp_1842 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1842"/></StgValue>
</operation>

<operation id="2013" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:685  %p_Val2_660_2_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_10"/></StgValue>
</operation>

<operation id="2014" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:686  %tmp_1843 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1843"/></StgValue>
</operation>

<operation id="2015" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:687  %tmp_1844 = trunc i64 %p_Val2_658_2_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_1844"/></StgValue>
</operation>

<operation id="2016" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:688  %tmp_907 = or i1 %tmp_1844, %tmp_1842

]]></Node>
<StgValue><ssdm name="tmp_907"/></StgValue>
</operation>

<operation id="2017" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:689  %tmp_908 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_908"/></StgValue>
</operation>

<operation id="2018" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:690  %tmp_909 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_908, i1 %tmp_907)

]]></Node>
<StgValue><ssdm name="tmp_909"/></StgValue>
</operation>

<operation id="2019" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:691  %tmp_1686_2_10 = icmp ne i15 %tmp_909, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_10"/></StgValue>
</operation>

<operation id="2020" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:692  %qb_assign_2_2_10 = and i1 %tmp_1686_2_10, %tmp_1843

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_10"/></StgValue>
</operation>

<operation id="2021" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:693  %tmp_1687_2_10 = zext i1 %qb_assign_2_2_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_10"/></StgValue>
</operation>

<operation id="2022" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:694  %p_Val2_662_2_10 = add nsw i32 %p_Val2_660_2_10, %tmp_1687_2_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_10"/></StgValue>
</operation>

<operation id="2023" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:695  %OP1_V_2_12 = sext i32 %BlockBuffer_val_2_V_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_12"/></StgValue>
</operation>

<operation id="2024" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:696  %p_Val2_658_2_11 = mul nsw i64 %OP2_V_2_11, %OP1_V_2_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_11"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2025" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:697  %tmp_1679_2_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_11"/></StgValue>
</operation>

<operation id="2026" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:698  %tmp_1679_2_11_cast = sext i48 %tmp_1679_2_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_11_cast"/></StgValue>
</operation>

<operation id="2027" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:699  %p_Val2_659_2_11 = add i64 %p_Val2_658_2_11, %tmp_1679_2_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_11"/></StgValue>
</operation>

<operation id="2028" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:700  %tmp_1845 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1845"/></StgValue>
</operation>

<operation id="2029" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:701  %p_Val2_660_2_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_11"/></StgValue>
</operation>

<operation id="2030" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:702  %tmp_1846 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1846"/></StgValue>
</operation>

<operation id="2031" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:703  %tmp_1847 = trunc i64 %p_Val2_658_2_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_1847"/></StgValue>
</operation>

<operation id="2032" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:704  %tmp_910 = or i1 %tmp_1847, %tmp_1845

]]></Node>
<StgValue><ssdm name="tmp_910"/></StgValue>
</operation>

<operation id="2033" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:705  %tmp_911 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_911"/></StgValue>
</operation>

<operation id="2034" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:706  %tmp_912 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_911, i1 %tmp_910)

]]></Node>
<StgValue><ssdm name="tmp_912"/></StgValue>
</operation>

<operation id="2035" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:707  %tmp_1686_2_11 = icmp ne i15 %tmp_912, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_11"/></StgValue>
</operation>

<operation id="2036" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:708  %qb_assign_2_2_11 = and i1 %tmp_1686_2_11, %tmp_1846

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_11"/></StgValue>
</operation>

<operation id="2037" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:709  %tmp_1687_2_11 = zext i1 %qb_assign_2_2_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_11"/></StgValue>
</operation>

<operation id="2038" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:710  %p_Val2_662_2_11 = add nsw i32 %p_Val2_660_2_11, %tmp_1687_2_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_11"/></StgValue>
</operation>

<operation id="2039" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:711  %OP1_V_2_13 = sext i32 %BlockBuffer_val_2_V_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_13"/></StgValue>
</operation>

<operation id="2040" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:712  %p_Val2_658_2_12 = mul nsw i64 %OP2_V_2_12, %OP1_V_2_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_12"/></StgValue>
</operation>

<operation id="2041" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:713  %tmp_1679_2_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_12"/></StgValue>
</operation>

<operation id="2042" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:714  %tmp_1679_2_12_cast = sext i48 %tmp_1679_2_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_12_cast"/></StgValue>
</operation>

<operation id="2043" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:715  %p_Val2_659_2_12 = add i64 %p_Val2_658_2_12, %tmp_1679_2_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_12"/></StgValue>
</operation>

<operation id="2044" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:716  %tmp_1848 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1848"/></StgValue>
</operation>

<operation id="2045" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:719  %tmp_1850 = trunc i64 %p_Val2_658_2_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_1850"/></StgValue>
</operation>

<operation id="2046" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:720  %tmp_913 = or i1 %tmp_1850, %tmp_1848

]]></Node>
<StgValue><ssdm name="tmp_913"/></StgValue>
</operation>

<operation id="2047" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:721  %tmp_914 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_914"/></StgValue>
</operation>

<operation id="2048" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:722  %tmp_915 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_914, i1 %tmp_913)

]]></Node>
<StgValue><ssdm name="tmp_915"/></StgValue>
</operation>

<operation id="2049" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:723  %tmp_1686_2_12 = icmp ne i15 %tmp_915, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_12"/></StgValue>
</operation>

<operation id="2050" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:727  %OP1_V_2_s = sext i32 %BlockBuffer_val_2_V_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_2_s"/></StgValue>
</operation>

<operation id="2051" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:728  %p_Val2_658_2_13 = mul nsw i64 %OP2_V_2_13, %OP1_V_2_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_2_13"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2052" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3  %BlockBuffer_val_3_V_28 = load i32* %BlockBuffer_val_3_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_28"/></StgValue>
</operation>

<operation id="2053" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:717  %p_Val2_660_2_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_12"/></StgValue>
</operation>

<operation id="2054" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:718  %tmp_1849 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1849"/></StgValue>
</operation>

<operation id="2055" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:724  %qb_assign_2_2_12 = and i1 %tmp_1686_2_12, %tmp_1849

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_12"/></StgValue>
</operation>

<operation id="2056" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:725  %tmp_1687_2_12 = zext i1 %qb_assign_2_2_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_12"/></StgValue>
</operation>

<operation id="2057" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:726  %p_Val2_662_2_12 = add nsw i32 %p_Val2_660_2_12, %tmp_1687_2_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_12"/></StgValue>
</operation>

<operation id="2058" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:729  %tmp_1679_2_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_2_13"/></StgValue>
</operation>

<operation id="2059" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:730  %tmp_1679_2_13_cast = sext i48 %tmp_1679_2_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_2_13_cast"/></StgValue>
</operation>

<operation id="2060" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:731  %p_Val2_659_2_13 = add i64 %p_Val2_658_2_13, %tmp_1679_2_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_2_13"/></StgValue>
</operation>

<operation id="2061" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:732  %tmp_1851 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_2_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1851"/></StgValue>
</operation>

<operation id="2062" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:733  %p_Val2_660_2_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_2_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_2_13"/></StgValue>
</operation>

<operation id="2063" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:734  %tmp_1852 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_2_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1852"/></StgValue>
</operation>

<operation id="2064" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:735  %tmp_1853 = trunc i64 %p_Val2_658_2_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_1853"/></StgValue>
</operation>

<operation id="2065" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:736  %tmp_916 = or i1 %tmp_1853, %tmp_1851

]]></Node>
<StgValue><ssdm name="tmp_916"/></StgValue>
</operation>

<operation id="2066" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:737  %tmp_917 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_2_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_917"/></StgValue>
</operation>

<operation id="2067" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:738  %tmp_918 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_917, i1 %tmp_916)

]]></Node>
<StgValue><ssdm name="tmp_918"/></StgValue>
</operation>

<operation id="2068" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:739  %tmp_1686_2_13 = icmp ne i15 %tmp_918, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_2_13"/></StgValue>
</operation>

<operation id="2069" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:740  %qb_assign_2_2_13 = and i1 %tmp_1686_2_13, %tmp_1852

]]></Node>
<StgValue><ssdm name="qb_assign_2_2_13"/></StgValue>
</operation>

<operation id="2070" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:741  %tmp_1687_2_13 = zext i1 %qb_assign_2_2_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_2_13"/></StgValue>
</operation>

<operation id="2071" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:742  %p_Val2_662_2_13 = add nsw i32 %p_Val2_660_2_13, %tmp_1687_2_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_2_13"/></StgValue>
</operation>

<operation id="2072" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:743  %OP1_V_3 = sext i32 %BlockBuffer_val_3_V_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="2073" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:744  %p_Val2_658_3 = mul nsw i64 %OP2_V_3, %OP1_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_3"/></StgValue>
</operation>

<operation id="2074" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:745  %tmp_1679_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_2_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3"/></StgValue>
</operation>

<operation id="2075" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:746  %tmp_1679_3_cast = sext i48 %tmp_1679_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_cast"/></StgValue>
</operation>

<operation id="2076" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:747  %p_Val2_659_3 = add i64 %p_Val2_658_3, %tmp_1679_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3"/></StgValue>
</operation>

<operation id="2077" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:759  %OP1_V_3_1 = sext i32 %BlockBuffer_val_3_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_1"/></StgValue>
</operation>

<operation id="2078" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:760  %p_Val2_658_3_1 = mul nsw i64 %OP2_V_3_1, %OP1_V_3_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_1"/></StgValue>
</operation>

<operation id="2079" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5035" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:179  store i32 %BlockBuffer_val_3_V_14, i32* %BlockBuffer_val_3_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2080" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:748  %tmp_1854 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1854"/></StgValue>
</operation>

<operation id="2081" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:749  %p_Val2_660_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3"/></StgValue>
</operation>

<operation id="2082" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:750  %tmp_1855 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1855"/></StgValue>
</operation>

<operation id="2083" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:751  %tmp_1856 = trunc i64 %p_Val2_658_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_1856"/></StgValue>
</operation>

<operation id="2084" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:752  %tmp_919 = or i1 %tmp_1856, %tmp_1854

]]></Node>
<StgValue><ssdm name="tmp_919"/></StgValue>
</operation>

<operation id="2085" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:753  %tmp_920 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_920"/></StgValue>
</operation>

<operation id="2086" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:754  %tmp_921 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_920, i1 %tmp_919)

]]></Node>
<StgValue><ssdm name="tmp_921"/></StgValue>
</operation>

<operation id="2087" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:755  %tmp_1686_3 = icmp ne i15 %tmp_921, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3"/></StgValue>
</operation>

<operation id="2088" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:756  %qb_assign_2_3 = and i1 %tmp_1686_3, %tmp_1855

]]></Node>
<StgValue><ssdm name="qb_assign_2_3"/></StgValue>
</operation>

<operation id="2089" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:757  %tmp_1687_3 = zext i1 %qb_assign_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3"/></StgValue>
</operation>

<operation id="2090" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:758  %p_Val2_662_3 = add nsw i32 %p_Val2_660_3, %tmp_1687_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_3"/></StgValue>
</operation>

<operation id="2091" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:761  %tmp_1679_3_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_1"/></StgValue>
</operation>

<operation id="2092" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:762  %tmp_1679_3_1_cast = sext i48 %tmp_1679_3_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_1_cast"/></StgValue>
</operation>

<operation id="2093" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:763  %p_Val2_659_3_1 = add i64 %p_Val2_658_3_1, %tmp_1679_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_1"/></StgValue>
</operation>

<operation id="2094" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:764  %tmp_1857 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1857"/></StgValue>
</operation>

<operation id="2095" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:765  %p_Val2_660_3_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_1"/></StgValue>
</operation>

<operation id="2096" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:766  %tmp_1858 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1858"/></StgValue>
</operation>

<operation id="2097" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:767  %tmp_1859 = trunc i64 %p_Val2_658_3_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_1859"/></StgValue>
</operation>

<operation id="2098" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:768  %tmp_922 = or i1 %tmp_1859, %tmp_1857

]]></Node>
<StgValue><ssdm name="tmp_922"/></StgValue>
</operation>

<operation id="2099" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:769  %tmp_923 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_923"/></StgValue>
</operation>

<operation id="2100" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:770  %tmp_924 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_923, i1 %tmp_922)

]]></Node>
<StgValue><ssdm name="tmp_924"/></StgValue>
</operation>

<operation id="2101" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:771  %tmp_1686_3_1 = icmp ne i15 %tmp_924, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_1"/></StgValue>
</operation>

<operation id="2102" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:772  %qb_assign_2_3_1 = and i1 %tmp_1686_3_1, %tmp_1858

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_1"/></StgValue>
</operation>

<operation id="2103" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:773  %tmp_1687_3_1 = zext i1 %qb_assign_2_3_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_1"/></StgValue>
</operation>

<operation id="2104" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:774  %p_Val2_662_3_1 = add nsw i32 %p_Val2_660_3_1, %tmp_1687_3_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_1"/></StgValue>
</operation>

<operation id="2105" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:775  %OP1_V_3_2 = sext i32 %BlockBuffer_val_3_V_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_2"/></StgValue>
</operation>

<operation id="2106" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:776  %p_Val2_658_3_2 = mul nsw i64 %OP2_V_3_2, %OP1_V_3_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2107" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:777  %tmp_1679_3_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_2"/></StgValue>
</operation>

<operation id="2108" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:778  %tmp_1679_3_2_cast = sext i48 %tmp_1679_3_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_2_cast"/></StgValue>
</operation>

<operation id="2109" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:779  %p_Val2_659_3_2 = add i64 %p_Val2_658_3_2, %tmp_1679_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_2"/></StgValue>
</operation>

<operation id="2110" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:780  %tmp_1860 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1860"/></StgValue>
</operation>

<operation id="2111" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:781  %p_Val2_660_3_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_2"/></StgValue>
</operation>

<operation id="2112" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:782  %tmp_1861 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1861"/></StgValue>
</operation>

<operation id="2113" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:783  %tmp_1862 = trunc i64 %p_Val2_658_3_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_1862"/></StgValue>
</operation>

<operation id="2114" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:784  %tmp_925 = or i1 %tmp_1862, %tmp_1860

]]></Node>
<StgValue><ssdm name="tmp_925"/></StgValue>
</operation>

<operation id="2115" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:785  %tmp_926 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_926"/></StgValue>
</operation>

<operation id="2116" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:786  %tmp_927 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_926, i1 %tmp_925)

]]></Node>
<StgValue><ssdm name="tmp_927"/></StgValue>
</operation>

<operation id="2117" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:787  %tmp_1686_3_2 = icmp ne i15 %tmp_927, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_2"/></StgValue>
</operation>

<operation id="2118" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:788  %qb_assign_2_3_2 = and i1 %tmp_1686_3_2, %tmp_1861

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_2"/></StgValue>
</operation>

<operation id="2119" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:789  %tmp_1687_3_2 = zext i1 %qb_assign_2_3_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_2"/></StgValue>
</operation>

<operation id="2120" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:790  %p_Val2_662_3_2 = add nsw i32 %p_Val2_660_3_2, %tmp_1687_3_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_2"/></StgValue>
</operation>

<operation id="2121" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:791  %OP1_V_3_3 = sext i32 %BlockBuffer_val_3_V_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_3"/></StgValue>
</operation>

<operation id="2122" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:792  %p_Val2_658_3_3 = mul nsw i64 %OP2_V_3_3, %OP1_V_3_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_3"/></StgValue>
</operation>

<operation id="2123" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:793  %tmp_1679_3_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_3"/></StgValue>
</operation>

<operation id="2124" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:794  %tmp_1679_3_3_cast = sext i48 %tmp_1679_3_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_3_cast"/></StgValue>
</operation>

<operation id="2125" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:795  %p_Val2_659_3_3 = add i64 %p_Val2_658_3_3, %tmp_1679_3_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_3"/></StgValue>
</operation>

<operation id="2126" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:796  %tmp_1863 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1863"/></StgValue>
</operation>

<operation id="2127" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:799  %tmp_1865 = trunc i64 %p_Val2_658_3_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_1865"/></StgValue>
</operation>

<operation id="2128" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:800  %tmp_928 = or i1 %tmp_1865, %tmp_1863

]]></Node>
<StgValue><ssdm name="tmp_928"/></StgValue>
</operation>

<operation id="2129" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:801  %tmp_929 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_929"/></StgValue>
</operation>

<operation id="2130" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:802  %tmp_930 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_929, i1 %tmp_928)

]]></Node>
<StgValue><ssdm name="tmp_930"/></StgValue>
</operation>

<operation id="2131" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:803  %tmp_1686_3_3 = icmp ne i15 %tmp_930, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_3"/></StgValue>
</operation>

<operation id="2132" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:807  %OP1_V_3_4 = sext i32 %BlockBuffer_val_3_V_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_4"/></StgValue>
</operation>

<operation id="2133" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:808  %p_Val2_658_3_4 = mul nsw i64 %OP2_V_3_4, %OP1_V_3_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2134" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:797  %p_Val2_660_3_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_3"/></StgValue>
</operation>

<operation id="2135" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:798  %tmp_1864 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1864"/></StgValue>
</operation>

<operation id="2136" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:804  %qb_assign_2_3_3 = and i1 %tmp_1686_3_3, %tmp_1864

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_3"/></StgValue>
</operation>

<operation id="2137" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:805  %tmp_1687_3_3 = zext i1 %qb_assign_2_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_3"/></StgValue>
</operation>

<operation id="2138" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:806  %p_Val2_662_3_3 = add nsw i32 %p_Val2_660_3_3, %tmp_1687_3_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_3"/></StgValue>
</operation>

<operation id="2139" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:809  %tmp_1679_3_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_4"/></StgValue>
</operation>

<operation id="2140" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:810  %tmp_1679_3_4_cast = sext i48 %tmp_1679_3_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_4_cast"/></StgValue>
</operation>

<operation id="2141" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:811  %p_Val2_659_3_4 = add i64 %p_Val2_658_3_4, %tmp_1679_3_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_4"/></StgValue>
</operation>

<operation id="2142" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:812  %tmp_1866 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1866"/></StgValue>
</operation>

<operation id="2143" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:813  %p_Val2_660_3_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_4"/></StgValue>
</operation>

<operation id="2144" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:814  %tmp_1867 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1867"/></StgValue>
</operation>

<operation id="2145" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:815  %tmp_1868 = trunc i64 %p_Val2_658_3_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_1868"/></StgValue>
</operation>

<operation id="2146" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:816  %tmp_931 = or i1 %tmp_1868, %tmp_1866

]]></Node>
<StgValue><ssdm name="tmp_931"/></StgValue>
</operation>

<operation id="2147" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:817  %tmp_932 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_932"/></StgValue>
</operation>

<operation id="2148" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:818  %tmp_933 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_932, i1 %tmp_931)

]]></Node>
<StgValue><ssdm name="tmp_933"/></StgValue>
</operation>

<operation id="2149" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:819  %tmp_1686_3_4 = icmp ne i15 %tmp_933, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_4"/></StgValue>
</operation>

<operation id="2150" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:820  %qb_assign_2_3_4 = and i1 %tmp_1686_3_4, %tmp_1867

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_4"/></StgValue>
</operation>

<operation id="2151" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:821  %tmp_1687_3_4 = zext i1 %qb_assign_2_3_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_4"/></StgValue>
</operation>

<operation id="2152" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:822  %p_Val2_662_3_4 = add nsw i32 %p_Val2_660_3_4, %tmp_1687_3_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_4"/></StgValue>
</operation>

<operation id="2153" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:823  %OP1_V_3_5 = sext i32 %BlockBuffer_val_3_V_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_5"/></StgValue>
</operation>

<operation id="2154" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:824  %p_Val2_658_3_5 = mul nsw i64 %OP2_V_3_5, %OP1_V_3_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_5"/></StgValue>
</operation>

<operation id="2155" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:825  %tmp_1679_3_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_5"/></StgValue>
</operation>

<operation id="2156" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:826  %tmp_1679_3_5_cast = sext i48 %tmp_1679_3_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_5_cast"/></StgValue>
</operation>

<operation id="2157" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:827  %p_Val2_659_3_5 = add i64 %p_Val2_658_3_5, %tmp_1679_3_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_5"/></StgValue>
</operation>

<operation id="2158" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:839  %OP1_V_3_6 = sext i32 %BlockBuffer_val_3_V_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_6"/></StgValue>
</operation>

<operation id="2159" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:840  %p_Val2_658_3_6 = mul nsw i64 %OP2_V_3_6, %OP1_V_3_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2160" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:828  %tmp_1869 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1869"/></StgValue>
</operation>

<operation id="2161" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:829  %p_Val2_660_3_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_5"/></StgValue>
</operation>

<operation id="2162" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:830  %tmp_1870 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1870"/></StgValue>
</operation>

<operation id="2163" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:831  %tmp_1871 = trunc i64 %p_Val2_658_3_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_1871"/></StgValue>
</operation>

<operation id="2164" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:832  %tmp_934 = or i1 %tmp_1871, %tmp_1869

]]></Node>
<StgValue><ssdm name="tmp_934"/></StgValue>
</operation>

<operation id="2165" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:833  %tmp_935 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_935"/></StgValue>
</operation>

<operation id="2166" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:834  %tmp_936 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_935, i1 %tmp_934)

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="2167" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:835  %tmp_1686_3_5 = icmp ne i15 %tmp_936, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_5"/></StgValue>
</operation>

<operation id="2168" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:836  %qb_assign_2_3_5 = and i1 %tmp_1686_3_5, %tmp_1870

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_5"/></StgValue>
</operation>

<operation id="2169" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:837  %tmp_1687_3_5 = zext i1 %qb_assign_2_3_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_5"/></StgValue>
</operation>

<operation id="2170" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:838  %p_Val2_662_3_5 = add nsw i32 %p_Val2_660_3_5, %tmp_1687_3_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_5"/></StgValue>
</operation>

<operation id="2171" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:841  %tmp_1679_3_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_6"/></StgValue>
</operation>

<operation id="2172" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:842  %tmp_1679_3_6_cast = sext i48 %tmp_1679_3_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_6_cast"/></StgValue>
</operation>

<operation id="2173" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:843  %p_Val2_659_3_6 = add i64 %p_Val2_658_3_6, %tmp_1679_3_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_6"/></StgValue>
</operation>

<operation id="2174" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:844  %tmp_1872 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1872"/></StgValue>
</operation>

<operation id="2175" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:845  %p_Val2_660_3_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_6"/></StgValue>
</operation>

<operation id="2176" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:846  %tmp_1873 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1873"/></StgValue>
</operation>

<operation id="2177" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:847  %tmp_1874 = trunc i64 %p_Val2_658_3_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_1874"/></StgValue>
</operation>

<operation id="2178" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:848  %tmp_937 = or i1 %tmp_1874, %tmp_1872

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="2179" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:849  %tmp_938 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="2180" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:850  %tmp_939 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_938, i1 %tmp_937)

]]></Node>
<StgValue><ssdm name="tmp_939"/></StgValue>
</operation>

<operation id="2181" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:851  %tmp_1686_3_6 = icmp ne i15 %tmp_939, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_6"/></StgValue>
</operation>

<operation id="2182" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:852  %qb_assign_2_3_6 = and i1 %tmp_1686_3_6, %tmp_1873

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_6"/></StgValue>
</operation>

<operation id="2183" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:853  %tmp_1687_3_6 = zext i1 %qb_assign_2_3_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_6"/></StgValue>
</operation>

<operation id="2184" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:854  %p_Val2_662_3_6 = add nsw i32 %p_Val2_660_3_6, %tmp_1687_3_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_6"/></StgValue>
</operation>

<operation id="2185" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:855  %OP1_V_3_7 = sext i32 %BlockBuffer_val_3_V_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_7"/></StgValue>
</operation>

<operation id="2186" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:856  %p_Val2_658_3_7 = mul nsw i64 %OP2_V_3_7, %OP1_V_3_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2187" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:857  %tmp_1679_3_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_7"/></StgValue>
</operation>

<operation id="2188" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:858  %tmp_1679_3_7_cast = sext i48 %tmp_1679_3_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_7_cast"/></StgValue>
</operation>

<operation id="2189" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:859  %p_Val2_659_3_7 = add i64 %p_Val2_658_3_7, %tmp_1679_3_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_7"/></StgValue>
</operation>

<operation id="2190" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:860  %tmp_1875 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1875"/></StgValue>
</operation>

<operation id="2191" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:861  %p_Val2_660_3_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_7"/></StgValue>
</operation>

<operation id="2192" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:862  %tmp_1876 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1876"/></StgValue>
</operation>

<operation id="2193" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:863  %tmp_1877 = trunc i64 %p_Val2_658_3_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_1877"/></StgValue>
</operation>

<operation id="2194" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:864  %tmp_940 = or i1 %tmp_1877, %tmp_1875

]]></Node>
<StgValue><ssdm name="tmp_940"/></StgValue>
</operation>

<operation id="2195" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:865  %tmp_941 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_941"/></StgValue>
</operation>

<operation id="2196" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:866  %tmp_942 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_941, i1 %tmp_940)

]]></Node>
<StgValue><ssdm name="tmp_942"/></StgValue>
</operation>

<operation id="2197" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:867  %tmp_1686_3_7 = icmp ne i15 %tmp_942, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_7"/></StgValue>
</operation>

<operation id="2198" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:868  %qb_assign_2_3_7 = and i1 %tmp_1686_3_7, %tmp_1876

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_7"/></StgValue>
</operation>

<operation id="2199" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:869  %tmp_1687_3_7 = zext i1 %qb_assign_2_3_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_7"/></StgValue>
</operation>

<operation id="2200" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:870  %p_Val2_662_3_7 = add nsw i32 %p_Val2_660_3_7, %tmp_1687_3_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_7"/></StgValue>
</operation>

<operation id="2201" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:871  %OP1_V_3_8 = sext i32 %BlockBuffer_val_3_V_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_8"/></StgValue>
</operation>

<operation id="2202" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:872  %p_Val2_658_3_8 = mul nsw i64 %OP2_V_3_8, %OP1_V_3_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_8"/></StgValue>
</operation>

<operation id="2203" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:873  %tmp_1679_3_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_8"/></StgValue>
</operation>

<operation id="2204" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:874  %tmp_1679_3_8_cast = sext i48 %tmp_1679_3_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_8_cast"/></StgValue>
</operation>

<operation id="2205" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:875  %p_Val2_659_3_8 = add i64 %p_Val2_658_3_8, %tmp_1679_3_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_8"/></StgValue>
</operation>

<operation id="2206" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:876  %tmp_1878 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1878"/></StgValue>
</operation>

<operation id="2207" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:879  %tmp_1880 = trunc i64 %p_Val2_658_3_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_1880"/></StgValue>
</operation>

<operation id="2208" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:880  %tmp_943 = or i1 %tmp_1880, %tmp_1878

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="2209" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:881  %tmp_944 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_944"/></StgValue>
</operation>

<operation id="2210" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:882  %tmp_945 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_944, i1 %tmp_943)

]]></Node>
<StgValue><ssdm name="tmp_945"/></StgValue>
</operation>

<operation id="2211" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:883  %tmp_1686_3_8 = icmp ne i15 %tmp_945, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_8"/></StgValue>
</operation>

<operation id="2212" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:887  %OP1_V_3_9 = sext i32 %BlockBuffer_val_3_V_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_9"/></StgValue>
</operation>

<operation id="2213" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:888  %p_Val2_658_3_9 = mul nsw i64 %OP2_V_3_9, %OP1_V_3_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_9"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2214" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:877  %p_Val2_660_3_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_8"/></StgValue>
</operation>

<operation id="2215" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:878  %tmp_1879 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1879"/></StgValue>
</operation>

<operation id="2216" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:884  %qb_assign_2_3_8 = and i1 %tmp_1686_3_8, %tmp_1879

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_8"/></StgValue>
</operation>

<operation id="2217" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:885  %tmp_1687_3_8 = zext i1 %qb_assign_2_3_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_8"/></StgValue>
</operation>

<operation id="2218" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:886  %p_Val2_662_3_8 = add nsw i32 %p_Val2_660_3_8, %tmp_1687_3_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_8"/></StgValue>
</operation>

<operation id="2219" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:889  %tmp_1679_3_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_9"/></StgValue>
</operation>

<operation id="2220" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:890  %tmp_1679_3_9_cast = sext i48 %tmp_1679_3_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_9_cast"/></StgValue>
</operation>

<operation id="2221" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:891  %p_Val2_659_3_9 = add i64 %p_Val2_658_3_9, %tmp_1679_3_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_9"/></StgValue>
</operation>

<operation id="2222" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:892  %tmp_1881 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1881"/></StgValue>
</operation>

<operation id="2223" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:893  %p_Val2_660_3_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_9"/></StgValue>
</operation>

<operation id="2224" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:894  %tmp_1882 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1882"/></StgValue>
</operation>

<operation id="2225" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:895  %tmp_1883 = trunc i64 %p_Val2_658_3_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_1883"/></StgValue>
</operation>

<operation id="2226" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:896  %tmp_946 = or i1 %tmp_1883, %tmp_1881

]]></Node>
<StgValue><ssdm name="tmp_946"/></StgValue>
</operation>

<operation id="2227" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:897  %tmp_947 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_947"/></StgValue>
</operation>

<operation id="2228" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:898  %tmp_948 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_947, i1 %tmp_946)

]]></Node>
<StgValue><ssdm name="tmp_948"/></StgValue>
</operation>

<operation id="2229" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:899  %tmp_1686_3_9 = icmp ne i15 %tmp_948, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_9"/></StgValue>
</operation>

<operation id="2230" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:900  %qb_assign_2_3_9 = and i1 %tmp_1686_3_9, %tmp_1882

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_9"/></StgValue>
</operation>

<operation id="2231" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:901  %tmp_1687_3_9 = zext i1 %qb_assign_2_3_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_9"/></StgValue>
</operation>

<operation id="2232" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:902  %p_Val2_662_3_9 = add nsw i32 %p_Val2_660_3_9, %tmp_1687_3_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_9"/></StgValue>
</operation>

<operation id="2233" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:903  %OP1_V_3_10 = sext i32 %BlockBuffer_val_3_V_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_10"/></StgValue>
</operation>

<operation id="2234" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:904  %p_Val2_658_3_s = mul nsw i64 %OP2_V_3_s, %OP1_V_3_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_s"/></StgValue>
</operation>

<operation id="2235" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:905  %tmp_1679_3_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_s"/></StgValue>
</operation>

<operation id="2236" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:906  %tmp_1679_3_cast_909 = sext i48 %tmp_1679_3_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_cast_909"/></StgValue>
</operation>

<operation id="2237" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:907  %p_Val2_659_3_s = add i64 %p_Val2_658_3_s, %tmp_1679_3_cast_909

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_s"/></StgValue>
</operation>

<operation id="2238" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:919  %OP1_V_3_11 = sext i32 %BlockBuffer_val_3_V_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_11"/></StgValue>
</operation>

<operation id="2239" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:920  %p_Val2_658_3_10 = mul nsw i64 %OP2_V_3_10, %OP1_V_3_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_10"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2240" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:908  %tmp_1884 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1884"/></StgValue>
</operation>

<operation id="2241" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:909  %p_Val2_660_3_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_s"/></StgValue>
</operation>

<operation id="2242" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:910  %tmp_1885 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1885"/></StgValue>
</operation>

<operation id="2243" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:911  %tmp_1886 = trunc i64 %p_Val2_658_3_s to i1

]]></Node>
<StgValue><ssdm name="tmp_1886"/></StgValue>
</operation>

<operation id="2244" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:912  %tmp_949 = or i1 %tmp_1886, %tmp_1884

]]></Node>
<StgValue><ssdm name="tmp_949"/></StgValue>
</operation>

<operation id="2245" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:913  %tmp_950 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_950"/></StgValue>
</operation>

<operation id="2246" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:914  %tmp_951 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_950, i1 %tmp_949)

]]></Node>
<StgValue><ssdm name="tmp_951"/></StgValue>
</operation>

<operation id="2247" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:915  %tmp_1686_3_s = icmp ne i15 %tmp_951, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_s"/></StgValue>
</operation>

<operation id="2248" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:916  %qb_assign_2_3_s = and i1 %tmp_1686_3_s, %tmp_1885

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_s"/></StgValue>
</operation>

<operation id="2249" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:917  %tmp_1687_3_s = zext i1 %qb_assign_2_3_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_s"/></StgValue>
</operation>

<operation id="2250" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:918  %p_Val2_662_3_s = add nsw i32 %p_Val2_660_3_s, %tmp_1687_3_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_s"/></StgValue>
</operation>

<operation id="2251" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:921  %tmp_1679_3_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_10"/></StgValue>
</operation>

<operation id="2252" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:922  %tmp_1679_3_10_cast = sext i48 %tmp_1679_3_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_10_cast"/></StgValue>
</operation>

<operation id="2253" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:923  %p_Val2_659_3_10 = add i64 %p_Val2_658_3_10, %tmp_1679_3_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_10"/></StgValue>
</operation>

<operation id="2254" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:924  %tmp_1887 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1887"/></StgValue>
</operation>

<operation id="2255" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:925  %p_Val2_660_3_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_10"/></StgValue>
</operation>

<operation id="2256" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:926  %tmp_1888 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1888"/></StgValue>
</operation>

<operation id="2257" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:927  %tmp_1889 = trunc i64 %p_Val2_658_3_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_1889"/></StgValue>
</operation>

<operation id="2258" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:928  %tmp_952 = or i1 %tmp_1889, %tmp_1887

]]></Node>
<StgValue><ssdm name="tmp_952"/></StgValue>
</operation>

<operation id="2259" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:929  %tmp_953 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_953"/></StgValue>
</operation>

<operation id="2260" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:930  %tmp_954 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_953, i1 %tmp_952)

]]></Node>
<StgValue><ssdm name="tmp_954"/></StgValue>
</operation>

<operation id="2261" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:931  %tmp_1686_3_10 = icmp ne i15 %tmp_954, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_10"/></StgValue>
</operation>

<operation id="2262" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:932  %qb_assign_2_3_10 = and i1 %tmp_1686_3_10, %tmp_1888

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_10"/></StgValue>
</operation>

<operation id="2263" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:933  %tmp_1687_3_10 = zext i1 %qb_assign_2_3_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_10"/></StgValue>
</operation>

<operation id="2264" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:934  %p_Val2_662_3_10 = add nsw i32 %p_Val2_660_3_10, %tmp_1687_3_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_10"/></StgValue>
</operation>

<operation id="2265" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:935  %OP1_V_3_12 = sext i32 %BlockBuffer_val_3_V_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_12"/></StgValue>
</operation>

<operation id="2266" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:936  %p_Val2_658_3_11 = mul nsw i64 %OP2_V_3_11, %OP1_V_3_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_11"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2267" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:937  %tmp_1679_3_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_11"/></StgValue>
</operation>

<operation id="2268" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:938  %tmp_1679_3_11_cast = sext i48 %tmp_1679_3_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_11_cast"/></StgValue>
</operation>

<operation id="2269" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:939  %p_Val2_659_3_11 = add i64 %p_Val2_658_3_11, %tmp_1679_3_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_11"/></StgValue>
</operation>

<operation id="2270" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:940  %tmp_1890 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1890"/></StgValue>
</operation>

<operation id="2271" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:941  %p_Val2_660_3_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_11"/></StgValue>
</operation>

<operation id="2272" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:942  %tmp_1891 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1891"/></StgValue>
</operation>

<operation id="2273" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:943  %tmp_1892 = trunc i64 %p_Val2_658_3_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_1892"/></StgValue>
</operation>

<operation id="2274" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:944  %tmp_955 = or i1 %tmp_1892, %tmp_1890

]]></Node>
<StgValue><ssdm name="tmp_955"/></StgValue>
</operation>

<operation id="2275" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:945  %tmp_956 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_956"/></StgValue>
</operation>

<operation id="2276" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:946  %tmp_957 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_956, i1 %tmp_955)

]]></Node>
<StgValue><ssdm name="tmp_957"/></StgValue>
</operation>

<operation id="2277" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:947  %tmp_1686_3_11 = icmp ne i15 %tmp_957, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_11"/></StgValue>
</operation>

<operation id="2278" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:948  %qb_assign_2_3_11 = and i1 %tmp_1686_3_11, %tmp_1891

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_11"/></StgValue>
</operation>

<operation id="2279" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:949  %tmp_1687_3_11 = zext i1 %qb_assign_2_3_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_11"/></StgValue>
</operation>

<operation id="2280" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:950  %p_Val2_662_3_11 = add nsw i32 %p_Val2_660_3_11, %tmp_1687_3_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_11"/></StgValue>
</operation>

<operation id="2281" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:951  %OP1_V_3_13 = sext i32 %BlockBuffer_val_3_V_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_13"/></StgValue>
</operation>

<operation id="2282" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:952  %p_Val2_658_3_12 = mul nsw i64 %OP2_V_3_12, %OP1_V_3_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_12"/></StgValue>
</operation>

<operation id="2283" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:953  %tmp_1679_3_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_12"/></StgValue>
</operation>

<operation id="2284" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:954  %tmp_1679_3_12_cast = sext i48 %tmp_1679_3_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_12_cast"/></StgValue>
</operation>

<operation id="2285" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:955  %p_Val2_659_3_12 = add i64 %p_Val2_658_3_12, %tmp_1679_3_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_12"/></StgValue>
</operation>

<operation id="2286" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:956  %tmp_1893 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1893"/></StgValue>
</operation>

<operation id="2287" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:959  %tmp_1895 = trunc i64 %p_Val2_658_3_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_1895"/></StgValue>
</operation>

<operation id="2288" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:960  %tmp_958 = or i1 %tmp_1895, %tmp_1893

]]></Node>
<StgValue><ssdm name="tmp_958"/></StgValue>
</operation>

<operation id="2289" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:961  %tmp_959 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_959"/></StgValue>
</operation>

<operation id="2290" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:962  %tmp_960 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_959, i1 %tmp_958)

]]></Node>
<StgValue><ssdm name="tmp_960"/></StgValue>
</operation>

<operation id="2291" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:963  %tmp_1686_3_12 = icmp ne i15 %tmp_960, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_12"/></StgValue>
</operation>

<operation id="2292" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:967  %OP1_V_3_s = sext i32 %BlockBuffer_val_3_V_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_s"/></StgValue>
</operation>

<operation id="2293" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:968  %p_Val2_658_3_13 = mul nsw i64 %OP2_V_3_13, %OP1_V_3_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_3_13"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="2294" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:5  %BlockBuffer_val_4_V_28 = load i32* %BlockBuffer_val_4_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_28"/></StgValue>
</operation>

<operation id="2295" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:957  %p_Val2_660_3_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_12"/></StgValue>
</operation>

<operation id="2296" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:958  %tmp_1894 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1894"/></StgValue>
</operation>

<operation id="2297" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:964  %qb_assign_2_3_12 = and i1 %tmp_1686_3_12, %tmp_1894

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_12"/></StgValue>
</operation>

<operation id="2298" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:965  %tmp_1687_3_12 = zext i1 %qb_assign_2_3_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_12"/></StgValue>
</operation>

<operation id="2299" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:966  %p_Val2_662_3_12 = add nsw i32 %p_Val2_660_3_12, %tmp_1687_3_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_12"/></StgValue>
</operation>

<operation id="2300" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:969  %tmp_1679_3_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_3_13"/></StgValue>
</operation>

<operation id="2301" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:970  %tmp_1679_3_13_cast = sext i48 %tmp_1679_3_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_3_13_cast"/></StgValue>
</operation>

<operation id="2302" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:971  %p_Val2_659_3_13 = add i64 %p_Val2_658_3_13, %tmp_1679_3_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_3_13"/></StgValue>
</operation>

<operation id="2303" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:972  %tmp_1896 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_3_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1896"/></StgValue>
</operation>

<operation id="2304" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:973  %p_Val2_660_3_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_3_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_3_13"/></StgValue>
</operation>

<operation id="2305" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:974  %tmp_1897 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_3_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1897"/></StgValue>
</operation>

<operation id="2306" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:975  %tmp_1898 = trunc i64 %p_Val2_658_3_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_1898"/></StgValue>
</operation>

<operation id="2307" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:976  %tmp_961 = or i1 %tmp_1898, %tmp_1896

]]></Node>
<StgValue><ssdm name="tmp_961"/></StgValue>
</operation>

<operation id="2308" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:977  %tmp_962 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_3_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_962"/></StgValue>
</operation>

<operation id="2309" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:978  %tmp_963 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_962, i1 %tmp_961)

]]></Node>
<StgValue><ssdm name="tmp_963"/></StgValue>
</operation>

<operation id="2310" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:979  %tmp_1686_3_13 = icmp ne i15 %tmp_963, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_3_13"/></StgValue>
</operation>

<operation id="2311" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:980  %qb_assign_2_3_13 = and i1 %tmp_1686_3_13, %tmp_1897

]]></Node>
<StgValue><ssdm name="qb_assign_2_3_13"/></StgValue>
</operation>

<operation id="2312" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:981  %tmp_1687_3_13 = zext i1 %qb_assign_2_3_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_3_13"/></StgValue>
</operation>

<operation id="2313" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:982  %p_Val2_662_3_13 = add nsw i32 %p_Val2_660_3_13, %tmp_1687_3_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_3_13"/></StgValue>
</operation>

<operation id="2314" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:983  %OP1_V_4 = sext i32 %BlockBuffer_val_4_V_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="2315" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:984  %p_Val2_658_4 = mul nsw i64 %OP2_V_4, %OP1_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_4"/></StgValue>
</operation>

<operation id="2316" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:985  %tmp_1679_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_3_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4"/></StgValue>
</operation>

<operation id="2317" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:986  %tmp_1679_4_cast = sext i48 %tmp_1679_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_cast"/></StgValue>
</operation>

<operation id="2318" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:987  %p_Val2_659_4 = add i64 %p_Val2_658_4, %tmp_1679_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4"/></StgValue>
</operation>

<operation id="2319" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:999  %OP1_V_4_1 = sext i32 %BlockBuffer_val_4_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_1"/></StgValue>
</operation>

<operation id="2320" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1000  %p_Val2_658_4_1 = mul nsw i64 %OP2_V_4_1, %OP1_V_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_1"/></StgValue>
</operation>

<operation id="2321" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5020" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:164  store i32 %BlockBuffer_val_4_V_14, i32* %BlockBuffer_val_4_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="2322" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:988  %tmp_1899 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1899"/></StgValue>
</operation>

<operation id="2323" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:989  %p_Val2_660_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4"/></StgValue>
</operation>

<operation id="2324" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:990  %tmp_1900 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1900"/></StgValue>
</operation>

<operation id="2325" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:991  %tmp_1901 = trunc i64 %p_Val2_658_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_1901"/></StgValue>
</operation>

<operation id="2326" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:992  %tmp_964 = or i1 %tmp_1901, %tmp_1899

]]></Node>
<StgValue><ssdm name="tmp_964"/></StgValue>
</operation>

<operation id="2327" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:993  %tmp_965 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_965"/></StgValue>
</operation>

<operation id="2328" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:994  %tmp_966 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_965, i1 %tmp_964)

]]></Node>
<StgValue><ssdm name="tmp_966"/></StgValue>
</operation>

<operation id="2329" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:995  %tmp_1686_4 = icmp ne i15 %tmp_966, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4"/></StgValue>
</operation>

<operation id="2330" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:996  %qb_assign_2_4 = and i1 %tmp_1686_4, %tmp_1900

]]></Node>
<StgValue><ssdm name="qb_assign_2_4"/></StgValue>
</operation>

<operation id="2331" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:997  %tmp_1687_4 = zext i1 %qb_assign_2_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4"/></StgValue>
</operation>

<operation id="2332" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:998  %p_Val2_662_4 = add nsw i32 %p_Val2_660_4, %tmp_1687_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_4"/></StgValue>
</operation>

<operation id="2333" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1001  %tmp_1679_4_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_1"/></StgValue>
</operation>

<operation id="2334" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1002  %tmp_1679_4_1_cast = sext i48 %tmp_1679_4_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_1_cast"/></StgValue>
</operation>

<operation id="2335" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1003  %p_Val2_659_4_1 = add i64 %p_Val2_658_4_1, %tmp_1679_4_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_1"/></StgValue>
</operation>

<operation id="2336" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1004  %tmp_1902 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1902"/></StgValue>
</operation>

<operation id="2337" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1005  %p_Val2_660_4_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_1"/></StgValue>
</operation>

<operation id="2338" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1006  %tmp_1903 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1903"/></StgValue>
</operation>

<operation id="2339" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1007  %tmp_1904 = trunc i64 %p_Val2_658_4_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_1904"/></StgValue>
</operation>

<operation id="2340" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1008  %tmp_967 = or i1 %tmp_1904, %tmp_1902

]]></Node>
<StgValue><ssdm name="tmp_967"/></StgValue>
</operation>

<operation id="2341" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1009  %tmp_968 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_968"/></StgValue>
</operation>

<operation id="2342" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1010  %tmp_969 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_968, i1 %tmp_967)

]]></Node>
<StgValue><ssdm name="tmp_969"/></StgValue>
</operation>

<operation id="2343" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1011  %tmp_1686_4_1 = icmp ne i15 %tmp_969, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_1"/></StgValue>
</operation>

<operation id="2344" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1012  %qb_assign_2_4_1 = and i1 %tmp_1686_4_1, %tmp_1903

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_1"/></StgValue>
</operation>

<operation id="2345" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1013  %tmp_1687_4_1 = zext i1 %qb_assign_2_4_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_1"/></StgValue>
</operation>

<operation id="2346" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1014  %p_Val2_662_4_1 = add nsw i32 %p_Val2_660_4_1, %tmp_1687_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_1"/></StgValue>
</operation>

<operation id="2347" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1015  %OP1_V_4_2 = sext i32 %BlockBuffer_val_4_V_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_2"/></StgValue>
</operation>

<operation id="2348" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1016  %p_Val2_658_4_2 = mul nsw i64 %OP2_V_4_2, %OP1_V_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2349" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1017  %tmp_1679_4_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_2"/></StgValue>
</operation>

<operation id="2350" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1018  %tmp_1679_4_2_cast = sext i48 %tmp_1679_4_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_2_cast"/></StgValue>
</operation>

<operation id="2351" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1019  %p_Val2_659_4_2 = add i64 %p_Val2_658_4_2, %tmp_1679_4_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_2"/></StgValue>
</operation>

<operation id="2352" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1020  %tmp_1905 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1905"/></StgValue>
</operation>

<operation id="2353" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1021  %p_Val2_660_4_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_2"/></StgValue>
</operation>

<operation id="2354" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1022  %tmp_1906 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1906"/></StgValue>
</operation>

<operation id="2355" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1023  %tmp_1907 = trunc i64 %p_Val2_658_4_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_1907"/></StgValue>
</operation>

<operation id="2356" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1024  %tmp_970 = or i1 %tmp_1907, %tmp_1905

]]></Node>
<StgValue><ssdm name="tmp_970"/></StgValue>
</operation>

<operation id="2357" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1025  %tmp_971 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_971"/></StgValue>
</operation>

<operation id="2358" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1026  %tmp_972 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_971, i1 %tmp_970)

]]></Node>
<StgValue><ssdm name="tmp_972"/></StgValue>
</operation>

<operation id="2359" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1027  %tmp_1686_4_2 = icmp ne i15 %tmp_972, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_2"/></StgValue>
</operation>

<operation id="2360" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1028  %qb_assign_2_4_2 = and i1 %tmp_1686_4_2, %tmp_1906

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_2"/></StgValue>
</operation>

<operation id="2361" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1029  %tmp_1687_4_2 = zext i1 %qb_assign_2_4_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_2"/></StgValue>
</operation>

<operation id="2362" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1030  %p_Val2_662_4_2 = add nsw i32 %p_Val2_660_4_2, %tmp_1687_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_2"/></StgValue>
</operation>

<operation id="2363" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1031  %OP1_V_4_3 = sext i32 %BlockBuffer_val_4_V_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_3"/></StgValue>
</operation>

<operation id="2364" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1032  %p_Val2_658_4_3 = mul nsw i64 %OP2_V_4_3, %OP1_V_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_3"/></StgValue>
</operation>

<operation id="2365" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1033  %tmp_1679_4_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_3"/></StgValue>
</operation>

<operation id="2366" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1034  %tmp_1679_4_3_cast = sext i48 %tmp_1679_4_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_3_cast"/></StgValue>
</operation>

<operation id="2367" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1035  %p_Val2_659_4_3 = add i64 %p_Val2_658_4_3, %tmp_1679_4_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_3"/></StgValue>
</operation>

<operation id="2368" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1036  %tmp_1908 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1908"/></StgValue>
</operation>

<operation id="2369" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1039  %tmp_1910 = trunc i64 %p_Val2_658_4_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_1910"/></StgValue>
</operation>

<operation id="2370" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1040  %tmp_973 = or i1 %tmp_1910, %tmp_1908

]]></Node>
<StgValue><ssdm name="tmp_973"/></StgValue>
</operation>

<operation id="2371" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1041  %tmp_974 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_974"/></StgValue>
</operation>

<operation id="2372" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1042  %tmp_975 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_974, i1 %tmp_973)

]]></Node>
<StgValue><ssdm name="tmp_975"/></StgValue>
</operation>

<operation id="2373" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1043  %tmp_1686_4_3 = icmp ne i15 %tmp_975, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_3"/></StgValue>
</operation>

<operation id="2374" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1047  %OP1_V_4_4 = sext i32 %BlockBuffer_val_4_V_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_4"/></StgValue>
</operation>

<operation id="2375" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1048  %p_Val2_658_4_4 = mul nsw i64 %OP2_V_4_4, %OP1_V_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2376" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1037  %p_Val2_660_4_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_3"/></StgValue>
</operation>

<operation id="2377" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1038  %tmp_1909 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1909"/></StgValue>
</operation>

<operation id="2378" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1044  %qb_assign_2_4_3 = and i1 %tmp_1686_4_3, %tmp_1909

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_3"/></StgValue>
</operation>

<operation id="2379" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1045  %tmp_1687_4_3 = zext i1 %qb_assign_2_4_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_3"/></StgValue>
</operation>

<operation id="2380" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1046  %p_Val2_662_4_3 = add nsw i32 %p_Val2_660_4_3, %tmp_1687_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_3"/></StgValue>
</operation>

<operation id="2381" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1049  %tmp_1679_4_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_4"/></StgValue>
</operation>

<operation id="2382" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1050  %tmp_1679_4_4_cast = sext i48 %tmp_1679_4_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_4_cast"/></StgValue>
</operation>

<operation id="2383" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1051  %p_Val2_659_4_4 = add i64 %p_Val2_658_4_4, %tmp_1679_4_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_4"/></StgValue>
</operation>

<operation id="2384" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1052  %tmp_1911 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1911"/></StgValue>
</operation>

<operation id="2385" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1053  %p_Val2_660_4_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_4"/></StgValue>
</operation>

<operation id="2386" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1054  %tmp_1912 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1912"/></StgValue>
</operation>

<operation id="2387" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1055  %tmp_1913 = trunc i64 %p_Val2_658_4_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_1913"/></StgValue>
</operation>

<operation id="2388" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1056  %tmp_976 = or i1 %tmp_1913, %tmp_1911

]]></Node>
<StgValue><ssdm name="tmp_976"/></StgValue>
</operation>

<operation id="2389" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1057  %tmp_977 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_977"/></StgValue>
</operation>

<operation id="2390" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1058  %tmp_978 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_977, i1 %tmp_976)

]]></Node>
<StgValue><ssdm name="tmp_978"/></StgValue>
</operation>

<operation id="2391" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1059  %tmp_1686_4_4 = icmp ne i15 %tmp_978, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_4"/></StgValue>
</operation>

<operation id="2392" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1060  %qb_assign_2_4_4 = and i1 %tmp_1686_4_4, %tmp_1912

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_4"/></StgValue>
</operation>

<operation id="2393" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1061  %tmp_1687_4_4 = zext i1 %qb_assign_2_4_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_4"/></StgValue>
</operation>

<operation id="2394" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1062  %p_Val2_662_4_4 = add nsw i32 %p_Val2_660_4_4, %tmp_1687_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_4"/></StgValue>
</operation>

<operation id="2395" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1063  %OP1_V_4_5 = sext i32 %BlockBuffer_val_4_V_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_5"/></StgValue>
</operation>

<operation id="2396" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1064  %p_Val2_658_4_5 = mul nsw i64 %OP2_V_4_5, %OP1_V_4_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_5"/></StgValue>
</operation>

<operation id="2397" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1065  %tmp_1679_4_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_5"/></StgValue>
</operation>

<operation id="2398" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1066  %tmp_1679_4_5_cast = sext i48 %tmp_1679_4_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_5_cast"/></StgValue>
</operation>

<operation id="2399" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1067  %p_Val2_659_4_5 = add i64 %p_Val2_658_4_5, %tmp_1679_4_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_5"/></StgValue>
</operation>

<operation id="2400" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1079  %OP1_V_4_6 = sext i32 %BlockBuffer_val_4_V_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_6"/></StgValue>
</operation>

<operation id="2401" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1080  %p_Val2_658_4_6 = mul nsw i64 %OP2_V_4_6, %OP1_V_4_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2402" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1068  %tmp_1914 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1914"/></StgValue>
</operation>

<operation id="2403" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1069  %p_Val2_660_4_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_5"/></StgValue>
</operation>

<operation id="2404" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1070  %tmp_1915 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1915"/></StgValue>
</operation>

<operation id="2405" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1071  %tmp_1916 = trunc i64 %p_Val2_658_4_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_1916"/></StgValue>
</operation>

<operation id="2406" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1072  %tmp_979 = or i1 %tmp_1916, %tmp_1914

]]></Node>
<StgValue><ssdm name="tmp_979"/></StgValue>
</operation>

<operation id="2407" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1073  %tmp_980 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_980"/></StgValue>
</operation>

<operation id="2408" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1074  %tmp_981 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_980, i1 %tmp_979)

]]></Node>
<StgValue><ssdm name="tmp_981"/></StgValue>
</operation>

<operation id="2409" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1075  %tmp_1686_4_5 = icmp ne i15 %tmp_981, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_5"/></StgValue>
</operation>

<operation id="2410" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1076  %qb_assign_2_4_5 = and i1 %tmp_1686_4_5, %tmp_1915

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_5"/></StgValue>
</operation>

<operation id="2411" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1077  %tmp_1687_4_5 = zext i1 %qb_assign_2_4_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_5"/></StgValue>
</operation>

<operation id="2412" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1078  %p_Val2_662_4_5 = add nsw i32 %p_Val2_660_4_5, %tmp_1687_4_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_5"/></StgValue>
</operation>

<operation id="2413" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1081  %tmp_1679_4_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_6"/></StgValue>
</operation>

<operation id="2414" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1082  %tmp_1679_4_6_cast = sext i48 %tmp_1679_4_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_6_cast"/></StgValue>
</operation>

<operation id="2415" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1083  %p_Val2_659_4_6 = add i64 %p_Val2_658_4_6, %tmp_1679_4_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_6"/></StgValue>
</operation>

<operation id="2416" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1084  %tmp_1917 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1917"/></StgValue>
</operation>

<operation id="2417" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1085  %p_Val2_660_4_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_6"/></StgValue>
</operation>

<operation id="2418" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1086  %tmp_1918 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1918"/></StgValue>
</operation>

<operation id="2419" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1087  %tmp_1919 = trunc i64 %p_Val2_658_4_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_1919"/></StgValue>
</operation>

<operation id="2420" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1088  %tmp_982 = or i1 %tmp_1919, %tmp_1917

]]></Node>
<StgValue><ssdm name="tmp_982"/></StgValue>
</operation>

<operation id="2421" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1089  %tmp_983 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_983"/></StgValue>
</operation>

<operation id="2422" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1090  %tmp_984 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_983, i1 %tmp_982)

]]></Node>
<StgValue><ssdm name="tmp_984"/></StgValue>
</operation>

<operation id="2423" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1091  %tmp_1686_4_6 = icmp ne i15 %tmp_984, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_6"/></StgValue>
</operation>

<operation id="2424" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1092  %qb_assign_2_4_6 = and i1 %tmp_1686_4_6, %tmp_1918

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_6"/></StgValue>
</operation>

<operation id="2425" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1093  %tmp_1687_4_6 = zext i1 %qb_assign_2_4_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_6"/></StgValue>
</operation>

<operation id="2426" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1094  %p_Val2_662_4_6 = add nsw i32 %p_Val2_660_4_6, %tmp_1687_4_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_6"/></StgValue>
</operation>

<operation id="2427" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1095  %OP1_V_4_7 = sext i32 %BlockBuffer_val_4_V_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_7"/></StgValue>
</operation>

<operation id="2428" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1096  %p_Val2_658_4_7 = mul nsw i64 %OP2_V_4_7, %OP1_V_4_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2429" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1097  %tmp_1679_4_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_7"/></StgValue>
</operation>

<operation id="2430" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1098  %tmp_1679_4_7_cast = sext i48 %tmp_1679_4_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_7_cast"/></StgValue>
</operation>

<operation id="2431" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1099  %p_Val2_659_4_7 = add i64 %p_Val2_658_4_7, %tmp_1679_4_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_7"/></StgValue>
</operation>

<operation id="2432" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1100  %tmp_1920 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1920"/></StgValue>
</operation>

<operation id="2433" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1101  %p_Val2_660_4_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_7"/></StgValue>
</operation>

<operation id="2434" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1102  %tmp_1921 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1921"/></StgValue>
</operation>

<operation id="2435" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1103  %tmp_1922 = trunc i64 %p_Val2_658_4_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_1922"/></StgValue>
</operation>

<operation id="2436" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1104  %tmp_985 = or i1 %tmp_1922, %tmp_1920

]]></Node>
<StgValue><ssdm name="tmp_985"/></StgValue>
</operation>

<operation id="2437" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1105  %tmp_986 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_986"/></StgValue>
</operation>

<operation id="2438" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1106  %tmp_987 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_986, i1 %tmp_985)

]]></Node>
<StgValue><ssdm name="tmp_987"/></StgValue>
</operation>

<operation id="2439" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1107  %tmp_1686_4_7 = icmp ne i15 %tmp_987, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_7"/></StgValue>
</operation>

<operation id="2440" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1108  %qb_assign_2_4_7 = and i1 %tmp_1686_4_7, %tmp_1921

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_7"/></StgValue>
</operation>

<operation id="2441" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1109  %tmp_1687_4_7 = zext i1 %qb_assign_2_4_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_7"/></StgValue>
</operation>

<operation id="2442" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1110  %p_Val2_662_4_7 = add nsw i32 %p_Val2_660_4_7, %tmp_1687_4_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_7"/></StgValue>
</operation>

<operation id="2443" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1111  %OP1_V_4_8 = sext i32 %BlockBuffer_val_4_V_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_8"/></StgValue>
</operation>

<operation id="2444" st_id="45" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1112  %p_Val2_658_4_8 = mul nsw i64 %OP2_V_4_8, %OP1_V_4_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_8"/></StgValue>
</operation>

<operation id="2445" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1113  %tmp_1679_4_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_8"/></StgValue>
</operation>

<operation id="2446" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1114  %tmp_1679_4_8_cast = sext i48 %tmp_1679_4_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_8_cast"/></StgValue>
</operation>

<operation id="2447" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1115  %p_Val2_659_4_8 = add i64 %p_Val2_658_4_8, %tmp_1679_4_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_8"/></StgValue>
</operation>

<operation id="2448" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1116  %tmp_1923 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1923"/></StgValue>
</operation>

<operation id="2449" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1119  %tmp_1925 = trunc i64 %p_Val2_658_4_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_1925"/></StgValue>
</operation>

<operation id="2450" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1120  %tmp_988 = or i1 %tmp_1925, %tmp_1923

]]></Node>
<StgValue><ssdm name="tmp_988"/></StgValue>
</operation>

<operation id="2451" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1121  %tmp_989 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_989"/></StgValue>
</operation>

<operation id="2452" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1122  %tmp_990 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_989, i1 %tmp_988)

]]></Node>
<StgValue><ssdm name="tmp_990"/></StgValue>
</operation>

<operation id="2453" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1123  %tmp_1686_4_8 = icmp ne i15 %tmp_990, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_8"/></StgValue>
</operation>

<operation id="2454" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1127  %OP1_V_4_9 = sext i32 %BlockBuffer_val_4_V_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_9"/></StgValue>
</operation>

<operation id="2455" st_id="45" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1128  %p_Val2_658_4_9 = mul nsw i64 %OP2_V_4_9, %OP1_V_4_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_9"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2456" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1117  %p_Val2_660_4_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_8"/></StgValue>
</operation>

<operation id="2457" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1118  %tmp_1924 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1924"/></StgValue>
</operation>

<operation id="2458" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1124  %qb_assign_2_4_8 = and i1 %tmp_1686_4_8, %tmp_1924

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_8"/></StgValue>
</operation>

<operation id="2459" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1125  %tmp_1687_4_8 = zext i1 %qb_assign_2_4_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_8"/></StgValue>
</operation>

<operation id="2460" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1126  %p_Val2_662_4_8 = add nsw i32 %p_Val2_660_4_8, %tmp_1687_4_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_8"/></StgValue>
</operation>

<operation id="2461" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1129  %tmp_1679_4_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_9"/></StgValue>
</operation>

<operation id="2462" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1130  %tmp_1679_4_9_cast = sext i48 %tmp_1679_4_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_9_cast"/></StgValue>
</operation>

<operation id="2463" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1131  %p_Val2_659_4_9 = add i64 %p_Val2_658_4_9, %tmp_1679_4_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_9"/></StgValue>
</operation>

<operation id="2464" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1132  %tmp_1926 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1926"/></StgValue>
</operation>

<operation id="2465" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1133  %p_Val2_660_4_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_9"/></StgValue>
</operation>

<operation id="2466" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1134  %tmp_1927 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1927"/></StgValue>
</operation>

<operation id="2467" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1135  %tmp_1928 = trunc i64 %p_Val2_658_4_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_1928"/></StgValue>
</operation>

<operation id="2468" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1136  %tmp_991 = or i1 %tmp_1928, %tmp_1926

]]></Node>
<StgValue><ssdm name="tmp_991"/></StgValue>
</operation>

<operation id="2469" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1137  %tmp_992 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_992"/></StgValue>
</operation>

<operation id="2470" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1138  %tmp_993 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_992, i1 %tmp_991)

]]></Node>
<StgValue><ssdm name="tmp_993"/></StgValue>
</operation>

<operation id="2471" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1139  %tmp_1686_4_9 = icmp ne i15 %tmp_993, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_9"/></StgValue>
</operation>

<operation id="2472" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1140  %qb_assign_2_4_9 = and i1 %tmp_1686_4_9, %tmp_1927

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_9"/></StgValue>
</operation>

<operation id="2473" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1141  %tmp_1687_4_9 = zext i1 %qb_assign_2_4_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_9"/></StgValue>
</operation>

<operation id="2474" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1142  %p_Val2_662_4_9 = add nsw i32 %p_Val2_660_4_9, %tmp_1687_4_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_9"/></StgValue>
</operation>

<operation id="2475" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1143  %OP1_V_4_10 = sext i32 %BlockBuffer_val_4_V_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_10"/></StgValue>
</operation>

<operation id="2476" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1144  %p_Val2_658_4_s = mul nsw i64 %OP2_V_4_s, %OP1_V_4_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_s"/></StgValue>
</operation>

<operation id="2477" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1145  %tmp_1679_4_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_s"/></StgValue>
</operation>

<operation id="2478" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1146  %tmp_1679_4_cast_910 = sext i48 %tmp_1679_4_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_cast_910"/></StgValue>
</operation>

<operation id="2479" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1147  %p_Val2_659_4_s = add i64 %p_Val2_658_4_s, %tmp_1679_4_cast_910

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_s"/></StgValue>
</operation>

<operation id="2480" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1159  %OP1_V_4_11 = sext i32 %BlockBuffer_val_4_V_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_11"/></StgValue>
</operation>

<operation id="2481" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1160  %p_Val2_658_4_10 = mul nsw i64 %OP2_V_4_10, %OP1_V_4_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_10"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2482" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1148  %tmp_1929 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1929"/></StgValue>
</operation>

<operation id="2483" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1149  %p_Val2_660_4_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_s"/></StgValue>
</operation>

<operation id="2484" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1150  %tmp_1930 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1930"/></StgValue>
</operation>

<operation id="2485" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1151  %tmp_1931 = trunc i64 %p_Val2_658_4_s to i1

]]></Node>
<StgValue><ssdm name="tmp_1931"/></StgValue>
</operation>

<operation id="2486" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1152  %tmp_994 = or i1 %tmp_1931, %tmp_1929

]]></Node>
<StgValue><ssdm name="tmp_994"/></StgValue>
</operation>

<operation id="2487" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1153  %tmp_995 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_995"/></StgValue>
</operation>

<operation id="2488" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1154  %tmp_996 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_995, i1 %tmp_994)

]]></Node>
<StgValue><ssdm name="tmp_996"/></StgValue>
</operation>

<operation id="2489" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1155  %tmp_1686_4_s = icmp ne i15 %tmp_996, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_s"/></StgValue>
</operation>

<operation id="2490" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1156  %qb_assign_2_4_s = and i1 %tmp_1686_4_s, %tmp_1930

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_s"/></StgValue>
</operation>

<operation id="2491" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1157  %tmp_1687_4_s = zext i1 %qb_assign_2_4_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_s"/></StgValue>
</operation>

<operation id="2492" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1158  %p_Val2_662_4_s = add nsw i32 %p_Val2_660_4_s, %tmp_1687_4_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_s"/></StgValue>
</operation>

<operation id="2493" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1161  %tmp_1679_4_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_10"/></StgValue>
</operation>

<operation id="2494" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1162  %tmp_1679_4_10_cast = sext i48 %tmp_1679_4_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_10_cast"/></StgValue>
</operation>

<operation id="2495" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1163  %p_Val2_659_4_10 = add i64 %p_Val2_658_4_10, %tmp_1679_4_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_10"/></StgValue>
</operation>

<operation id="2496" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1164  %tmp_1932 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1932"/></StgValue>
</operation>

<operation id="2497" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1165  %p_Val2_660_4_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_10"/></StgValue>
</operation>

<operation id="2498" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1166  %tmp_1933 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1933"/></StgValue>
</operation>

<operation id="2499" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1167  %tmp_1934 = trunc i64 %p_Val2_658_4_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_1934"/></StgValue>
</operation>

<operation id="2500" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1168  %tmp_997 = or i1 %tmp_1934, %tmp_1932

]]></Node>
<StgValue><ssdm name="tmp_997"/></StgValue>
</operation>

<operation id="2501" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1169  %tmp_998 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_998"/></StgValue>
</operation>

<operation id="2502" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1170  %tmp_999 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_998, i1 %tmp_997)

]]></Node>
<StgValue><ssdm name="tmp_999"/></StgValue>
</operation>

<operation id="2503" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1171  %tmp_1686_4_10 = icmp ne i15 %tmp_999, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_10"/></StgValue>
</operation>

<operation id="2504" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1172  %qb_assign_2_4_10 = and i1 %tmp_1686_4_10, %tmp_1933

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_10"/></StgValue>
</operation>

<operation id="2505" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1173  %tmp_1687_4_10 = zext i1 %qb_assign_2_4_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_10"/></StgValue>
</operation>

<operation id="2506" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1174  %p_Val2_662_4_10 = add nsw i32 %p_Val2_660_4_10, %tmp_1687_4_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_10"/></StgValue>
</operation>

<operation id="2507" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1175  %OP1_V_4_12 = sext i32 %BlockBuffer_val_4_V_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_12"/></StgValue>
</operation>

<operation id="2508" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1176  %p_Val2_658_4_11 = mul nsw i64 %OP2_V_4_11, %OP1_V_4_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_11"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2509" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1177  %tmp_1679_4_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_11"/></StgValue>
</operation>

<operation id="2510" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1178  %tmp_1679_4_11_cast = sext i48 %tmp_1679_4_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_11_cast"/></StgValue>
</operation>

<operation id="2511" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1179  %p_Val2_659_4_11 = add i64 %p_Val2_658_4_11, %tmp_1679_4_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_11"/></StgValue>
</operation>

<operation id="2512" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1180  %tmp_1935 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1935"/></StgValue>
</operation>

<operation id="2513" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1181  %p_Val2_660_4_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_11"/></StgValue>
</operation>

<operation id="2514" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1182  %tmp_1936 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1936"/></StgValue>
</operation>

<operation id="2515" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1183  %tmp_1937 = trunc i64 %p_Val2_658_4_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_1937"/></StgValue>
</operation>

<operation id="2516" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1184  %tmp_1000 = or i1 %tmp_1937, %tmp_1935

]]></Node>
<StgValue><ssdm name="tmp_1000"/></StgValue>
</operation>

<operation id="2517" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1185  %tmp_1001 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1001"/></StgValue>
</operation>

<operation id="2518" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1186  %tmp_1002 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1001, i1 %tmp_1000)

]]></Node>
<StgValue><ssdm name="tmp_1002"/></StgValue>
</operation>

<operation id="2519" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1187  %tmp_1686_4_11 = icmp ne i15 %tmp_1002, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_11"/></StgValue>
</operation>

<operation id="2520" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1188  %qb_assign_2_4_11 = and i1 %tmp_1686_4_11, %tmp_1936

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_11"/></StgValue>
</operation>

<operation id="2521" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1189  %tmp_1687_4_11 = zext i1 %qb_assign_2_4_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_11"/></StgValue>
</operation>

<operation id="2522" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1190  %p_Val2_662_4_11 = add nsw i32 %p_Val2_660_4_11, %tmp_1687_4_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_11"/></StgValue>
</operation>

<operation id="2523" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1191  %OP1_V_4_13 = sext i32 %BlockBuffer_val_4_V_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_13"/></StgValue>
</operation>

<operation id="2524" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1192  %p_Val2_658_4_12 = mul nsw i64 %OP2_V_4_12, %OP1_V_4_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_12"/></StgValue>
</operation>

<operation id="2525" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1193  %tmp_1679_4_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_12"/></StgValue>
</operation>

<operation id="2526" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1194  %tmp_1679_4_12_cast = sext i48 %tmp_1679_4_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_12_cast"/></StgValue>
</operation>

<operation id="2527" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1195  %p_Val2_659_4_12 = add i64 %p_Val2_658_4_12, %tmp_1679_4_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_12"/></StgValue>
</operation>

<operation id="2528" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1196  %tmp_1938 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1938"/></StgValue>
</operation>

<operation id="2529" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1199  %tmp_1940 = trunc i64 %p_Val2_658_4_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_1940"/></StgValue>
</operation>

<operation id="2530" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1200  %tmp_1003 = or i1 %tmp_1940, %tmp_1938

]]></Node>
<StgValue><ssdm name="tmp_1003"/></StgValue>
</operation>

<operation id="2531" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1201  %tmp_1004 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1004"/></StgValue>
</operation>

<operation id="2532" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1202  %tmp_1005 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1004, i1 %tmp_1003)

]]></Node>
<StgValue><ssdm name="tmp_1005"/></StgValue>
</operation>

<operation id="2533" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1203  %tmp_1686_4_12 = icmp ne i15 %tmp_1005, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_12"/></StgValue>
</operation>

<operation id="2534" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1207  %OP1_V_4_s = sext i32 %BlockBuffer_val_4_V_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_s"/></StgValue>
</operation>

<operation id="2535" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1208  %p_Val2_658_4_13 = mul nsw i64 %OP2_V_4_13, %OP1_V_4_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_4_13"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2536" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:7  %BlockBuffer_val_5_V_28 = load i32* %BlockBuffer_val_5_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_5_V_28"/></StgValue>
</operation>

<operation id="2537" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1197  %p_Val2_660_4_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_12"/></StgValue>
</operation>

<operation id="2538" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1198  %tmp_1939 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1939"/></StgValue>
</operation>

<operation id="2539" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1204  %qb_assign_2_4_12 = and i1 %tmp_1686_4_12, %tmp_1939

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_12"/></StgValue>
</operation>

<operation id="2540" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1205  %tmp_1687_4_12 = zext i1 %qb_assign_2_4_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_12"/></StgValue>
</operation>

<operation id="2541" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1206  %p_Val2_662_4_12 = add nsw i32 %p_Val2_660_4_12, %tmp_1687_4_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_12"/></StgValue>
</operation>

<operation id="2542" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1209  %tmp_1679_4_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_4_13"/></StgValue>
</operation>

<operation id="2543" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1210  %tmp_1679_4_13_cast = sext i48 %tmp_1679_4_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_4_13_cast"/></StgValue>
</operation>

<operation id="2544" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1211  %p_Val2_659_4_13 = add i64 %p_Val2_658_4_13, %tmp_1679_4_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_4_13"/></StgValue>
</operation>

<operation id="2545" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1212  %tmp_1941 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_4_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1941"/></StgValue>
</operation>

<operation id="2546" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1213  %p_Val2_660_4_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_4_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_4_13"/></StgValue>
</operation>

<operation id="2547" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1214  %tmp_1942 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_4_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1942"/></StgValue>
</operation>

<operation id="2548" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1215  %tmp_1943 = trunc i64 %p_Val2_658_4_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_1943"/></StgValue>
</operation>

<operation id="2549" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1216  %tmp_1006 = or i1 %tmp_1943, %tmp_1941

]]></Node>
<StgValue><ssdm name="tmp_1006"/></StgValue>
</operation>

<operation id="2550" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1217  %tmp_1007 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_4_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1007"/></StgValue>
</operation>

<operation id="2551" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1218  %tmp_1008 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1007, i1 %tmp_1006)

]]></Node>
<StgValue><ssdm name="tmp_1008"/></StgValue>
</operation>

<operation id="2552" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1219  %tmp_1686_4_13 = icmp ne i15 %tmp_1008, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_4_13"/></StgValue>
</operation>

<operation id="2553" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1220  %qb_assign_2_4_13 = and i1 %tmp_1686_4_13, %tmp_1942

]]></Node>
<StgValue><ssdm name="qb_assign_2_4_13"/></StgValue>
</operation>

<operation id="2554" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1221  %tmp_1687_4_13 = zext i1 %qb_assign_2_4_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_4_13"/></StgValue>
</operation>

<operation id="2555" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1222  %p_Val2_662_4_13 = add nsw i32 %p_Val2_660_4_13, %tmp_1687_4_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_4_13"/></StgValue>
</operation>

<operation id="2556" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1223  %OP1_V_5 = sext i32 %BlockBuffer_val_5_V_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="2557" st_id="49" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1224  %p_Val2_658_5 = mul nsw i64 %OP2_V_5, %OP1_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_5"/></StgValue>
</operation>

<operation id="2558" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1225  %tmp_1679_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_4_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5"/></StgValue>
</operation>

<operation id="2559" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1226  %tmp_1679_5_cast = sext i48 %tmp_1679_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_cast"/></StgValue>
</operation>

<operation id="2560" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1227  %p_Val2_659_5 = add i64 %p_Val2_658_5, %tmp_1679_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5"/></StgValue>
</operation>

<operation id="2561" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1239  %OP1_V_5_1 = sext i32 %BlockBuffer_val_5_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_1"/></StgValue>
</operation>

<operation id="2562" st_id="49" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1240  %p_Val2_658_5_1 = mul nsw i64 %OP2_V_5_1, %OP1_V_5_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_1"/></StgValue>
</operation>

<operation id="2563" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5005" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:149  store i32 %BlockBuffer_val_5_V_14, i32* %BlockBuffer_val_5_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2564" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1228  %tmp_1944 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1944"/></StgValue>
</operation>

<operation id="2565" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1229  %p_Val2_660_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5"/></StgValue>
</operation>

<operation id="2566" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1230  %tmp_1945 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1945"/></StgValue>
</operation>

<operation id="2567" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1231  %tmp_1946 = trunc i64 %p_Val2_658_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_1946"/></StgValue>
</operation>

<operation id="2568" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1232  %tmp_1009 = or i1 %tmp_1946, %tmp_1944

]]></Node>
<StgValue><ssdm name="tmp_1009"/></StgValue>
</operation>

<operation id="2569" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1233  %tmp_1010 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1010"/></StgValue>
</operation>

<operation id="2570" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1234  %tmp_1011 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1010, i1 %tmp_1009)

]]></Node>
<StgValue><ssdm name="tmp_1011"/></StgValue>
</operation>

<operation id="2571" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1235  %tmp_1686_5 = icmp ne i15 %tmp_1011, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5"/></StgValue>
</operation>

<operation id="2572" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1236  %qb_assign_2_5 = and i1 %tmp_1686_5, %tmp_1945

]]></Node>
<StgValue><ssdm name="qb_assign_2_5"/></StgValue>
</operation>

<operation id="2573" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1237  %tmp_1687_5 = zext i1 %qb_assign_2_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5"/></StgValue>
</operation>

<operation id="2574" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1238  %p_Val2_662_5 = add nsw i32 %p_Val2_660_5, %tmp_1687_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_5"/></StgValue>
</operation>

<operation id="2575" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1241  %tmp_1679_5_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_1"/></StgValue>
</operation>

<operation id="2576" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1242  %tmp_1679_5_1_cast = sext i48 %tmp_1679_5_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_1_cast"/></StgValue>
</operation>

<operation id="2577" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1243  %p_Val2_659_5_1 = add i64 %p_Val2_658_5_1, %tmp_1679_5_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_1"/></StgValue>
</operation>

<operation id="2578" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1244  %tmp_1947 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1947"/></StgValue>
</operation>

<operation id="2579" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1245  %p_Val2_660_5_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_1"/></StgValue>
</operation>

<operation id="2580" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1246  %tmp_1948 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1948"/></StgValue>
</operation>

<operation id="2581" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1247  %tmp_1949 = trunc i64 %p_Val2_658_5_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_1949"/></StgValue>
</operation>

<operation id="2582" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1248  %tmp_1012 = or i1 %tmp_1949, %tmp_1947

]]></Node>
<StgValue><ssdm name="tmp_1012"/></StgValue>
</operation>

<operation id="2583" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1249  %tmp_1013 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1013"/></StgValue>
</operation>

<operation id="2584" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1250  %tmp_1014 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1013, i1 %tmp_1012)

]]></Node>
<StgValue><ssdm name="tmp_1014"/></StgValue>
</operation>

<operation id="2585" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1251  %tmp_1686_5_1 = icmp ne i15 %tmp_1014, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_1"/></StgValue>
</operation>

<operation id="2586" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1252  %qb_assign_2_5_1 = and i1 %tmp_1686_5_1, %tmp_1948

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_1"/></StgValue>
</operation>

<operation id="2587" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1253  %tmp_1687_5_1 = zext i1 %qb_assign_2_5_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_1"/></StgValue>
</operation>

<operation id="2588" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1254  %p_Val2_662_5_1 = add nsw i32 %p_Val2_660_5_1, %tmp_1687_5_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_1"/></StgValue>
</operation>

<operation id="2589" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1255  %OP1_V_5_2 = sext i32 %BlockBuffer_val_5_V_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_2"/></StgValue>
</operation>

<operation id="2590" st_id="50" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1256  %p_Val2_658_5_2 = mul nsw i64 %OP2_V_5_2, %OP1_V_5_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2591" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1257  %tmp_1679_5_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_2"/></StgValue>
</operation>

<operation id="2592" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1258  %tmp_1679_5_2_cast = sext i48 %tmp_1679_5_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_2_cast"/></StgValue>
</operation>

<operation id="2593" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1259  %p_Val2_659_5_2 = add i64 %p_Val2_658_5_2, %tmp_1679_5_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_2"/></StgValue>
</operation>

<operation id="2594" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1260  %tmp_1950 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1950"/></StgValue>
</operation>

<operation id="2595" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1261  %p_Val2_660_5_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_2"/></StgValue>
</operation>

<operation id="2596" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1262  %tmp_1951 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1951"/></StgValue>
</operation>

<operation id="2597" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1263  %tmp_1952 = trunc i64 %p_Val2_658_5_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_1952"/></StgValue>
</operation>

<operation id="2598" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1264  %tmp_1015 = or i1 %tmp_1952, %tmp_1950

]]></Node>
<StgValue><ssdm name="tmp_1015"/></StgValue>
</operation>

<operation id="2599" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1265  %tmp_1016 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1016"/></StgValue>
</operation>

<operation id="2600" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1266  %tmp_1017 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1016, i1 %tmp_1015)

]]></Node>
<StgValue><ssdm name="tmp_1017"/></StgValue>
</operation>

<operation id="2601" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1267  %tmp_1686_5_2 = icmp ne i15 %tmp_1017, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_2"/></StgValue>
</operation>

<operation id="2602" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1268  %qb_assign_2_5_2 = and i1 %tmp_1686_5_2, %tmp_1951

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_2"/></StgValue>
</operation>

<operation id="2603" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1269  %tmp_1687_5_2 = zext i1 %qb_assign_2_5_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_2"/></StgValue>
</operation>

<operation id="2604" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1270  %p_Val2_662_5_2 = add nsw i32 %p_Val2_660_5_2, %tmp_1687_5_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_2"/></StgValue>
</operation>

<operation id="2605" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1271  %OP1_V_5_3 = sext i32 %BlockBuffer_val_5_V_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_3"/></StgValue>
</operation>

<operation id="2606" st_id="51" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1272  %p_Val2_658_5_3 = mul nsw i64 %OP2_V_5_3, %OP1_V_5_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_3"/></StgValue>
</operation>

<operation id="2607" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1273  %tmp_1679_5_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_3"/></StgValue>
</operation>

<operation id="2608" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1274  %tmp_1679_5_3_cast = sext i48 %tmp_1679_5_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_3_cast"/></StgValue>
</operation>

<operation id="2609" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1275  %p_Val2_659_5_3 = add i64 %p_Val2_658_5_3, %tmp_1679_5_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_3"/></StgValue>
</operation>

<operation id="2610" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1276  %tmp_1953 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1953"/></StgValue>
</operation>

<operation id="2611" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1279  %tmp_1955 = trunc i64 %p_Val2_658_5_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_1955"/></StgValue>
</operation>

<operation id="2612" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1280  %tmp_1018 = or i1 %tmp_1955, %tmp_1953

]]></Node>
<StgValue><ssdm name="tmp_1018"/></StgValue>
</operation>

<operation id="2613" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1281  %tmp_1019 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1019"/></StgValue>
</operation>

<operation id="2614" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1282  %tmp_1020 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1019, i1 %tmp_1018)

]]></Node>
<StgValue><ssdm name="tmp_1020"/></StgValue>
</operation>

<operation id="2615" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1283  %tmp_1686_5_3 = icmp ne i15 %tmp_1020, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_3"/></StgValue>
</operation>

<operation id="2616" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1287  %OP1_V_5_4 = sext i32 %BlockBuffer_val_5_V_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_4"/></StgValue>
</operation>

<operation id="2617" st_id="51" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1288  %p_Val2_658_5_4 = mul nsw i64 %OP2_V_5_4, %OP1_V_5_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2618" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1277  %p_Val2_660_5_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_3"/></StgValue>
</operation>

<operation id="2619" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1278  %tmp_1954 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1954"/></StgValue>
</operation>

<operation id="2620" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1284  %qb_assign_2_5_3 = and i1 %tmp_1686_5_3, %tmp_1954

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_3"/></StgValue>
</operation>

<operation id="2621" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1285  %tmp_1687_5_3 = zext i1 %qb_assign_2_5_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_3"/></StgValue>
</operation>

<operation id="2622" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1286  %p_Val2_662_5_3 = add nsw i32 %p_Val2_660_5_3, %tmp_1687_5_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_3"/></StgValue>
</operation>

<operation id="2623" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1289  %tmp_1679_5_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_4"/></StgValue>
</operation>

<operation id="2624" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1290  %tmp_1679_5_4_cast = sext i48 %tmp_1679_5_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_4_cast"/></StgValue>
</operation>

<operation id="2625" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1291  %p_Val2_659_5_4 = add i64 %p_Val2_658_5_4, %tmp_1679_5_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_4"/></StgValue>
</operation>

<operation id="2626" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1292  %tmp_1956 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1956"/></StgValue>
</operation>

<operation id="2627" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1293  %p_Val2_660_5_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_4"/></StgValue>
</operation>

<operation id="2628" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1294  %tmp_1957 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1957"/></StgValue>
</operation>

<operation id="2629" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1295  %tmp_1958 = trunc i64 %p_Val2_658_5_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_1958"/></StgValue>
</operation>

<operation id="2630" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1296  %tmp_1021 = or i1 %tmp_1958, %tmp_1956

]]></Node>
<StgValue><ssdm name="tmp_1021"/></StgValue>
</operation>

<operation id="2631" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1297  %tmp_1022 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1022"/></StgValue>
</operation>

<operation id="2632" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1298  %tmp_1023 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1022, i1 %tmp_1021)

]]></Node>
<StgValue><ssdm name="tmp_1023"/></StgValue>
</operation>

<operation id="2633" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1299  %tmp_1686_5_4 = icmp ne i15 %tmp_1023, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_4"/></StgValue>
</operation>

<operation id="2634" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1300  %qb_assign_2_5_4 = and i1 %tmp_1686_5_4, %tmp_1957

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_4"/></StgValue>
</operation>

<operation id="2635" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1301  %tmp_1687_5_4 = zext i1 %qb_assign_2_5_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_4"/></StgValue>
</operation>

<operation id="2636" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1302  %p_Val2_662_5_4 = add nsw i32 %p_Val2_660_5_4, %tmp_1687_5_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_4"/></StgValue>
</operation>

<operation id="2637" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1303  %OP1_V_5_5 = sext i32 %BlockBuffer_val_5_V_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_5"/></StgValue>
</operation>

<operation id="2638" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1304  %p_Val2_658_5_5 = mul nsw i64 %OP2_V_5_5, %OP1_V_5_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_5"/></StgValue>
</operation>

<operation id="2639" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1305  %tmp_1679_5_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_5"/></StgValue>
</operation>

<operation id="2640" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1306  %tmp_1679_5_5_cast = sext i48 %tmp_1679_5_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_5_cast"/></StgValue>
</operation>

<operation id="2641" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1307  %p_Val2_659_5_5 = add i64 %p_Val2_658_5_5, %tmp_1679_5_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_5"/></StgValue>
</operation>

<operation id="2642" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1319  %OP1_V_5_6 = sext i32 %BlockBuffer_val_5_V_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_6"/></StgValue>
</operation>

<operation id="2643" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1320  %p_Val2_658_5_6 = mul nsw i64 %OP2_V_5_6, %OP1_V_5_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_6"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2644" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1308  %tmp_1959 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1959"/></StgValue>
</operation>

<operation id="2645" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1309  %p_Val2_660_5_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_5"/></StgValue>
</operation>

<operation id="2646" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1310  %tmp_1960 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1960"/></StgValue>
</operation>

<operation id="2647" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1311  %tmp_1961 = trunc i64 %p_Val2_658_5_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_1961"/></StgValue>
</operation>

<operation id="2648" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1312  %tmp_1024 = or i1 %tmp_1961, %tmp_1959

]]></Node>
<StgValue><ssdm name="tmp_1024"/></StgValue>
</operation>

<operation id="2649" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1313  %tmp_1025 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1025"/></StgValue>
</operation>

<operation id="2650" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1314  %tmp_1026 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1025, i1 %tmp_1024)

]]></Node>
<StgValue><ssdm name="tmp_1026"/></StgValue>
</operation>

<operation id="2651" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1315  %tmp_1686_5_5 = icmp ne i15 %tmp_1026, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_5"/></StgValue>
</operation>

<operation id="2652" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1316  %qb_assign_2_5_5 = and i1 %tmp_1686_5_5, %tmp_1960

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_5"/></StgValue>
</operation>

<operation id="2653" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1317  %tmp_1687_5_5 = zext i1 %qb_assign_2_5_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_5"/></StgValue>
</operation>

<operation id="2654" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1318  %p_Val2_662_5_5 = add nsw i32 %p_Val2_660_5_5, %tmp_1687_5_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_5"/></StgValue>
</operation>

<operation id="2655" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1321  %tmp_1679_5_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_6"/></StgValue>
</operation>

<operation id="2656" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1322  %tmp_1679_5_6_cast = sext i48 %tmp_1679_5_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_6_cast"/></StgValue>
</operation>

<operation id="2657" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1323  %p_Val2_659_5_6 = add i64 %p_Val2_658_5_6, %tmp_1679_5_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_6"/></StgValue>
</operation>

<operation id="2658" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1324  %tmp_1962 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1962"/></StgValue>
</operation>

<operation id="2659" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1325  %p_Val2_660_5_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_6"/></StgValue>
</operation>

<operation id="2660" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1326  %tmp_1963 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1963"/></StgValue>
</operation>

<operation id="2661" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1327  %tmp_1964 = trunc i64 %p_Val2_658_5_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_1964"/></StgValue>
</operation>

<operation id="2662" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1328  %tmp_1027 = or i1 %tmp_1964, %tmp_1962

]]></Node>
<StgValue><ssdm name="tmp_1027"/></StgValue>
</operation>

<operation id="2663" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1329  %tmp_1028 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1028"/></StgValue>
</operation>

<operation id="2664" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1330  %tmp_1029 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1028, i1 %tmp_1027)

]]></Node>
<StgValue><ssdm name="tmp_1029"/></StgValue>
</operation>

<operation id="2665" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1331  %tmp_1686_5_6 = icmp ne i15 %tmp_1029, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_6"/></StgValue>
</operation>

<operation id="2666" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1332  %qb_assign_2_5_6 = and i1 %tmp_1686_5_6, %tmp_1963

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_6"/></StgValue>
</operation>

<operation id="2667" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1333  %tmp_1687_5_6 = zext i1 %qb_assign_2_5_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_6"/></StgValue>
</operation>

<operation id="2668" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1334  %p_Val2_662_5_6 = add nsw i32 %p_Val2_660_5_6, %tmp_1687_5_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_6"/></StgValue>
</operation>

<operation id="2669" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1335  %OP1_V_5_7 = sext i32 %BlockBuffer_val_5_V_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_7"/></StgValue>
</operation>

<operation id="2670" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1336  %p_Val2_658_5_7 = mul nsw i64 %OP2_V_5_7, %OP1_V_5_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2671" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1337  %tmp_1679_5_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_7"/></StgValue>
</operation>

<operation id="2672" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1338  %tmp_1679_5_7_cast = sext i48 %tmp_1679_5_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_7_cast"/></StgValue>
</operation>

<operation id="2673" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1339  %p_Val2_659_5_7 = add i64 %p_Val2_658_5_7, %tmp_1679_5_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_7"/></StgValue>
</operation>

<operation id="2674" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1340  %tmp_1965 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1965"/></StgValue>
</operation>

<operation id="2675" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1341  %p_Val2_660_5_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_7"/></StgValue>
</operation>

<operation id="2676" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1342  %tmp_1966 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1966"/></StgValue>
</operation>

<operation id="2677" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1343  %tmp_1967 = trunc i64 %p_Val2_658_5_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_1967"/></StgValue>
</operation>

<operation id="2678" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1344  %tmp_1030 = or i1 %tmp_1967, %tmp_1965

]]></Node>
<StgValue><ssdm name="tmp_1030"/></StgValue>
</operation>

<operation id="2679" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1345  %tmp_1031 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1031"/></StgValue>
</operation>

<operation id="2680" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1346  %tmp_1032 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1031, i1 %tmp_1030)

]]></Node>
<StgValue><ssdm name="tmp_1032"/></StgValue>
</operation>

<operation id="2681" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1347  %tmp_1686_5_7 = icmp ne i15 %tmp_1032, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_7"/></StgValue>
</operation>

<operation id="2682" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1348  %qb_assign_2_5_7 = and i1 %tmp_1686_5_7, %tmp_1966

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_7"/></StgValue>
</operation>

<operation id="2683" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1349  %tmp_1687_5_7 = zext i1 %qb_assign_2_5_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_7"/></StgValue>
</operation>

<operation id="2684" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1350  %p_Val2_662_5_7 = add nsw i32 %p_Val2_660_5_7, %tmp_1687_5_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_7"/></StgValue>
</operation>

<operation id="2685" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1351  %OP1_V_5_8 = sext i32 %BlockBuffer_val_5_V_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_8"/></StgValue>
</operation>

<operation id="2686" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1352  %p_Val2_658_5_8 = mul nsw i64 %OP2_V_5_8, %OP1_V_5_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_8"/></StgValue>
</operation>

<operation id="2687" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1353  %tmp_1679_5_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_8"/></StgValue>
</operation>

<operation id="2688" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1354  %tmp_1679_5_8_cast = sext i48 %tmp_1679_5_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_8_cast"/></StgValue>
</operation>

<operation id="2689" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1355  %p_Val2_659_5_8 = add i64 %p_Val2_658_5_8, %tmp_1679_5_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_8"/></StgValue>
</operation>

<operation id="2690" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1356  %tmp_1968 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1968"/></StgValue>
</operation>

<operation id="2691" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1359  %tmp_1970 = trunc i64 %p_Val2_658_5_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_1970"/></StgValue>
</operation>

<operation id="2692" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1360  %tmp_1033 = or i1 %tmp_1970, %tmp_1968

]]></Node>
<StgValue><ssdm name="tmp_1033"/></StgValue>
</operation>

<operation id="2693" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1361  %tmp_1034 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1034"/></StgValue>
</operation>

<operation id="2694" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1362  %tmp_1035 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1034, i1 %tmp_1033)

]]></Node>
<StgValue><ssdm name="tmp_1035"/></StgValue>
</operation>

<operation id="2695" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1363  %tmp_1686_5_8 = icmp ne i15 %tmp_1035, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_8"/></StgValue>
</operation>

<operation id="2696" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1367  %OP1_V_5_9 = sext i32 %BlockBuffer_val_5_V_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_9"/></StgValue>
</operation>

<operation id="2697" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1368  %p_Val2_658_5_9 = mul nsw i64 %OP2_V_5_9, %OP1_V_5_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2698" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1357  %p_Val2_660_5_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_8"/></StgValue>
</operation>

<operation id="2699" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1358  %tmp_1969 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1969"/></StgValue>
</operation>

<operation id="2700" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1364  %qb_assign_2_5_8 = and i1 %tmp_1686_5_8, %tmp_1969

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_8"/></StgValue>
</operation>

<operation id="2701" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1365  %tmp_1687_5_8 = zext i1 %qb_assign_2_5_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_8"/></StgValue>
</operation>

<operation id="2702" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1366  %p_Val2_662_5_8 = add nsw i32 %p_Val2_660_5_8, %tmp_1687_5_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_8"/></StgValue>
</operation>

<operation id="2703" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1369  %tmp_1679_5_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_9"/></StgValue>
</operation>

<operation id="2704" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1370  %tmp_1679_5_9_cast = sext i48 %tmp_1679_5_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_9_cast"/></StgValue>
</operation>

<operation id="2705" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1371  %p_Val2_659_5_9 = add i64 %p_Val2_658_5_9, %tmp_1679_5_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_9"/></StgValue>
</operation>

<operation id="2706" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1372  %tmp_1971 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1971"/></StgValue>
</operation>

<operation id="2707" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1373  %p_Val2_660_5_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_9"/></StgValue>
</operation>

<operation id="2708" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1374  %tmp_1972 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1972"/></StgValue>
</operation>

<operation id="2709" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1375  %tmp_1973 = trunc i64 %p_Val2_658_5_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_1973"/></StgValue>
</operation>

<operation id="2710" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1376  %tmp_1036 = or i1 %tmp_1973, %tmp_1971

]]></Node>
<StgValue><ssdm name="tmp_1036"/></StgValue>
</operation>

<operation id="2711" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1377  %tmp_1037 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1037"/></StgValue>
</operation>

<operation id="2712" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1378  %tmp_1038 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1037, i1 %tmp_1036)

]]></Node>
<StgValue><ssdm name="tmp_1038"/></StgValue>
</operation>

<operation id="2713" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1379  %tmp_1686_5_9 = icmp ne i15 %tmp_1038, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_9"/></StgValue>
</operation>

<operation id="2714" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1380  %qb_assign_2_5_9 = and i1 %tmp_1686_5_9, %tmp_1972

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_9"/></StgValue>
</operation>

<operation id="2715" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1381  %tmp_1687_5_9 = zext i1 %qb_assign_2_5_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_9"/></StgValue>
</operation>

<operation id="2716" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1382  %p_Val2_662_5_9 = add nsw i32 %p_Val2_660_5_9, %tmp_1687_5_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_9"/></StgValue>
</operation>

<operation id="2717" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1383  %OP1_V_5_10 = sext i32 %BlockBuffer_val_5_V_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_10"/></StgValue>
</operation>

<operation id="2718" st_id="55" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1384  %p_Val2_658_5_s = mul nsw i64 %OP2_V_5_s, %OP1_V_5_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_s"/></StgValue>
</operation>

<operation id="2719" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1385  %tmp_1679_5_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_s"/></StgValue>
</operation>

<operation id="2720" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1386  %tmp_1679_5_cast_911 = sext i48 %tmp_1679_5_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_cast_911"/></StgValue>
</operation>

<operation id="2721" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1387  %p_Val2_659_5_s = add i64 %p_Val2_658_5_s, %tmp_1679_5_cast_911

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_s"/></StgValue>
</operation>

<operation id="2722" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1399  %OP1_V_5_11 = sext i32 %BlockBuffer_val_5_V_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_11"/></StgValue>
</operation>

<operation id="2723" st_id="55" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1400  %p_Val2_658_5_10 = mul nsw i64 %OP2_V_5_10, %OP1_V_5_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_10"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2724" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1388  %tmp_1974 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1974"/></StgValue>
</operation>

<operation id="2725" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1389  %p_Val2_660_5_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_s"/></StgValue>
</operation>

<operation id="2726" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1390  %tmp_1975 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1975"/></StgValue>
</operation>

<operation id="2727" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1391  %tmp_1976 = trunc i64 %p_Val2_658_5_s to i1

]]></Node>
<StgValue><ssdm name="tmp_1976"/></StgValue>
</operation>

<operation id="2728" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1392  %tmp_1039 = or i1 %tmp_1976, %tmp_1974

]]></Node>
<StgValue><ssdm name="tmp_1039"/></StgValue>
</operation>

<operation id="2729" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1393  %tmp_1040 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1040"/></StgValue>
</operation>

<operation id="2730" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1394  %tmp_1041 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1040, i1 %tmp_1039)

]]></Node>
<StgValue><ssdm name="tmp_1041"/></StgValue>
</operation>

<operation id="2731" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1395  %tmp_1686_5_s = icmp ne i15 %tmp_1041, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_s"/></StgValue>
</operation>

<operation id="2732" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1396  %qb_assign_2_5_s = and i1 %tmp_1686_5_s, %tmp_1975

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_s"/></StgValue>
</operation>

<operation id="2733" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1397  %tmp_1687_5_s = zext i1 %qb_assign_2_5_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_s"/></StgValue>
</operation>

<operation id="2734" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1398  %p_Val2_662_5_s = add nsw i32 %p_Val2_660_5_s, %tmp_1687_5_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_s"/></StgValue>
</operation>

<operation id="2735" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1401  %tmp_1679_5_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_10"/></StgValue>
</operation>

<operation id="2736" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1402  %tmp_1679_5_10_cast = sext i48 %tmp_1679_5_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_10_cast"/></StgValue>
</operation>

<operation id="2737" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1403  %p_Val2_659_5_10 = add i64 %p_Val2_658_5_10, %tmp_1679_5_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_10"/></StgValue>
</operation>

<operation id="2738" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1404  %tmp_1977 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1977"/></StgValue>
</operation>

<operation id="2739" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1405  %p_Val2_660_5_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_10"/></StgValue>
</operation>

<operation id="2740" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1406  %tmp_1978 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1978"/></StgValue>
</operation>

<operation id="2741" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1407  %tmp_1979 = trunc i64 %p_Val2_658_5_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_1979"/></StgValue>
</operation>

<operation id="2742" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1408  %tmp_1042 = or i1 %tmp_1979, %tmp_1977

]]></Node>
<StgValue><ssdm name="tmp_1042"/></StgValue>
</operation>

<operation id="2743" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1409  %tmp_1043 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1043"/></StgValue>
</operation>

<operation id="2744" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1410  %tmp_1044 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1043, i1 %tmp_1042)

]]></Node>
<StgValue><ssdm name="tmp_1044"/></StgValue>
</operation>

<operation id="2745" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1411  %tmp_1686_5_10 = icmp ne i15 %tmp_1044, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_10"/></StgValue>
</operation>

<operation id="2746" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1412  %qb_assign_2_5_10 = and i1 %tmp_1686_5_10, %tmp_1978

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_10"/></StgValue>
</operation>

<operation id="2747" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1413  %tmp_1687_5_10 = zext i1 %qb_assign_2_5_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_10"/></StgValue>
</operation>

<operation id="2748" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1414  %p_Val2_662_5_10 = add nsw i32 %p_Val2_660_5_10, %tmp_1687_5_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_10"/></StgValue>
</operation>

<operation id="2749" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1415  %OP1_V_5_12 = sext i32 %BlockBuffer_val_5_V_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_12"/></StgValue>
</operation>

<operation id="2750" st_id="56" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1416  %p_Val2_658_5_11 = mul nsw i64 %OP2_V_5_11, %OP1_V_5_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_11"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2751" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1417  %tmp_1679_5_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_11"/></StgValue>
</operation>

<operation id="2752" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1418  %tmp_1679_5_11_cast = sext i48 %tmp_1679_5_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_11_cast"/></StgValue>
</operation>

<operation id="2753" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1419  %p_Val2_659_5_11 = add i64 %p_Val2_658_5_11, %tmp_1679_5_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_11"/></StgValue>
</operation>

<operation id="2754" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1420  %tmp_1980 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1980"/></StgValue>
</operation>

<operation id="2755" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1421  %p_Val2_660_5_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_11"/></StgValue>
</operation>

<operation id="2756" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1422  %tmp_1981 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1981"/></StgValue>
</operation>

<operation id="2757" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1423  %tmp_1982 = trunc i64 %p_Val2_658_5_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_1982"/></StgValue>
</operation>

<operation id="2758" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1424  %tmp_1045 = or i1 %tmp_1982, %tmp_1980

]]></Node>
<StgValue><ssdm name="tmp_1045"/></StgValue>
</operation>

<operation id="2759" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1425  %tmp_1046 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1046"/></StgValue>
</operation>

<operation id="2760" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1426  %tmp_1047 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1046, i1 %tmp_1045)

]]></Node>
<StgValue><ssdm name="tmp_1047"/></StgValue>
</operation>

<operation id="2761" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1427  %tmp_1686_5_11 = icmp ne i15 %tmp_1047, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_11"/></StgValue>
</operation>

<operation id="2762" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1428  %qb_assign_2_5_11 = and i1 %tmp_1686_5_11, %tmp_1981

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_11"/></StgValue>
</operation>

<operation id="2763" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1429  %tmp_1687_5_11 = zext i1 %qb_assign_2_5_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_11"/></StgValue>
</operation>

<operation id="2764" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1430  %p_Val2_662_5_11 = add nsw i32 %p_Val2_660_5_11, %tmp_1687_5_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_11"/></StgValue>
</operation>

<operation id="2765" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1431  %OP1_V_5_13 = sext i32 %BlockBuffer_val_5_V_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_13"/></StgValue>
</operation>

<operation id="2766" st_id="57" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1432  %p_Val2_658_5_12 = mul nsw i64 %OP2_V_5_12, %OP1_V_5_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_12"/></StgValue>
</operation>

<operation id="2767" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1433  %tmp_1679_5_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_12"/></StgValue>
</operation>

<operation id="2768" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1434  %tmp_1679_5_12_cast = sext i48 %tmp_1679_5_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_12_cast"/></StgValue>
</operation>

<operation id="2769" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1435  %p_Val2_659_5_12 = add i64 %p_Val2_658_5_12, %tmp_1679_5_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_12"/></StgValue>
</operation>

<operation id="2770" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1436  %tmp_1983 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1983"/></StgValue>
</operation>

<operation id="2771" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1439  %tmp_1985 = trunc i64 %p_Val2_658_5_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_1985"/></StgValue>
</operation>

<operation id="2772" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1440  %tmp_1048 = or i1 %tmp_1985, %tmp_1983

]]></Node>
<StgValue><ssdm name="tmp_1048"/></StgValue>
</operation>

<operation id="2773" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1441  %tmp_1049 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1049"/></StgValue>
</operation>

<operation id="2774" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1442  %tmp_1050 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1049, i1 %tmp_1048)

]]></Node>
<StgValue><ssdm name="tmp_1050"/></StgValue>
</operation>

<operation id="2775" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1443  %tmp_1686_5_12 = icmp ne i15 %tmp_1050, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_12"/></StgValue>
</operation>

<operation id="2776" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1447  %OP1_V_5_s = sext i32 %BlockBuffer_val_5_V_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_5_s"/></StgValue>
</operation>

<operation id="2777" st_id="57" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1448  %p_Val2_658_5_13 = mul nsw i64 %OP2_V_5_13, %OP1_V_5_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_5_13"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2778" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:9  %BlockBuffer_val_6_V_28 = load i32* %BlockBuffer_val_6_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_6_V_28"/></StgValue>
</operation>

<operation id="2779" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1437  %p_Val2_660_5_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_12"/></StgValue>
</operation>

<operation id="2780" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1438  %tmp_1984 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1984"/></StgValue>
</operation>

<operation id="2781" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1444  %qb_assign_2_5_12 = and i1 %tmp_1686_5_12, %tmp_1984

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_12"/></StgValue>
</operation>

<operation id="2782" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1445  %tmp_1687_5_12 = zext i1 %qb_assign_2_5_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_12"/></StgValue>
</operation>

<operation id="2783" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1446  %p_Val2_662_5_12 = add nsw i32 %p_Val2_660_5_12, %tmp_1687_5_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_12"/></StgValue>
</operation>

<operation id="2784" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1449  %tmp_1679_5_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_5_13"/></StgValue>
</operation>

<operation id="2785" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1450  %tmp_1679_5_13_cast = sext i48 %tmp_1679_5_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_5_13_cast"/></StgValue>
</operation>

<operation id="2786" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1451  %p_Val2_659_5_13 = add i64 %p_Val2_658_5_13, %tmp_1679_5_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_5_13"/></StgValue>
</operation>

<operation id="2787" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1452  %tmp_1986 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_5_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1986"/></StgValue>
</operation>

<operation id="2788" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1453  %p_Val2_660_5_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_5_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_5_13"/></StgValue>
</operation>

<operation id="2789" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1454  %tmp_1987 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_5_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1987"/></StgValue>
</operation>

<operation id="2790" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1455  %tmp_1988 = trunc i64 %p_Val2_658_5_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_1988"/></StgValue>
</operation>

<operation id="2791" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1456  %tmp_1051 = or i1 %tmp_1988, %tmp_1986

]]></Node>
<StgValue><ssdm name="tmp_1051"/></StgValue>
</operation>

<operation id="2792" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1457  %tmp_1052 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_5_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1052"/></StgValue>
</operation>

<operation id="2793" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1458  %tmp_1053 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1052, i1 %tmp_1051)

]]></Node>
<StgValue><ssdm name="tmp_1053"/></StgValue>
</operation>

<operation id="2794" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1459  %tmp_1686_5_13 = icmp ne i15 %tmp_1053, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_5_13"/></StgValue>
</operation>

<operation id="2795" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1460  %qb_assign_2_5_13 = and i1 %tmp_1686_5_13, %tmp_1987

]]></Node>
<StgValue><ssdm name="qb_assign_2_5_13"/></StgValue>
</operation>

<operation id="2796" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1461  %tmp_1687_5_13 = zext i1 %qb_assign_2_5_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_5_13"/></StgValue>
</operation>

<operation id="2797" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1462  %p_Val2_662_5_13 = add nsw i32 %p_Val2_660_5_13, %tmp_1687_5_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_5_13"/></StgValue>
</operation>

<operation id="2798" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1463  %OP1_V_6 = sext i32 %BlockBuffer_val_6_V_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="2799" st_id="58" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1464  %p_Val2_658_6 = mul nsw i64 %OP2_V_6, %OP1_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_6"/></StgValue>
</operation>

<operation id="2800" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1465  %tmp_1679_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_5_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6"/></StgValue>
</operation>

<operation id="2801" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1466  %tmp_1679_6_cast = sext i48 %tmp_1679_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_cast"/></StgValue>
</operation>

<operation id="2802" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1467  %p_Val2_659_6 = add i64 %p_Val2_658_6, %tmp_1679_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6"/></StgValue>
</operation>

<operation id="2803" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1479  %OP1_V_6_1 = sext i32 %BlockBuffer_val_6_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_1"/></StgValue>
</operation>

<operation id="2804" st_id="58" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1480  %p_Val2_658_6_1 = mul nsw i64 %OP2_V_6_1, %OP1_V_6_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_1"/></StgValue>
</operation>

<operation id="2805" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4990" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:134  store i32 %BlockBuffer_val_6_V_14, i32* %BlockBuffer_val_6_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2806" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1468  %tmp_1989 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1989"/></StgValue>
</operation>

<operation id="2807" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1469  %p_Val2_660_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6"/></StgValue>
</operation>

<operation id="2808" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1470  %tmp_1990 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1990"/></StgValue>
</operation>

<operation id="2809" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1471  %tmp_1991 = trunc i64 %p_Val2_658_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_1991"/></StgValue>
</operation>

<operation id="2810" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1472  %tmp_1054 = or i1 %tmp_1991, %tmp_1989

]]></Node>
<StgValue><ssdm name="tmp_1054"/></StgValue>
</operation>

<operation id="2811" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1473  %tmp_1055 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1055"/></StgValue>
</operation>

<operation id="2812" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1474  %tmp_1056 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1055, i1 %tmp_1054)

]]></Node>
<StgValue><ssdm name="tmp_1056"/></StgValue>
</operation>

<operation id="2813" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1475  %tmp_1686_6 = icmp ne i15 %tmp_1056, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6"/></StgValue>
</operation>

<operation id="2814" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1476  %qb_assign_2_6 = and i1 %tmp_1686_6, %tmp_1990

]]></Node>
<StgValue><ssdm name="qb_assign_2_6"/></StgValue>
</operation>

<operation id="2815" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1477  %tmp_1687_6 = zext i1 %qb_assign_2_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6"/></StgValue>
</operation>

<operation id="2816" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1478  %p_Val2_662_6 = add nsw i32 %p_Val2_660_6, %tmp_1687_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_6"/></StgValue>
</operation>

<operation id="2817" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1481  %tmp_1679_6_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_1"/></StgValue>
</operation>

<operation id="2818" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1482  %tmp_1679_6_1_cast = sext i48 %tmp_1679_6_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_1_cast"/></StgValue>
</operation>

<operation id="2819" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1483  %p_Val2_659_6_1 = add i64 %p_Val2_658_6_1, %tmp_1679_6_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_1"/></StgValue>
</operation>

<operation id="2820" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1484  %tmp_1992 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1992"/></StgValue>
</operation>

<operation id="2821" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1485  %p_Val2_660_6_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_1"/></StgValue>
</operation>

<operation id="2822" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1486  %tmp_1993 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1993"/></StgValue>
</operation>

<operation id="2823" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1487  %tmp_1994 = trunc i64 %p_Val2_658_6_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_1994"/></StgValue>
</operation>

<operation id="2824" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1488  %tmp_1057 = or i1 %tmp_1994, %tmp_1992

]]></Node>
<StgValue><ssdm name="tmp_1057"/></StgValue>
</operation>

<operation id="2825" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1489  %tmp_1058 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1058"/></StgValue>
</operation>

<operation id="2826" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1490  %tmp_1059 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1058, i1 %tmp_1057)

]]></Node>
<StgValue><ssdm name="tmp_1059"/></StgValue>
</operation>

<operation id="2827" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1491  %tmp_1686_6_1 = icmp ne i15 %tmp_1059, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_1"/></StgValue>
</operation>

<operation id="2828" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1492  %qb_assign_2_6_1 = and i1 %tmp_1686_6_1, %tmp_1993

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_1"/></StgValue>
</operation>

<operation id="2829" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1493  %tmp_1687_6_1 = zext i1 %qb_assign_2_6_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_1"/></StgValue>
</operation>

<operation id="2830" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1494  %p_Val2_662_6_1 = add nsw i32 %p_Val2_660_6_1, %tmp_1687_6_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_1"/></StgValue>
</operation>

<operation id="2831" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1495  %OP1_V_6_2 = sext i32 %BlockBuffer_val_6_V_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_2"/></StgValue>
</operation>

<operation id="2832" st_id="59" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1496  %p_Val2_658_6_2 = mul nsw i64 %OP2_V_6_2, %OP1_V_6_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2833" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1497  %tmp_1679_6_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_2"/></StgValue>
</operation>

<operation id="2834" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1498  %tmp_1679_6_2_cast = sext i48 %tmp_1679_6_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_2_cast"/></StgValue>
</operation>

<operation id="2835" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1499  %p_Val2_659_6_2 = add i64 %p_Val2_658_6_2, %tmp_1679_6_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_2"/></StgValue>
</operation>

<operation id="2836" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1500  %tmp_1995 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1995"/></StgValue>
</operation>

<operation id="2837" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1501  %p_Val2_660_6_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_2"/></StgValue>
</operation>

<operation id="2838" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1502  %tmp_1996 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1996"/></StgValue>
</operation>

<operation id="2839" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1503  %tmp_1997 = trunc i64 %p_Val2_658_6_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_1997"/></StgValue>
</operation>

<operation id="2840" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1504  %tmp_1060 = or i1 %tmp_1997, %tmp_1995

]]></Node>
<StgValue><ssdm name="tmp_1060"/></StgValue>
</operation>

<operation id="2841" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1505  %tmp_1061 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1061"/></StgValue>
</operation>

<operation id="2842" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1506  %tmp_1062 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1061, i1 %tmp_1060)

]]></Node>
<StgValue><ssdm name="tmp_1062"/></StgValue>
</operation>

<operation id="2843" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1507  %tmp_1686_6_2 = icmp ne i15 %tmp_1062, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_2"/></StgValue>
</operation>

<operation id="2844" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1508  %qb_assign_2_6_2 = and i1 %tmp_1686_6_2, %tmp_1996

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_2"/></StgValue>
</operation>

<operation id="2845" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1509  %tmp_1687_6_2 = zext i1 %qb_assign_2_6_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_2"/></StgValue>
</operation>

<operation id="2846" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1510  %p_Val2_662_6_2 = add nsw i32 %p_Val2_660_6_2, %tmp_1687_6_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_2"/></StgValue>
</operation>

<operation id="2847" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1511  %OP1_V_6_3 = sext i32 %BlockBuffer_val_6_V_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_3"/></StgValue>
</operation>

<operation id="2848" st_id="60" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1512  %p_Val2_658_6_3 = mul nsw i64 %OP2_V_6_3, %OP1_V_6_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_3"/></StgValue>
</operation>

<operation id="2849" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1513  %tmp_1679_6_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_3"/></StgValue>
</operation>

<operation id="2850" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1514  %tmp_1679_6_3_cast = sext i48 %tmp_1679_6_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_3_cast"/></StgValue>
</operation>

<operation id="2851" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1515  %p_Val2_659_6_3 = add i64 %p_Val2_658_6_3, %tmp_1679_6_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_3"/></StgValue>
</operation>

<operation id="2852" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1516  %tmp_1998 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1998"/></StgValue>
</operation>

<operation id="2853" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1519  %tmp_2000 = trunc i64 %p_Val2_658_6_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_2000"/></StgValue>
</operation>

<operation id="2854" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1520  %tmp_1063 = or i1 %tmp_2000, %tmp_1998

]]></Node>
<StgValue><ssdm name="tmp_1063"/></StgValue>
</operation>

<operation id="2855" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1521  %tmp_1064 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1064"/></StgValue>
</operation>

<operation id="2856" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1522  %tmp_1065 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1064, i1 %tmp_1063)

]]></Node>
<StgValue><ssdm name="tmp_1065"/></StgValue>
</operation>

<operation id="2857" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1523  %tmp_1686_6_3 = icmp ne i15 %tmp_1065, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_3"/></StgValue>
</operation>

<operation id="2858" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1527  %OP1_V_6_4 = sext i32 %BlockBuffer_val_6_V_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_4"/></StgValue>
</operation>

<operation id="2859" st_id="60" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1528  %p_Val2_658_6_4 = mul nsw i64 %OP2_V_6_4, %OP1_V_6_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_4"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2860" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1517  %p_Val2_660_6_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_3"/></StgValue>
</operation>

<operation id="2861" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1518  %tmp_1999 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1999"/></StgValue>
</operation>

<operation id="2862" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1524  %qb_assign_2_6_3 = and i1 %tmp_1686_6_3, %tmp_1999

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_3"/></StgValue>
</operation>

<operation id="2863" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1525  %tmp_1687_6_3 = zext i1 %qb_assign_2_6_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_3"/></StgValue>
</operation>

<operation id="2864" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1526  %p_Val2_662_6_3 = add nsw i32 %p_Val2_660_6_3, %tmp_1687_6_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_3"/></StgValue>
</operation>

<operation id="2865" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1529  %tmp_1679_6_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_4"/></StgValue>
</operation>

<operation id="2866" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1530  %tmp_1679_6_4_cast = sext i48 %tmp_1679_6_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_4_cast"/></StgValue>
</operation>

<operation id="2867" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1531  %p_Val2_659_6_4 = add i64 %p_Val2_658_6_4, %tmp_1679_6_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_4"/></StgValue>
</operation>

<operation id="2868" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1532  %tmp_2001 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2001"/></StgValue>
</operation>

<operation id="2869" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1533  %p_Val2_660_6_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_4"/></StgValue>
</operation>

<operation id="2870" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1534  %tmp_2002 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2002"/></StgValue>
</operation>

<operation id="2871" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1535  %tmp_2003 = trunc i64 %p_Val2_658_6_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_2003"/></StgValue>
</operation>

<operation id="2872" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1536  %tmp_1066 = or i1 %tmp_2003, %tmp_2001

]]></Node>
<StgValue><ssdm name="tmp_1066"/></StgValue>
</operation>

<operation id="2873" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1537  %tmp_1067 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1067"/></StgValue>
</operation>

<operation id="2874" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1538  %tmp_1068 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1067, i1 %tmp_1066)

]]></Node>
<StgValue><ssdm name="tmp_1068"/></StgValue>
</operation>

<operation id="2875" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1539  %tmp_1686_6_4 = icmp ne i15 %tmp_1068, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_4"/></StgValue>
</operation>

<operation id="2876" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1540  %qb_assign_2_6_4 = and i1 %tmp_1686_6_4, %tmp_2002

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_4"/></StgValue>
</operation>

<operation id="2877" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1541  %tmp_1687_6_4 = zext i1 %qb_assign_2_6_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_4"/></StgValue>
</operation>

<operation id="2878" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1542  %p_Val2_662_6_4 = add nsw i32 %p_Val2_660_6_4, %tmp_1687_6_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_4"/></StgValue>
</operation>

<operation id="2879" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1543  %OP1_V_6_5 = sext i32 %BlockBuffer_val_6_V_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_5"/></StgValue>
</operation>

<operation id="2880" st_id="61" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1544  %p_Val2_658_6_5 = mul nsw i64 %OP2_V_6_5, %OP1_V_6_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_5"/></StgValue>
</operation>

<operation id="2881" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1545  %tmp_1679_6_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_5"/></StgValue>
</operation>

<operation id="2882" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1546  %tmp_1679_6_5_cast = sext i48 %tmp_1679_6_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_5_cast"/></StgValue>
</operation>

<operation id="2883" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1547  %p_Val2_659_6_5 = add i64 %p_Val2_658_6_5, %tmp_1679_6_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_5"/></StgValue>
</operation>

<operation id="2884" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1559  %OP1_V_6_6 = sext i32 %BlockBuffer_val_6_V_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_6"/></StgValue>
</operation>

<operation id="2885" st_id="61" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1560  %p_Val2_658_6_6 = mul nsw i64 %OP2_V_6_6, %OP1_V_6_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_6"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2886" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1548  %tmp_2004 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2004"/></StgValue>
</operation>

<operation id="2887" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1549  %p_Val2_660_6_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_5"/></StgValue>
</operation>

<operation id="2888" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1550  %tmp_2005 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2005"/></StgValue>
</operation>

<operation id="2889" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1551  %tmp_2006 = trunc i64 %p_Val2_658_6_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_2006"/></StgValue>
</operation>

<operation id="2890" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1552  %tmp_1069 = or i1 %tmp_2006, %tmp_2004

]]></Node>
<StgValue><ssdm name="tmp_1069"/></StgValue>
</operation>

<operation id="2891" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1553  %tmp_1070 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1070"/></StgValue>
</operation>

<operation id="2892" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1554  %tmp_1071 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1070, i1 %tmp_1069)

]]></Node>
<StgValue><ssdm name="tmp_1071"/></StgValue>
</operation>

<operation id="2893" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1555  %tmp_1686_6_5 = icmp ne i15 %tmp_1071, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_5"/></StgValue>
</operation>

<operation id="2894" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1556  %qb_assign_2_6_5 = and i1 %tmp_1686_6_5, %tmp_2005

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_5"/></StgValue>
</operation>

<operation id="2895" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1557  %tmp_1687_6_5 = zext i1 %qb_assign_2_6_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_5"/></StgValue>
</operation>

<operation id="2896" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1558  %p_Val2_662_6_5 = add nsw i32 %p_Val2_660_6_5, %tmp_1687_6_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_5"/></StgValue>
</operation>

<operation id="2897" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1561  %tmp_1679_6_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_6"/></StgValue>
</operation>

<operation id="2898" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1562  %tmp_1679_6_6_cast = sext i48 %tmp_1679_6_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_6_cast"/></StgValue>
</operation>

<operation id="2899" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1563  %p_Val2_659_6_6 = add i64 %p_Val2_658_6_6, %tmp_1679_6_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_6"/></StgValue>
</operation>

<operation id="2900" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1564  %tmp_2007 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2007"/></StgValue>
</operation>

<operation id="2901" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1565  %p_Val2_660_6_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_6"/></StgValue>
</operation>

<operation id="2902" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1566  %tmp_2008 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2008"/></StgValue>
</operation>

<operation id="2903" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1567  %tmp_2009 = trunc i64 %p_Val2_658_6_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_2009"/></StgValue>
</operation>

<operation id="2904" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1568  %tmp_1072 = or i1 %tmp_2009, %tmp_2007

]]></Node>
<StgValue><ssdm name="tmp_1072"/></StgValue>
</operation>

<operation id="2905" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1569  %tmp_1073 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1073"/></StgValue>
</operation>

<operation id="2906" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1570  %tmp_1074 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1073, i1 %tmp_1072)

]]></Node>
<StgValue><ssdm name="tmp_1074"/></StgValue>
</operation>

<operation id="2907" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1571  %tmp_1686_6_6 = icmp ne i15 %tmp_1074, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_6"/></StgValue>
</operation>

<operation id="2908" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1572  %qb_assign_2_6_6 = and i1 %tmp_1686_6_6, %tmp_2008

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_6"/></StgValue>
</operation>

<operation id="2909" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1573  %tmp_1687_6_6 = zext i1 %qb_assign_2_6_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_6"/></StgValue>
</operation>

<operation id="2910" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1574  %p_Val2_662_6_6 = add nsw i32 %p_Val2_660_6_6, %tmp_1687_6_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_6"/></StgValue>
</operation>

<operation id="2911" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1575  %OP1_V_6_7 = sext i32 %BlockBuffer_val_6_V_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_7"/></StgValue>
</operation>

<operation id="2912" st_id="62" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1576  %p_Val2_658_6_7 = mul nsw i64 %OP2_V_6_7, %OP1_V_6_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_7"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2913" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1577  %tmp_1679_6_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_7"/></StgValue>
</operation>

<operation id="2914" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1578  %tmp_1679_6_7_cast = sext i48 %tmp_1679_6_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_7_cast"/></StgValue>
</operation>

<operation id="2915" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1579  %p_Val2_659_6_7 = add i64 %p_Val2_658_6_7, %tmp_1679_6_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_7"/></StgValue>
</operation>

<operation id="2916" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1580  %tmp_2010 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2010"/></StgValue>
</operation>

<operation id="2917" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1581  %p_Val2_660_6_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_7"/></StgValue>
</operation>

<operation id="2918" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1582  %tmp_2011 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2011"/></StgValue>
</operation>

<operation id="2919" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1583  %tmp_2012 = trunc i64 %p_Val2_658_6_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_2012"/></StgValue>
</operation>

<operation id="2920" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1584  %tmp_1075 = or i1 %tmp_2012, %tmp_2010

]]></Node>
<StgValue><ssdm name="tmp_1075"/></StgValue>
</operation>

<operation id="2921" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1585  %tmp_1076 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1076"/></StgValue>
</operation>

<operation id="2922" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1586  %tmp_1077 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1076, i1 %tmp_1075)

]]></Node>
<StgValue><ssdm name="tmp_1077"/></StgValue>
</operation>

<operation id="2923" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1587  %tmp_1686_6_7 = icmp ne i15 %tmp_1077, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_7"/></StgValue>
</operation>

<operation id="2924" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1588  %qb_assign_2_6_7 = and i1 %tmp_1686_6_7, %tmp_2011

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_7"/></StgValue>
</operation>

<operation id="2925" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1589  %tmp_1687_6_7 = zext i1 %qb_assign_2_6_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_7"/></StgValue>
</operation>

<operation id="2926" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1590  %p_Val2_662_6_7 = add nsw i32 %p_Val2_660_6_7, %tmp_1687_6_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_7"/></StgValue>
</operation>

<operation id="2927" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1591  %OP1_V_6_8 = sext i32 %BlockBuffer_val_6_V_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_8"/></StgValue>
</operation>

<operation id="2928" st_id="63" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1592  %p_Val2_658_6_8 = mul nsw i64 %OP2_V_6_8, %OP1_V_6_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_8"/></StgValue>
</operation>

<operation id="2929" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1593  %tmp_1679_6_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_8"/></StgValue>
</operation>

<operation id="2930" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1594  %tmp_1679_6_8_cast = sext i48 %tmp_1679_6_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_8_cast"/></StgValue>
</operation>

<operation id="2931" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1595  %p_Val2_659_6_8 = add i64 %p_Val2_658_6_8, %tmp_1679_6_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_8"/></StgValue>
</operation>

<operation id="2932" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1596  %tmp_2013 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2013"/></StgValue>
</operation>

<operation id="2933" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1599  %tmp_2015 = trunc i64 %p_Val2_658_6_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_2015"/></StgValue>
</operation>

<operation id="2934" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1600  %tmp_1078 = or i1 %tmp_2015, %tmp_2013

]]></Node>
<StgValue><ssdm name="tmp_1078"/></StgValue>
</operation>

<operation id="2935" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1601  %tmp_1079 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1079"/></StgValue>
</operation>

<operation id="2936" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1602  %tmp_1080 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1079, i1 %tmp_1078)

]]></Node>
<StgValue><ssdm name="tmp_1080"/></StgValue>
</operation>

<operation id="2937" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1603  %tmp_1686_6_8 = icmp ne i15 %tmp_1080, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_8"/></StgValue>
</operation>

<operation id="2938" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1607  %OP1_V_6_9 = sext i32 %BlockBuffer_val_6_V_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_9"/></StgValue>
</operation>

<operation id="2939" st_id="63" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1608  %p_Val2_658_6_9 = mul nsw i64 %OP2_V_6_9, %OP1_V_6_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_9"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2940" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1597  %p_Val2_660_6_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_8"/></StgValue>
</operation>

<operation id="2941" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1598  %tmp_2014 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2014"/></StgValue>
</operation>

<operation id="2942" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1604  %qb_assign_2_6_8 = and i1 %tmp_1686_6_8, %tmp_2014

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_8"/></StgValue>
</operation>

<operation id="2943" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1605  %tmp_1687_6_8 = zext i1 %qb_assign_2_6_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_8"/></StgValue>
</operation>

<operation id="2944" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1606  %p_Val2_662_6_8 = add nsw i32 %p_Val2_660_6_8, %tmp_1687_6_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_8"/></StgValue>
</operation>

<operation id="2945" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1609  %tmp_1679_6_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_9"/></StgValue>
</operation>

<operation id="2946" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1610  %tmp_1679_6_9_cast = sext i48 %tmp_1679_6_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_9_cast"/></StgValue>
</operation>

<operation id="2947" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1611  %p_Val2_659_6_9 = add i64 %p_Val2_658_6_9, %tmp_1679_6_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_9"/></StgValue>
</operation>

<operation id="2948" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1612  %tmp_2016 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2016"/></StgValue>
</operation>

<operation id="2949" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1613  %p_Val2_660_6_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_9"/></StgValue>
</operation>

<operation id="2950" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1614  %tmp_2017 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2017"/></StgValue>
</operation>

<operation id="2951" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1615  %tmp_2018 = trunc i64 %p_Val2_658_6_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_2018"/></StgValue>
</operation>

<operation id="2952" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1616  %tmp_1081 = or i1 %tmp_2018, %tmp_2016

]]></Node>
<StgValue><ssdm name="tmp_1081"/></StgValue>
</operation>

<operation id="2953" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1617  %tmp_1082 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1082"/></StgValue>
</operation>

<operation id="2954" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1618  %tmp_1083 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1082, i1 %tmp_1081)

]]></Node>
<StgValue><ssdm name="tmp_1083"/></StgValue>
</operation>

<operation id="2955" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1619  %tmp_1686_6_9 = icmp ne i15 %tmp_1083, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_9"/></StgValue>
</operation>

<operation id="2956" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1620  %qb_assign_2_6_9 = and i1 %tmp_1686_6_9, %tmp_2017

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_9"/></StgValue>
</operation>

<operation id="2957" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1621  %tmp_1687_6_9 = zext i1 %qb_assign_2_6_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_9"/></StgValue>
</operation>

<operation id="2958" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1622  %p_Val2_662_6_9 = add nsw i32 %p_Val2_660_6_9, %tmp_1687_6_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_9"/></StgValue>
</operation>

<operation id="2959" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1623  %OP1_V_6_10 = sext i32 %BlockBuffer_val_6_V_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_10"/></StgValue>
</operation>

<operation id="2960" st_id="64" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1624  %p_Val2_658_6_s = mul nsw i64 %OP2_V_6_s, %OP1_V_6_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_s"/></StgValue>
</operation>

<operation id="2961" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1625  %tmp_1679_6_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_s"/></StgValue>
</operation>

<operation id="2962" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1626  %tmp_1679_6_cast_912 = sext i48 %tmp_1679_6_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_cast_912"/></StgValue>
</operation>

<operation id="2963" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1627  %p_Val2_659_6_s = add i64 %p_Val2_658_6_s, %tmp_1679_6_cast_912

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_s"/></StgValue>
</operation>

<operation id="2964" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1639  %OP1_V_6_11 = sext i32 %BlockBuffer_val_6_V_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_11"/></StgValue>
</operation>

<operation id="2965" st_id="64" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1640  %p_Val2_658_6_10 = mul nsw i64 %OP2_V_6_10, %OP1_V_6_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2966" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1628  %tmp_2019 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2019"/></StgValue>
</operation>

<operation id="2967" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1629  %p_Val2_660_6_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_s"/></StgValue>
</operation>

<operation id="2968" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1630  %tmp_2020 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2020"/></StgValue>
</operation>

<operation id="2969" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1631  %tmp_2021 = trunc i64 %p_Val2_658_6_s to i1

]]></Node>
<StgValue><ssdm name="tmp_2021"/></StgValue>
</operation>

<operation id="2970" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1632  %tmp_1084 = or i1 %tmp_2021, %tmp_2019

]]></Node>
<StgValue><ssdm name="tmp_1084"/></StgValue>
</operation>

<operation id="2971" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1633  %tmp_1085 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1085"/></StgValue>
</operation>

<operation id="2972" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1634  %tmp_1086 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1085, i1 %tmp_1084)

]]></Node>
<StgValue><ssdm name="tmp_1086"/></StgValue>
</operation>

<operation id="2973" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1635  %tmp_1686_6_s = icmp ne i15 %tmp_1086, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_s"/></StgValue>
</operation>

<operation id="2974" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1636  %qb_assign_2_6_s = and i1 %tmp_1686_6_s, %tmp_2020

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_s"/></StgValue>
</operation>

<operation id="2975" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1637  %tmp_1687_6_s = zext i1 %qb_assign_2_6_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_s"/></StgValue>
</operation>

<operation id="2976" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1638  %p_Val2_662_6_s = add nsw i32 %p_Val2_660_6_s, %tmp_1687_6_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_s"/></StgValue>
</operation>

<operation id="2977" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1641  %tmp_1679_6_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_10"/></StgValue>
</operation>

<operation id="2978" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1642  %tmp_1679_6_10_cast = sext i48 %tmp_1679_6_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_10_cast"/></StgValue>
</operation>

<operation id="2979" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1643  %p_Val2_659_6_10 = add i64 %p_Val2_658_6_10, %tmp_1679_6_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_10"/></StgValue>
</operation>

<operation id="2980" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1644  %tmp_2022 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2022"/></StgValue>
</operation>

<operation id="2981" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1645  %p_Val2_660_6_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_10"/></StgValue>
</operation>

<operation id="2982" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1646  %tmp_2023 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2023"/></StgValue>
</operation>

<operation id="2983" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1647  %tmp_2024 = trunc i64 %p_Val2_658_6_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_2024"/></StgValue>
</operation>

<operation id="2984" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1648  %tmp_1087 = or i1 %tmp_2024, %tmp_2022

]]></Node>
<StgValue><ssdm name="tmp_1087"/></StgValue>
</operation>

<operation id="2985" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1649  %tmp_1088 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1088"/></StgValue>
</operation>

<operation id="2986" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1650  %tmp_1089 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1088, i1 %tmp_1087)

]]></Node>
<StgValue><ssdm name="tmp_1089"/></StgValue>
</operation>

<operation id="2987" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1651  %tmp_1686_6_10 = icmp ne i15 %tmp_1089, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_10"/></StgValue>
</operation>

<operation id="2988" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1652  %qb_assign_2_6_10 = and i1 %tmp_1686_6_10, %tmp_2023

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_10"/></StgValue>
</operation>

<operation id="2989" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1653  %tmp_1687_6_10 = zext i1 %qb_assign_2_6_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_10"/></StgValue>
</operation>

<operation id="2990" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1654  %p_Val2_662_6_10 = add nsw i32 %p_Val2_660_6_10, %tmp_1687_6_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_10"/></StgValue>
</operation>

<operation id="2991" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1655  %OP1_V_6_12 = sext i32 %BlockBuffer_val_6_V_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_12"/></StgValue>
</operation>

<operation id="2992" st_id="65" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1656  %p_Val2_658_6_11 = mul nsw i64 %OP2_V_6_11, %OP1_V_6_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_11"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2993" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1657  %tmp_1679_6_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_11"/></StgValue>
</operation>

<operation id="2994" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1658  %tmp_1679_6_11_cast = sext i48 %tmp_1679_6_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_11_cast"/></StgValue>
</operation>

<operation id="2995" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1659  %p_Val2_659_6_11 = add i64 %p_Val2_658_6_11, %tmp_1679_6_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_11"/></StgValue>
</operation>

<operation id="2996" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1660  %tmp_2025 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2025"/></StgValue>
</operation>

<operation id="2997" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1661  %p_Val2_660_6_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_11"/></StgValue>
</operation>

<operation id="2998" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1662  %tmp_2026 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2026"/></StgValue>
</operation>

<operation id="2999" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1663  %tmp_2027 = trunc i64 %p_Val2_658_6_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_2027"/></StgValue>
</operation>

<operation id="3000" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1664  %tmp_1090 = or i1 %tmp_2027, %tmp_2025

]]></Node>
<StgValue><ssdm name="tmp_1090"/></StgValue>
</operation>

<operation id="3001" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1665  %tmp_1091 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1091"/></StgValue>
</operation>

<operation id="3002" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1666  %tmp_1092 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1091, i1 %tmp_1090)

]]></Node>
<StgValue><ssdm name="tmp_1092"/></StgValue>
</operation>

<operation id="3003" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1667  %tmp_1686_6_11 = icmp ne i15 %tmp_1092, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_11"/></StgValue>
</operation>

<operation id="3004" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1668  %qb_assign_2_6_11 = and i1 %tmp_1686_6_11, %tmp_2026

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_11"/></StgValue>
</operation>

<operation id="3005" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1669  %tmp_1687_6_11 = zext i1 %qb_assign_2_6_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_11"/></StgValue>
</operation>

<operation id="3006" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1670  %p_Val2_662_6_11 = add nsw i32 %p_Val2_660_6_11, %tmp_1687_6_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_11"/></StgValue>
</operation>

<operation id="3007" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1671  %OP1_V_6_13 = sext i32 %BlockBuffer_val_6_V_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_13"/></StgValue>
</operation>

<operation id="3008" st_id="66" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1672  %p_Val2_658_6_12 = mul nsw i64 %OP2_V_6_12, %OP1_V_6_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_12"/></StgValue>
</operation>

<operation id="3009" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1673  %tmp_1679_6_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_12"/></StgValue>
</operation>

<operation id="3010" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1674  %tmp_1679_6_12_cast = sext i48 %tmp_1679_6_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_12_cast"/></StgValue>
</operation>

<operation id="3011" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1675  %p_Val2_659_6_12 = add i64 %p_Val2_658_6_12, %tmp_1679_6_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_12"/></StgValue>
</operation>

<operation id="3012" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1676  %tmp_2028 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2028"/></StgValue>
</operation>

<operation id="3013" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1679  %tmp_2030 = trunc i64 %p_Val2_658_6_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_2030"/></StgValue>
</operation>

<operation id="3014" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1680  %tmp_1093 = or i1 %tmp_2030, %tmp_2028

]]></Node>
<StgValue><ssdm name="tmp_1093"/></StgValue>
</operation>

<operation id="3015" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1681  %tmp_1094 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1094"/></StgValue>
</operation>

<operation id="3016" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1682  %tmp_1095 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1094, i1 %tmp_1093)

]]></Node>
<StgValue><ssdm name="tmp_1095"/></StgValue>
</operation>

<operation id="3017" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1683  %tmp_1686_6_12 = icmp ne i15 %tmp_1095, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_12"/></StgValue>
</operation>

<operation id="3018" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1687  %OP1_V_6_s = sext i32 %BlockBuffer_val_6_V_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_6_s"/></StgValue>
</operation>

<operation id="3019" st_id="66" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1688  %p_Val2_658_6_13 = mul nsw i64 %OP2_V_6_13, %OP1_V_6_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_6_13"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="3020" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:11  %BlockBuffer_val_7_V_28 = load i32* %BlockBuffer_val_7_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_7_V_28"/></StgValue>
</operation>

<operation id="3021" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1677  %p_Val2_660_6_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_12"/></StgValue>
</operation>

<operation id="3022" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1678  %tmp_2029 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2029"/></StgValue>
</operation>

<operation id="3023" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1684  %qb_assign_2_6_12 = and i1 %tmp_1686_6_12, %tmp_2029

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_12"/></StgValue>
</operation>

<operation id="3024" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1685  %tmp_1687_6_12 = zext i1 %qb_assign_2_6_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_12"/></StgValue>
</operation>

<operation id="3025" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1686  %p_Val2_662_6_12 = add nsw i32 %p_Val2_660_6_12, %tmp_1687_6_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_12"/></StgValue>
</operation>

<operation id="3026" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1689  %tmp_1679_6_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_6_13"/></StgValue>
</operation>

<operation id="3027" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1690  %tmp_1679_6_13_cast = sext i48 %tmp_1679_6_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_6_13_cast"/></StgValue>
</operation>

<operation id="3028" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1691  %p_Val2_659_6_13 = add i64 %p_Val2_658_6_13, %tmp_1679_6_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_6_13"/></StgValue>
</operation>

<operation id="3029" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1692  %tmp_2031 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_6_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2031"/></StgValue>
</operation>

<operation id="3030" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1693  %p_Val2_660_6_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_6_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_6_13"/></StgValue>
</operation>

<operation id="3031" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1694  %tmp_2032 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_6_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2032"/></StgValue>
</operation>

<operation id="3032" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1695  %tmp_2033 = trunc i64 %p_Val2_658_6_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_2033"/></StgValue>
</operation>

<operation id="3033" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1696  %tmp_1096 = or i1 %tmp_2033, %tmp_2031

]]></Node>
<StgValue><ssdm name="tmp_1096"/></StgValue>
</operation>

<operation id="3034" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1697  %tmp_1097 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_6_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1097"/></StgValue>
</operation>

<operation id="3035" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1698  %tmp_1098 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1097, i1 %tmp_1096)

]]></Node>
<StgValue><ssdm name="tmp_1098"/></StgValue>
</operation>

<operation id="3036" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1699  %tmp_1686_6_13 = icmp ne i15 %tmp_1098, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_6_13"/></StgValue>
</operation>

<operation id="3037" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1700  %qb_assign_2_6_13 = and i1 %tmp_1686_6_13, %tmp_2032

]]></Node>
<StgValue><ssdm name="qb_assign_2_6_13"/></StgValue>
</operation>

<operation id="3038" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1701  %tmp_1687_6_13 = zext i1 %qb_assign_2_6_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_6_13"/></StgValue>
</operation>

<operation id="3039" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1702  %p_Val2_662_6_13 = add nsw i32 %p_Val2_660_6_13, %tmp_1687_6_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_6_13"/></StgValue>
</operation>

<operation id="3040" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1703  %OP1_V_7 = sext i32 %BlockBuffer_val_7_V_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7"/></StgValue>
</operation>

<operation id="3041" st_id="67" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1704  %p_Val2_658_7 = mul nsw i64 %OP2_V_7, %OP1_V_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_7"/></StgValue>
</operation>

<operation id="3042" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1705  %tmp_1679_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_6_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7"/></StgValue>
</operation>

<operation id="3043" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1706  %tmp_1679_7_cast = sext i48 %tmp_1679_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_cast"/></StgValue>
</operation>

<operation id="3044" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1707  %p_Val2_659_7 = add i64 %p_Val2_658_7, %tmp_1679_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7"/></StgValue>
</operation>

<operation id="3045" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1719  %OP1_V_7_1 = sext i32 %BlockBuffer_val_7_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_1"/></StgValue>
</operation>

<operation id="3046" st_id="67" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1720  %p_Val2_658_7_1 = mul nsw i64 %OP2_V_7_1, %OP1_V_7_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_1"/></StgValue>
</operation>

<operation id="3047" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4978" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:122  store i32 %BlockBuffer_val_7_V_14, i32* %BlockBuffer_val_7_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="3048" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1708  %tmp_2034 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2034"/></StgValue>
</operation>

<operation id="3049" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1709  %p_Val2_660_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7"/></StgValue>
</operation>

<operation id="3050" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1710  %tmp_2035 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2035"/></StgValue>
</operation>

<operation id="3051" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1711  %tmp_2036 = trunc i64 %p_Val2_658_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_2036"/></StgValue>
</operation>

<operation id="3052" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1712  %tmp_1099 = or i1 %tmp_2036, %tmp_2034

]]></Node>
<StgValue><ssdm name="tmp_1099"/></StgValue>
</operation>

<operation id="3053" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1713  %tmp_1100 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1100"/></StgValue>
</operation>

<operation id="3054" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1714  %tmp_1101 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1100, i1 %tmp_1099)

]]></Node>
<StgValue><ssdm name="tmp_1101"/></StgValue>
</operation>

<operation id="3055" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1715  %tmp_1686_7 = icmp ne i15 %tmp_1101, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7"/></StgValue>
</operation>

<operation id="3056" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1716  %qb_assign_2_7 = and i1 %tmp_1686_7, %tmp_2035

]]></Node>
<StgValue><ssdm name="qb_assign_2_7"/></StgValue>
</operation>

<operation id="3057" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1717  %tmp_1687_7 = zext i1 %qb_assign_2_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7"/></StgValue>
</operation>

<operation id="3058" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1718  %p_Val2_662_7 = add nsw i32 %p_Val2_660_7, %tmp_1687_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_7"/></StgValue>
</operation>

<operation id="3059" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1721  %tmp_1679_7_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_1"/></StgValue>
</operation>

<operation id="3060" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1722  %tmp_1679_7_1_cast = sext i48 %tmp_1679_7_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_1_cast"/></StgValue>
</operation>

<operation id="3061" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1723  %p_Val2_659_7_1 = add i64 %p_Val2_658_7_1, %tmp_1679_7_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_1"/></StgValue>
</operation>

<operation id="3062" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1724  %tmp_2037 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2037"/></StgValue>
</operation>

<operation id="3063" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1725  %p_Val2_660_7_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_1"/></StgValue>
</operation>

<operation id="3064" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1726  %tmp_2038 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2038"/></StgValue>
</operation>

<operation id="3065" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1727  %tmp_2039 = trunc i64 %p_Val2_658_7_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_2039"/></StgValue>
</operation>

<operation id="3066" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1728  %tmp_1102 = or i1 %tmp_2039, %tmp_2037

]]></Node>
<StgValue><ssdm name="tmp_1102"/></StgValue>
</operation>

<operation id="3067" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1729  %tmp_1103 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1103"/></StgValue>
</operation>

<operation id="3068" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1730  %tmp_1104 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1103, i1 %tmp_1102)

]]></Node>
<StgValue><ssdm name="tmp_1104"/></StgValue>
</operation>

<operation id="3069" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1731  %tmp_1686_7_1 = icmp ne i15 %tmp_1104, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_1"/></StgValue>
</operation>

<operation id="3070" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1732  %qb_assign_2_7_1 = and i1 %tmp_1686_7_1, %tmp_2038

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_1"/></StgValue>
</operation>

<operation id="3071" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1733  %tmp_1687_7_1 = zext i1 %qb_assign_2_7_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_1"/></StgValue>
</operation>

<operation id="3072" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1734  %p_Val2_662_7_1 = add nsw i32 %p_Val2_660_7_1, %tmp_1687_7_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_1"/></StgValue>
</operation>

<operation id="3073" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1735  %OP1_V_7_2 = sext i32 %BlockBuffer_val_7_V_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_2"/></StgValue>
</operation>

<operation id="3074" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1736  %p_Val2_658_7_2 = mul nsw i64 %OP2_V_7_2, %OP1_V_7_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="3075" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1737  %tmp_1679_7_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_2"/></StgValue>
</operation>

<operation id="3076" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1738  %tmp_1679_7_2_cast = sext i48 %tmp_1679_7_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_2_cast"/></StgValue>
</operation>

<operation id="3077" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1739  %p_Val2_659_7_2 = add i64 %p_Val2_658_7_2, %tmp_1679_7_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_2"/></StgValue>
</operation>

<operation id="3078" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1740  %tmp_2040 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2040"/></StgValue>
</operation>

<operation id="3079" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1741  %p_Val2_660_7_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_2"/></StgValue>
</operation>

<operation id="3080" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1742  %tmp_2041 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2041"/></StgValue>
</operation>

<operation id="3081" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1743  %tmp_2042 = trunc i64 %p_Val2_658_7_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_2042"/></StgValue>
</operation>

<operation id="3082" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1744  %tmp_1105 = or i1 %tmp_2042, %tmp_2040

]]></Node>
<StgValue><ssdm name="tmp_1105"/></StgValue>
</operation>

<operation id="3083" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1745  %tmp_1106 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1106"/></StgValue>
</operation>

<operation id="3084" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1746  %tmp_1107 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1106, i1 %tmp_1105)

]]></Node>
<StgValue><ssdm name="tmp_1107"/></StgValue>
</operation>

<operation id="3085" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1747  %tmp_1686_7_2 = icmp ne i15 %tmp_1107, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_2"/></StgValue>
</operation>

<operation id="3086" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1748  %qb_assign_2_7_2 = and i1 %tmp_1686_7_2, %tmp_2041

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_2"/></StgValue>
</operation>

<operation id="3087" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1749  %tmp_1687_7_2 = zext i1 %qb_assign_2_7_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_2"/></StgValue>
</operation>

<operation id="3088" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1750  %p_Val2_662_7_2 = add nsw i32 %p_Val2_660_7_2, %tmp_1687_7_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_2"/></StgValue>
</operation>

<operation id="3089" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1751  %OP1_V_7_3 = sext i32 %BlockBuffer_val_7_V_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_3"/></StgValue>
</operation>

<operation id="3090" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1752  %p_Val2_658_7_3 = mul nsw i64 %OP2_V_7_3, %OP1_V_7_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_3"/></StgValue>
</operation>

<operation id="3091" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1753  %tmp_1679_7_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_3"/></StgValue>
</operation>

<operation id="3092" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1754  %tmp_1679_7_3_cast = sext i48 %tmp_1679_7_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_3_cast"/></StgValue>
</operation>

<operation id="3093" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1755  %p_Val2_659_7_3 = add i64 %p_Val2_658_7_3, %tmp_1679_7_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_3"/></StgValue>
</operation>

<operation id="3094" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1756  %tmp_2043 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2043"/></StgValue>
</operation>

<operation id="3095" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1759  %tmp_2045 = trunc i64 %p_Val2_658_7_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_2045"/></StgValue>
</operation>

<operation id="3096" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1760  %tmp_1108 = or i1 %tmp_2045, %tmp_2043

]]></Node>
<StgValue><ssdm name="tmp_1108"/></StgValue>
</operation>

<operation id="3097" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1761  %tmp_1109 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1109"/></StgValue>
</operation>

<operation id="3098" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1762  %tmp_1110 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1109, i1 %tmp_1108)

]]></Node>
<StgValue><ssdm name="tmp_1110"/></StgValue>
</operation>

<operation id="3099" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1763  %tmp_1686_7_3 = icmp ne i15 %tmp_1110, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_3"/></StgValue>
</operation>

<operation id="3100" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1767  %OP1_V_7_4 = sext i32 %BlockBuffer_val_7_V_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_4"/></StgValue>
</operation>

<operation id="3101" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1768  %p_Val2_658_7_4 = mul nsw i64 %OP2_V_7_4, %OP1_V_7_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_4"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="3102" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1757  %p_Val2_660_7_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_3"/></StgValue>
</operation>

<operation id="3103" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1758  %tmp_2044 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2044"/></StgValue>
</operation>

<operation id="3104" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1764  %qb_assign_2_7_3 = and i1 %tmp_1686_7_3, %tmp_2044

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_3"/></StgValue>
</operation>

<operation id="3105" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1765  %tmp_1687_7_3 = zext i1 %qb_assign_2_7_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_3"/></StgValue>
</operation>

<operation id="3106" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1766  %p_Val2_662_7_3 = add nsw i32 %p_Val2_660_7_3, %tmp_1687_7_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_3"/></StgValue>
</operation>

<operation id="3107" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1769  %tmp_1679_7_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_4"/></StgValue>
</operation>

<operation id="3108" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1770  %tmp_1679_7_4_cast = sext i48 %tmp_1679_7_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_4_cast"/></StgValue>
</operation>

<operation id="3109" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1771  %p_Val2_659_7_4 = add i64 %p_Val2_658_7_4, %tmp_1679_7_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_4"/></StgValue>
</operation>

<operation id="3110" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1772  %tmp_2046 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2046"/></StgValue>
</operation>

<operation id="3111" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1773  %p_Val2_660_7_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_4"/></StgValue>
</operation>

<operation id="3112" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1774  %tmp_2047 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2047"/></StgValue>
</operation>

<operation id="3113" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1775  %tmp_2048 = trunc i64 %p_Val2_658_7_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_2048"/></StgValue>
</operation>

<operation id="3114" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1776  %tmp_1111 = or i1 %tmp_2048, %tmp_2046

]]></Node>
<StgValue><ssdm name="tmp_1111"/></StgValue>
</operation>

<operation id="3115" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1777  %tmp_1112 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1112"/></StgValue>
</operation>

<operation id="3116" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1778  %tmp_1113 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1112, i1 %tmp_1111)

]]></Node>
<StgValue><ssdm name="tmp_1113"/></StgValue>
</operation>

<operation id="3117" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1779  %tmp_1686_7_4 = icmp ne i15 %tmp_1113, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_4"/></StgValue>
</operation>

<operation id="3118" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1780  %qb_assign_2_7_4 = and i1 %tmp_1686_7_4, %tmp_2047

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_4"/></StgValue>
</operation>

<operation id="3119" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1781  %tmp_1687_7_4 = zext i1 %qb_assign_2_7_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_4"/></StgValue>
</operation>

<operation id="3120" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1782  %p_Val2_662_7_4 = add nsw i32 %p_Val2_660_7_4, %tmp_1687_7_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_4"/></StgValue>
</operation>

<operation id="3121" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1783  %OP1_V_7_5 = sext i32 %BlockBuffer_val_7_V_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_5"/></StgValue>
</operation>

<operation id="3122" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1784  %p_Val2_658_7_5 = mul nsw i64 %OP2_V_7_5, %OP1_V_7_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_5"/></StgValue>
</operation>

<operation id="3123" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1785  %tmp_1679_7_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_5"/></StgValue>
</operation>

<operation id="3124" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1786  %tmp_1679_7_5_cast = sext i48 %tmp_1679_7_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_5_cast"/></StgValue>
</operation>

<operation id="3125" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1787  %p_Val2_659_7_5 = add i64 %p_Val2_658_7_5, %tmp_1679_7_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_5"/></StgValue>
</operation>

<operation id="3126" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1799  %OP1_V_7_6 = sext i32 %BlockBuffer_val_7_V_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_6"/></StgValue>
</operation>

<operation id="3127" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1800  %p_Val2_658_7_6 = mul nsw i64 %OP2_V_7_6, %OP1_V_7_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_6"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="3128" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1788  %tmp_2049 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2049"/></StgValue>
</operation>

<operation id="3129" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1789  %p_Val2_660_7_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_5"/></StgValue>
</operation>

<operation id="3130" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1790  %tmp_2050 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2050"/></StgValue>
</operation>

<operation id="3131" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1791  %tmp_2051 = trunc i64 %p_Val2_658_7_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_2051"/></StgValue>
</operation>

<operation id="3132" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1792  %tmp_1114 = or i1 %tmp_2051, %tmp_2049

]]></Node>
<StgValue><ssdm name="tmp_1114"/></StgValue>
</operation>

<operation id="3133" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1793  %tmp_1115 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1115"/></StgValue>
</operation>

<operation id="3134" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1794  %tmp_1116 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1115, i1 %tmp_1114)

]]></Node>
<StgValue><ssdm name="tmp_1116"/></StgValue>
</operation>

<operation id="3135" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1795  %tmp_1686_7_5 = icmp ne i15 %tmp_1116, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_5"/></StgValue>
</operation>

<operation id="3136" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1796  %qb_assign_2_7_5 = and i1 %tmp_1686_7_5, %tmp_2050

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_5"/></StgValue>
</operation>

<operation id="3137" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1797  %tmp_1687_7_5 = zext i1 %qb_assign_2_7_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_5"/></StgValue>
</operation>

<operation id="3138" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1798  %p_Val2_662_7_5 = add nsw i32 %p_Val2_660_7_5, %tmp_1687_7_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_5"/></StgValue>
</operation>

<operation id="3139" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1801  %tmp_1679_7_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_6"/></StgValue>
</operation>

<operation id="3140" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1802  %tmp_1679_7_6_cast = sext i48 %tmp_1679_7_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_6_cast"/></StgValue>
</operation>

<operation id="3141" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1803  %p_Val2_659_7_6 = add i64 %p_Val2_658_7_6, %tmp_1679_7_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_6"/></StgValue>
</operation>

<operation id="3142" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1804  %tmp_2052 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2052"/></StgValue>
</operation>

<operation id="3143" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1805  %p_Val2_660_7_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_6"/></StgValue>
</operation>

<operation id="3144" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1806  %tmp_2053 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2053"/></StgValue>
</operation>

<operation id="3145" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1807  %tmp_2054 = trunc i64 %p_Val2_658_7_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_2054"/></StgValue>
</operation>

<operation id="3146" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1808  %tmp_1117 = or i1 %tmp_2054, %tmp_2052

]]></Node>
<StgValue><ssdm name="tmp_1117"/></StgValue>
</operation>

<operation id="3147" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1809  %tmp_1118 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1118"/></StgValue>
</operation>

<operation id="3148" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1810  %tmp_1119 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1118, i1 %tmp_1117)

]]></Node>
<StgValue><ssdm name="tmp_1119"/></StgValue>
</operation>

<operation id="3149" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1811  %tmp_1686_7_6 = icmp ne i15 %tmp_1119, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_6"/></StgValue>
</operation>

<operation id="3150" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1812  %qb_assign_2_7_6 = and i1 %tmp_1686_7_6, %tmp_2053

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_6"/></StgValue>
</operation>

<operation id="3151" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1813  %tmp_1687_7_6 = zext i1 %qb_assign_2_7_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_6"/></StgValue>
</operation>

<operation id="3152" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1814  %p_Val2_662_7_6 = add nsw i32 %p_Val2_660_7_6, %tmp_1687_7_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_6"/></StgValue>
</operation>

<operation id="3153" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1815  %OP1_V_7_7 = sext i32 %BlockBuffer_val_7_V_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_7"/></StgValue>
</operation>

<operation id="3154" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1816  %p_Val2_658_7_7 = mul nsw i64 %OP2_V_7_7, %OP1_V_7_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_7"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="3155" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1817  %tmp_1679_7_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_7"/></StgValue>
</operation>

<operation id="3156" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1818  %tmp_1679_7_7_cast = sext i48 %tmp_1679_7_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_7_cast"/></StgValue>
</operation>

<operation id="3157" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1819  %p_Val2_659_7_7 = add i64 %p_Val2_658_7_7, %tmp_1679_7_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_7"/></StgValue>
</operation>

<operation id="3158" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1820  %tmp_2055 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2055"/></StgValue>
</operation>

<operation id="3159" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1821  %p_Val2_660_7_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_7"/></StgValue>
</operation>

<operation id="3160" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1822  %tmp_2056 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2056"/></StgValue>
</operation>

<operation id="3161" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1823  %tmp_2057 = trunc i64 %p_Val2_658_7_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_2057"/></StgValue>
</operation>

<operation id="3162" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1824  %tmp_1120 = or i1 %tmp_2057, %tmp_2055

]]></Node>
<StgValue><ssdm name="tmp_1120"/></StgValue>
</operation>

<operation id="3163" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1825  %tmp_1121 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1121"/></StgValue>
</operation>

<operation id="3164" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1826  %tmp_1122 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1121, i1 %tmp_1120)

]]></Node>
<StgValue><ssdm name="tmp_1122"/></StgValue>
</operation>

<operation id="3165" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1827  %tmp_1686_7_7 = icmp ne i15 %tmp_1122, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_7"/></StgValue>
</operation>

<operation id="3166" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1828  %qb_assign_2_7_7 = and i1 %tmp_1686_7_7, %tmp_2056

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_7"/></StgValue>
</operation>

<operation id="3167" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1829  %tmp_1687_7_7 = zext i1 %qb_assign_2_7_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_7"/></StgValue>
</operation>

<operation id="3168" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1830  %p_Val2_662_7_7 = add nsw i32 %p_Val2_660_7_7, %tmp_1687_7_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_7"/></StgValue>
</operation>

<operation id="3169" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1831  %OP1_V_7_8 = sext i32 %BlockBuffer_val_7_V_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_8"/></StgValue>
</operation>

<operation id="3170" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1832  %p_Val2_658_7_8 = mul nsw i64 %OP2_V_7_8, %OP1_V_7_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_8"/></StgValue>
</operation>

<operation id="3171" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1833  %tmp_1679_7_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_8"/></StgValue>
</operation>

<operation id="3172" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1834  %tmp_1679_7_8_cast = sext i48 %tmp_1679_7_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_8_cast"/></StgValue>
</operation>

<operation id="3173" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1835  %p_Val2_659_7_8 = add i64 %p_Val2_658_7_8, %tmp_1679_7_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_8"/></StgValue>
</operation>

<operation id="3174" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1836  %tmp_2058 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2058"/></StgValue>
</operation>

<operation id="3175" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1839  %tmp_2060 = trunc i64 %p_Val2_658_7_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_2060"/></StgValue>
</operation>

<operation id="3176" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1840  %tmp_1123 = or i1 %tmp_2060, %tmp_2058

]]></Node>
<StgValue><ssdm name="tmp_1123"/></StgValue>
</operation>

<operation id="3177" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1841  %tmp_1124 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1124"/></StgValue>
</operation>

<operation id="3178" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1842  %tmp_1125 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1124, i1 %tmp_1123)

]]></Node>
<StgValue><ssdm name="tmp_1125"/></StgValue>
</operation>

<operation id="3179" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1843  %tmp_1686_7_8 = icmp ne i15 %tmp_1125, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_8"/></StgValue>
</operation>

<operation id="3180" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1847  %OP1_V_7_9 = sext i32 %BlockBuffer_val_7_V_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_9"/></StgValue>
</operation>

<operation id="3181" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1848  %p_Val2_658_7_9 = mul nsw i64 %OP2_V_7_9, %OP1_V_7_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_9"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="3182" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1837  %p_Val2_660_7_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_8"/></StgValue>
</operation>

<operation id="3183" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1838  %tmp_2059 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2059"/></StgValue>
</operation>

<operation id="3184" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1844  %qb_assign_2_7_8 = and i1 %tmp_1686_7_8, %tmp_2059

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_8"/></StgValue>
</operation>

<operation id="3185" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1845  %tmp_1687_7_8 = zext i1 %qb_assign_2_7_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_8"/></StgValue>
</operation>

<operation id="3186" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1846  %p_Val2_662_7_8 = add nsw i32 %p_Val2_660_7_8, %tmp_1687_7_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_8"/></StgValue>
</operation>

<operation id="3187" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1849  %tmp_1679_7_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_9"/></StgValue>
</operation>

<operation id="3188" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1850  %tmp_1679_7_9_cast = sext i48 %tmp_1679_7_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_9_cast"/></StgValue>
</operation>

<operation id="3189" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1851  %p_Val2_659_7_9 = add i64 %p_Val2_658_7_9, %tmp_1679_7_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_9"/></StgValue>
</operation>

<operation id="3190" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1852  %tmp_2061 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2061"/></StgValue>
</operation>

<operation id="3191" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1853  %p_Val2_660_7_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_9"/></StgValue>
</operation>

<operation id="3192" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1854  %tmp_2062 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2062"/></StgValue>
</operation>

<operation id="3193" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1855  %tmp_2063 = trunc i64 %p_Val2_658_7_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_2063"/></StgValue>
</operation>

<operation id="3194" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1856  %tmp_1126 = or i1 %tmp_2063, %tmp_2061

]]></Node>
<StgValue><ssdm name="tmp_1126"/></StgValue>
</operation>

<operation id="3195" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1857  %tmp_1127 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1127"/></StgValue>
</operation>

<operation id="3196" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1858  %tmp_1128 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1127, i1 %tmp_1126)

]]></Node>
<StgValue><ssdm name="tmp_1128"/></StgValue>
</operation>

<operation id="3197" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1859  %tmp_1686_7_9 = icmp ne i15 %tmp_1128, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_9"/></StgValue>
</operation>

<operation id="3198" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1860  %qb_assign_2_7_9 = and i1 %tmp_1686_7_9, %tmp_2062

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_9"/></StgValue>
</operation>

<operation id="3199" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1861  %tmp_1687_7_9 = zext i1 %qb_assign_2_7_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_9"/></StgValue>
</operation>

<operation id="3200" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1862  %p_Val2_662_7_9 = add nsw i32 %p_Val2_660_7_9, %tmp_1687_7_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_9"/></StgValue>
</operation>

<operation id="3201" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1863  %OP1_V_7_10 = sext i32 %BlockBuffer_val_7_V_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_10"/></StgValue>
</operation>

<operation id="3202" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1864  %p_Val2_658_7_s = mul nsw i64 %OP2_V_7_s, %OP1_V_7_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_s"/></StgValue>
</operation>

<operation id="3203" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1865  %tmp_1679_7_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_s"/></StgValue>
</operation>

<operation id="3204" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1866  %tmp_1679_7_cast_913 = sext i48 %tmp_1679_7_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_cast_913"/></StgValue>
</operation>

<operation id="3205" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1867  %p_Val2_659_7_s = add i64 %p_Val2_658_7_s, %tmp_1679_7_cast_913

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_s"/></StgValue>
</operation>

<operation id="3206" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1879  %OP1_V_7_11 = sext i32 %BlockBuffer_val_7_V_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_11"/></StgValue>
</operation>

<operation id="3207" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1880  %p_Val2_658_7_10 = mul nsw i64 %OP2_V_7_10, %OP1_V_7_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_10"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="3208" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1868  %tmp_2064 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2064"/></StgValue>
</operation>

<operation id="3209" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1869  %p_Val2_660_7_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_s"/></StgValue>
</operation>

<operation id="3210" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1870  %tmp_2065 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2065"/></StgValue>
</operation>

<operation id="3211" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1871  %tmp_2066 = trunc i64 %p_Val2_658_7_s to i1

]]></Node>
<StgValue><ssdm name="tmp_2066"/></StgValue>
</operation>

<operation id="3212" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1872  %tmp_1129 = or i1 %tmp_2066, %tmp_2064

]]></Node>
<StgValue><ssdm name="tmp_1129"/></StgValue>
</operation>

<operation id="3213" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1873  %tmp_1130 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1130"/></StgValue>
</operation>

<operation id="3214" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1874  %tmp_1131 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1130, i1 %tmp_1129)

]]></Node>
<StgValue><ssdm name="tmp_1131"/></StgValue>
</operation>

<operation id="3215" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1875  %tmp_1686_7_s = icmp ne i15 %tmp_1131, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_s"/></StgValue>
</operation>

<operation id="3216" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1876  %qb_assign_2_7_s = and i1 %tmp_1686_7_s, %tmp_2065

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_s"/></StgValue>
</operation>

<operation id="3217" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1877  %tmp_1687_7_s = zext i1 %qb_assign_2_7_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_s"/></StgValue>
</operation>

<operation id="3218" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1878  %p_Val2_662_7_s = add nsw i32 %p_Val2_660_7_s, %tmp_1687_7_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_s"/></StgValue>
</operation>

<operation id="3219" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1881  %tmp_1679_7_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_10"/></StgValue>
</operation>

<operation id="3220" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1882  %tmp_1679_7_10_cast = sext i48 %tmp_1679_7_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_10_cast"/></StgValue>
</operation>

<operation id="3221" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1883  %p_Val2_659_7_10 = add i64 %p_Val2_658_7_10, %tmp_1679_7_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_10"/></StgValue>
</operation>

<operation id="3222" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1884  %tmp_2067 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2067"/></StgValue>
</operation>

<operation id="3223" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1885  %p_Val2_660_7_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_10"/></StgValue>
</operation>

<operation id="3224" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1886  %tmp_2068 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2068"/></StgValue>
</operation>

<operation id="3225" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1887  %tmp_2069 = trunc i64 %p_Val2_658_7_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_2069"/></StgValue>
</operation>

<operation id="3226" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1888  %tmp_1132 = or i1 %tmp_2069, %tmp_2067

]]></Node>
<StgValue><ssdm name="tmp_1132"/></StgValue>
</operation>

<operation id="3227" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1889  %tmp_1133 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1133"/></StgValue>
</operation>

<operation id="3228" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1890  %tmp_1134 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1133, i1 %tmp_1132)

]]></Node>
<StgValue><ssdm name="tmp_1134"/></StgValue>
</operation>

<operation id="3229" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1891  %tmp_1686_7_10 = icmp ne i15 %tmp_1134, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_10"/></StgValue>
</operation>

<operation id="3230" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1892  %qb_assign_2_7_10 = and i1 %tmp_1686_7_10, %tmp_2068

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_10"/></StgValue>
</operation>

<operation id="3231" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1893  %tmp_1687_7_10 = zext i1 %qb_assign_2_7_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_10"/></StgValue>
</operation>

<operation id="3232" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1894  %p_Val2_662_7_10 = add nsw i32 %p_Val2_660_7_10, %tmp_1687_7_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_10"/></StgValue>
</operation>

<operation id="3233" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1895  %OP1_V_7_12 = sext i32 %BlockBuffer_val_7_V_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_12"/></StgValue>
</operation>

<operation id="3234" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1896  %p_Val2_658_7_11 = mul nsw i64 %OP2_V_7_11, %OP1_V_7_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_11"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="3235" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1897  %tmp_1679_7_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_11"/></StgValue>
</operation>

<operation id="3236" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1898  %tmp_1679_7_11_cast = sext i48 %tmp_1679_7_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_11_cast"/></StgValue>
</operation>

<operation id="3237" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1899  %p_Val2_659_7_11 = add i64 %p_Val2_658_7_11, %tmp_1679_7_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_11"/></StgValue>
</operation>

<operation id="3238" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1900  %tmp_2070 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2070"/></StgValue>
</operation>

<operation id="3239" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1901  %p_Val2_660_7_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_11"/></StgValue>
</operation>

<operation id="3240" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1902  %tmp_2071 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2071"/></StgValue>
</operation>

<operation id="3241" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1903  %tmp_2072 = trunc i64 %p_Val2_658_7_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_2072"/></StgValue>
</operation>

<operation id="3242" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1904  %tmp_1135 = or i1 %tmp_2072, %tmp_2070

]]></Node>
<StgValue><ssdm name="tmp_1135"/></StgValue>
</operation>

<operation id="3243" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1905  %tmp_1136 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1136"/></StgValue>
</operation>

<operation id="3244" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1906  %tmp_1137 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1136, i1 %tmp_1135)

]]></Node>
<StgValue><ssdm name="tmp_1137"/></StgValue>
</operation>

<operation id="3245" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1907  %tmp_1686_7_11 = icmp ne i15 %tmp_1137, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_11"/></StgValue>
</operation>

<operation id="3246" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1908  %qb_assign_2_7_11 = and i1 %tmp_1686_7_11, %tmp_2071

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_11"/></StgValue>
</operation>

<operation id="3247" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1909  %tmp_1687_7_11 = zext i1 %qb_assign_2_7_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_11"/></StgValue>
</operation>

<operation id="3248" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1910  %p_Val2_662_7_11 = add nsw i32 %p_Val2_660_7_11, %tmp_1687_7_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_11"/></StgValue>
</operation>

<operation id="3249" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1911  %OP1_V_7_13 = sext i32 %BlockBuffer_val_7_V_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_13"/></StgValue>
</operation>

<operation id="3250" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1912  %p_Val2_658_7_12 = mul nsw i64 %OP2_V_7_12, %OP1_V_7_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_12"/></StgValue>
</operation>

<operation id="3251" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1913  %tmp_1679_7_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_12"/></StgValue>
</operation>

<operation id="3252" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1914  %tmp_1679_7_12_cast = sext i48 %tmp_1679_7_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_12_cast"/></StgValue>
</operation>

<operation id="3253" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1915  %p_Val2_659_7_12 = add i64 %p_Val2_658_7_12, %tmp_1679_7_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_12"/></StgValue>
</operation>

<operation id="3254" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1916  %tmp_2073 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2073"/></StgValue>
</operation>

<operation id="3255" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1919  %tmp_2075 = trunc i64 %p_Val2_658_7_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_2075"/></StgValue>
</operation>

<operation id="3256" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1920  %tmp_1138 = or i1 %tmp_2075, %tmp_2073

]]></Node>
<StgValue><ssdm name="tmp_1138"/></StgValue>
</operation>

<operation id="3257" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1921  %tmp_1139 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1139"/></StgValue>
</operation>

<operation id="3258" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1922  %tmp_1140 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1139, i1 %tmp_1138)

]]></Node>
<StgValue><ssdm name="tmp_1140"/></StgValue>
</operation>

<operation id="3259" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1923  %tmp_1686_7_12 = icmp ne i15 %tmp_1140, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_12"/></StgValue>
</operation>

<operation id="3260" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1927  %OP1_V_7_s = sext i32 %BlockBuffer_val_7_V_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_7_s"/></StgValue>
</operation>

<operation id="3261" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1928  %p_Val2_658_7_13 = mul nsw i64 %OP2_V_7_13, %OP1_V_7_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_7_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="3262" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:13  %BlockBuffer_val_8_V_28 = load i32* %BlockBuffer_val_8_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_8_V_28"/></StgValue>
</operation>

<operation id="3263" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1917  %p_Val2_660_7_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_12"/></StgValue>
</operation>

<operation id="3264" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1918  %tmp_2074 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2074"/></StgValue>
</operation>

<operation id="3265" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1924  %qb_assign_2_7_12 = and i1 %tmp_1686_7_12, %tmp_2074

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_12"/></StgValue>
</operation>

<operation id="3266" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1925  %tmp_1687_7_12 = zext i1 %qb_assign_2_7_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_12"/></StgValue>
</operation>

<operation id="3267" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1926  %p_Val2_662_7_12 = add nsw i32 %p_Val2_660_7_12, %tmp_1687_7_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_12"/></StgValue>
</operation>

<operation id="3268" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1929  %tmp_1679_7_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_7_13"/></StgValue>
</operation>

<operation id="3269" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1930  %tmp_1679_7_13_cast = sext i48 %tmp_1679_7_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_7_13_cast"/></StgValue>
</operation>

<operation id="3270" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1931  %p_Val2_659_7_13 = add i64 %p_Val2_658_7_13, %tmp_1679_7_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_7_13"/></StgValue>
</operation>

<operation id="3271" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1932  %tmp_2076 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_7_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2076"/></StgValue>
</operation>

<operation id="3272" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1933  %p_Val2_660_7_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_7_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_7_13"/></StgValue>
</operation>

<operation id="3273" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1934  %tmp_2077 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_7_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2077"/></StgValue>
</operation>

<operation id="3274" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1935  %tmp_2078 = trunc i64 %p_Val2_658_7_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_2078"/></StgValue>
</operation>

<operation id="3275" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1936  %tmp_1141 = or i1 %tmp_2078, %tmp_2076

]]></Node>
<StgValue><ssdm name="tmp_1141"/></StgValue>
</operation>

<operation id="3276" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1937  %tmp_1142 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_7_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1142"/></StgValue>
</operation>

<operation id="3277" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1938  %tmp_1143 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1142, i1 %tmp_1141)

]]></Node>
<StgValue><ssdm name="tmp_1143"/></StgValue>
</operation>

<operation id="3278" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1939  %tmp_1686_7_13 = icmp ne i15 %tmp_1143, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_7_13"/></StgValue>
</operation>

<operation id="3279" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1940  %qb_assign_2_7_13 = and i1 %tmp_1686_7_13, %tmp_2077

]]></Node>
<StgValue><ssdm name="qb_assign_2_7_13"/></StgValue>
</operation>

<operation id="3280" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1941  %tmp_1687_7_13 = zext i1 %qb_assign_2_7_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_7_13"/></StgValue>
</operation>

<operation id="3281" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1942  %p_Val2_662_7_13 = add nsw i32 %p_Val2_660_7_13, %tmp_1687_7_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_7_13"/></StgValue>
</operation>

<operation id="3282" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1943  %OP1_V_8 = sext i32 %BlockBuffer_val_8_V_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8"/></StgValue>
</operation>

<operation id="3283" st_id="76" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1944  %p_Val2_658_8 = mul nsw i64 %OP2_V_8, %OP1_V_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_8"/></StgValue>
</operation>

<operation id="3284" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1945  %tmp_1679_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_7_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8"/></StgValue>
</operation>

<operation id="3285" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1946  %tmp_1679_8_cast = sext i48 %tmp_1679_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_cast"/></StgValue>
</operation>

<operation id="3286" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1947  %p_Val2_659_8 = add i64 %p_Val2_658_8, %tmp_1679_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8"/></StgValue>
</operation>

<operation id="3287" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1959  %OP1_V_8_1 = sext i32 %BlockBuffer_val_8_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_1"/></StgValue>
</operation>

<operation id="3288" st_id="76" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1960  %p_Val2_658_8_1 = mul nsw i64 %OP2_V_8_1, %OP1_V_8_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_1"/></StgValue>
</operation>

<operation id="3289" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4963" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:107  store i32 %BlockBuffer_val_8_V_14, i32* %BlockBuffer_val_8_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="3290" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1948  %tmp_2079 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2079"/></StgValue>
</operation>

<operation id="3291" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1949  %p_Val2_660_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8"/></StgValue>
</operation>

<operation id="3292" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1950  %tmp_2080 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2080"/></StgValue>
</operation>

<operation id="3293" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1951  %tmp_2081 = trunc i64 %p_Val2_658_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_2081"/></StgValue>
</operation>

<operation id="3294" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1952  %tmp_1144 = or i1 %tmp_2081, %tmp_2079

]]></Node>
<StgValue><ssdm name="tmp_1144"/></StgValue>
</operation>

<operation id="3295" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1953  %tmp_1145 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1145"/></StgValue>
</operation>

<operation id="3296" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1954  %tmp_1146 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1145, i1 %tmp_1144)

]]></Node>
<StgValue><ssdm name="tmp_1146"/></StgValue>
</operation>

<operation id="3297" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1955  %tmp_1686_8 = icmp ne i15 %tmp_1146, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8"/></StgValue>
</operation>

<operation id="3298" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1956  %qb_assign_2_8 = and i1 %tmp_1686_8, %tmp_2080

]]></Node>
<StgValue><ssdm name="qb_assign_2_8"/></StgValue>
</operation>

<operation id="3299" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1957  %tmp_1687_8 = zext i1 %qb_assign_2_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8"/></StgValue>
</operation>

<operation id="3300" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1958  %p_Val2_662_8 = add nsw i32 %p_Val2_660_8, %tmp_1687_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_8"/></StgValue>
</operation>

<operation id="3301" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1961  %tmp_1679_8_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_1"/></StgValue>
</operation>

<operation id="3302" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1962  %tmp_1679_8_1_cast = sext i48 %tmp_1679_8_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_1_cast"/></StgValue>
</operation>

<operation id="3303" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1963  %p_Val2_659_8_1 = add i64 %p_Val2_658_8_1, %tmp_1679_8_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_1"/></StgValue>
</operation>

<operation id="3304" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1964  %tmp_2082 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2082"/></StgValue>
</operation>

<operation id="3305" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1965  %p_Val2_660_8_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_1"/></StgValue>
</operation>

<operation id="3306" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1966  %tmp_2083 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2083"/></StgValue>
</operation>

<operation id="3307" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1967  %tmp_2084 = trunc i64 %p_Val2_658_8_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_2084"/></StgValue>
</operation>

<operation id="3308" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1968  %tmp_1147 = or i1 %tmp_2084, %tmp_2082

]]></Node>
<StgValue><ssdm name="tmp_1147"/></StgValue>
</operation>

<operation id="3309" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1969  %tmp_1148 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1148"/></StgValue>
</operation>

<operation id="3310" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1970  %tmp_1149 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1148, i1 %tmp_1147)

]]></Node>
<StgValue><ssdm name="tmp_1149"/></StgValue>
</operation>

<operation id="3311" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1971  %tmp_1686_8_1 = icmp ne i15 %tmp_1149, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_1"/></StgValue>
</operation>

<operation id="3312" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1972  %qb_assign_2_8_1 = and i1 %tmp_1686_8_1, %tmp_2083

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_1"/></StgValue>
</operation>

<operation id="3313" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1973  %tmp_1687_8_1 = zext i1 %qb_assign_2_8_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_1"/></StgValue>
</operation>

<operation id="3314" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1974  %p_Val2_662_8_1 = add nsw i32 %p_Val2_660_8_1, %tmp_1687_8_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_1"/></StgValue>
</operation>

<operation id="3315" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1975  %OP1_V_8_2 = sext i32 %BlockBuffer_val_8_V_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_2"/></StgValue>
</operation>

<operation id="3316" st_id="77" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1976  %p_Val2_658_8_2 = mul nsw i64 %OP2_V_8_2, %OP1_V_8_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="3317" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1977  %tmp_1679_8_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_2"/></StgValue>
</operation>

<operation id="3318" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1978  %tmp_1679_8_2_cast = sext i48 %tmp_1679_8_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_2_cast"/></StgValue>
</operation>

<operation id="3319" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1979  %p_Val2_659_8_2 = add i64 %p_Val2_658_8_2, %tmp_1679_8_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_2"/></StgValue>
</operation>

<operation id="3320" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1980  %tmp_2085 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2085"/></StgValue>
</operation>

<operation id="3321" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1981  %p_Val2_660_8_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_2"/></StgValue>
</operation>

<operation id="3322" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1982  %tmp_2086 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2086"/></StgValue>
</operation>

<operation id="3323" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1983  %tmp_2087 = trunc i64 %p_Val2_658_8_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_2087"/></StgValue>
</operation>

<operation id="3324" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1984  %tmp_1150 = or i1 %tmp_2087, %tmp_2085

]]></Node>
<StgValue><ssdm name="tmp_1150"/></StgValue>
</operation>

<operation id="3325" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1985  %tmp_1151 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1151"/></StgValue>
</operation>

<operation id="3326" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:1986  %tmp_1152 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1151, i1 %tmp_1150)

]]></Node>
<StgValue><ssdm name="tmp_1152"/></StgValue>
</operation>

<operation id="3327" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:1987  %tmp_1686_8_2 = icmp ne i15 %tmp_1152, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_2"/></StgValue>
</operation>

<operation id="3328" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:1988  %qb_assign_2_8_2 = and i1 %tmp_1686_8_2, %tmp_2086

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_2"/></StgValue>
</operation>

<operation id="3329" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:1989  %tmp_1687_8_2 = zext i1 %qb_assign_2_8_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_2"/></StgValue>
</operation>

<operation id="3330" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1990  %p_Val2_662_8_2 = add nsw i32 %p_Val2_660_8_2, %tmp_1687_8_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_2"/></StgValue>
</operation>

<operation id="3331" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1991  %OP1_V_8_3 = sext i32 %BlockBuffer_val_8_V_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_3"/></StgValue>
</operation>

<operation id="3332" st_id="78" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1992  %p_Val2_658_8_3 = mul nsw i64 %OP2_V_8_3, %OP1_V_8_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_3"/></StgValue>
</operation>

<operation id="3333" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1993  %tmp_1679_8_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_3"/></StgValue>
</operation>

<operation id="3334" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:1994  %tmp_1679_8_3_cast = sext i48 %tmp_1679_8_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_3_cast"/></StgValue>
</operation>

<operation id="3335" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:1995  %p_Val2_659_8_3 = add i64 %p_Val2_658_8_3, %tmp_1679_8_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_3"/></StgValue>
</operation>

<operation id="3336" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1996  %tmp_2088 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2088"/></StgValue>
</operation>

<operation id="3337" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:1999  %tmp_2090 = trunc i64 %p_Val2_658_8_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_2090"/></StgValue>
</operation>

<operation id="3338" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2000  %tmp_1153 = or i1 %tmp_2090, %tmp_2088

]]></Node>
<StgValue><ssdm name="tmp_1153"/></StgValue>
</operation>

<operation id="3339" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2001  %tmp_1154 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1154"/></StgValue>
</operation>

<operation id="3340" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2002  %tmp_1155 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1154, i1 %tmp_1153)

]]></Node>
<StgValue><ssdm name="tmp_1155"/></StgValue>
</operation>

<operation id="3341" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2003  %tmp_1686_8_3 = icmp ne i15 %tmp_1155, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_3"/></StgValue>
</operation>

<operation id="3342" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2007  %OP1_V_8_4 = sext i32 %BlockBuffer_val_8_V_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_4"/></StgValue>
</operation>

<operation id="3343" st_id="78" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2008  %p_Val2_658_8_4 = mul nsw i64 %OP2_V_8_4, %OP1_V_8_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="3344" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:1997  %p_Val2_660_8_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_3"/></StgValue>
</operation>

<operation id="3345" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:1998  %tmp_2089 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2089"/></StgValue>
</operation>

<operation id="3346" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2004  %qb_assign_2_8_3 = and i1 %tmp_1686_8_3, %tmp_2089

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_3"/></StgValue>
</operation>

<operation id="3347" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2005  %tmp_1687_8_3 = zext i1 %qb_assign_2_8_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_3"/></StgValue>
</operation>

<operation id="3348" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2006  %p_Val2_662_8_3 = add nsw i32 %p_Val2_660_8_3, %tmp_1687_8_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_3"/></StgValue>
</operation>

<operation id="3349" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2009  %tmp_1679_8_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_4"/></StgValue>
</operation>

<operation id="3350" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2010  %tmp_1679_8_4_cast = sext i48 %tmp_1679_8_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_4_cast"/></StgValue>
</operation>

<operation id="3351" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2011  %p_Val2_659_8_4 = add i64 %p_Val2_658_8_4, %tmp_1679_8_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_4"/></StgValue>
</operation>

<operation id="3352" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2012  %tmp_2091 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2091"/></StgValue>
</operation>

<operation id="3353" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2013  %p_Val2_660_8_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_4"/></StgValue>
</operation>

<operation id="3354" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2014  %tmp_2092 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2092"/></StgValue>
</operation>

<operation id="3355" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2015  %tmp_2093 = trunc i64 %p_Val2_658_8_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_2093"/></StgValue>
</operation>

<operation id="3356" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2016  %tmp_1156 = or i1 %tmp_2093, %tmp_2091

]]></Node>
<StgValue><ssdm name="tmp_1156"/></StgValue>
</operation>

<operation id="3357" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2017  %tmp_1157 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1157"/></StgValue>
</operation>

<operation id="3358" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2018  %tmp_1158 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1157, i1 %tmp_1156)

]]></Node>
<StgValue><ssdm name="tmp_1158"/></StgValue>
</operation>

<operation id="3359" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2019  %tmp_1686_8_4 = icmp ne i15 %tmp_1158, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_4"/></StgValue>
</operation>

<operation id="3360" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2020  %qb_assign_2_8_4 = and i1 %tmp_1686_8_4, %tmp_2092

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_4"/></StgValue>
</operation>

<operation id="3361" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2021  %tmp_1687_8_4 = zext i1 %qb_assign_2_8_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_4"/></StgValue>
</operation>

<operation id="3362" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2022  %p_Val2_662_8_4 = add nsw i32 %p_Val2_660_8_4, %tmp_1687_8_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_4"/></StgValue>
</operation>

<operation id="3363" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2023  %OP1_V_8_5 = sext i32 %BlockBuffer_val_8_V_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_5"/></StgValue>
</operation>

<operation id="3364" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2024  %p_Val2_658_8_5 = mul nsw i64 %OP2_V_8_5, %OP1_V_8_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_5"/></StgValue>
</operation>

<operation id="3365" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2025  %tmp_1679_8_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_5"/></StgValue>
</operation>

<operation id="3366" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2026  %tmp_1679_8_5_cast = sext i48 %tmp_1679_8_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_5_cast"/></StgValue>
</operation>

<operation id="3367" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2027  %p_Val2_659_8_5 = add i64 %p_Val2_658_8_5, %tmp_1679_8_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_5"/></StgValue>
</operation>

<operation id="3368" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2039  %OP1_V_8_6 = sext i32 %BlockBuffer_val_8_V_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_6"/></StgValue>
</operation>

<operation id="3369" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2040  %p_Val2_658_8_6 = mul nsw i64 %OP2_V_8_6, %OP1_V_8_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_6"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="3370" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2028  %tmp_2094 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2094"/></StgValue>
</operation>

<operation id="3371" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2029  %p_Val2_660_8_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_5"/></StgValue>
</operation>

<operation id="3372" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2030  %tmp_2095 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2095"/></StgValue>
</operation>

<operation id="3373" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2031  %tmp_2096 = trunc i64 %p_Val2_658_8_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_2096"/></StgValue>
</operation>

<operation id="3374" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2032  %tmp_1159 = or i1 %tmp_2096, %tmp_2094

]]></Node>
<StgValue><ssdm name="tmp_1159"/></StgValue>
</operation>

<operation id="3375" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2033  %tmp_1160 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1160"/></StgValue>
</operation>

<operation id="3376" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2034  %tmp_1161 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1160, i1 %tmp_1159)

]]></Node>
<StgValue><ssdm name="tmp_1161"/></StgValue>
</operation>

<operation id="3377" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2035  %tmp_1686_8_5 = icmp ne i15 %tmp_1161, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_5"/></StgValue>
</operation>

<operation id="3378" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2036  %qb_assign_2_8_5 = and i1 %tmp_1686_8_5, %tmp_2095

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_5"/></StgValue>
</operation>

<operation id="3379" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2037  %tmp_1687_8_5 = zext i1 %qb_assign_2_8_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_5"/></StgValue>
</operation>

<operation id="3380" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2038  %p_Val2_662_8_5 = add nsw i32 %p_Val2_660_8_5, %tmp_1687_8_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_5"/></StgValue>
</operation>

<operation id="3381" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2041  %tmp_1679_8_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_6"/></StgValue>
</operation>

<operation id="3382" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2042  %tmp_1679_8_6_cast = sext i48 %tmp_1679_8_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_6_cast"/></StgValue>
</operation>

<operation id="3383" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2043  %p_Val2_659_8_6 = add i64 %p_Val2_658_8_6, %tmp_1679_8_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_6"/></StgValue>
</operation>

<operation id="3384" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2044  %tmp_2097 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2097"/></StgValue>
</operation>

<operation id="3385" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2045  %p_Val2_660_8_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_6"/></StgValue>
</operation>

<operation id="3386" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2046  %tmp_2098 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2098"/></StgValue>
</operation>

<operation id="3387" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2047  %tmp_2099 = trunc i64 %p_Val2_658_8_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_2099"/></StgValue>
</operation>

<operation id="3388" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2048  %tmp_1162 = or i1 %tmp_2099, %tmp_2097

]]></Node>
<StgValue><ssdm name="tmp_1162"/></StgValue>
</operation>

<operation id="3389" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2049  %tmp_1163 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1163"/></StgValue>
</operation>

<operation id="3390" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2050  %tmp_1164 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1163, i1 %tmp_1162)

]]></Node>
<StgValue><ssdm name="tmp_1164"/></StgValue>
</operation>

<operation id="3391" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2051  %tmp_1686_8_6 = icmp ne i15 %tmp_1164, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_6"/></StgValue>
</operation>

<operation id="3392" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2052  %qb_assign_2_8_6 = and i1 %tmp_1686_8_6, %tmp_2098

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_6"/></StgValue>
</operation>

<operation id="3393" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2053  %tmp_1687_8_6 = zext i1 %qb_assign_2_8_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_6"/></StgValue>
</operation>

<operation id="3394" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2054  %p_Val2_662_8_6 = add nsw i32 %p_Val2_660_8_6, %tmp_1687_8_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_6"/></StgValue>
</operation>

<operation id="3395" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2055  %OP1_V_8_7 = sext i32 %BlockBuffer_val_8_V_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_7"/></StgValue>
</operation>

<operation id="3396" st_id="80" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2056  %p_Val2_658_8_7 = mul nsw i64 %OP2_V_8_7, %OP1_V_8_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_7"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="3397" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2057  %tmp_1679_8_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_7"/></StgValue>
</operation>

<operation id="3398" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2058  %tmp_1679_8_7_cast = sext i48 %tmp_1679_8_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_7_cast"/></StgValue>
</operation>

<operation id="3399" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2059  %p_Val2_659_8_7 = add i64 %p_Val2_658_8_7, %tmp_1679_8_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_7"/></StgValue>
</operation>

<operation id="3400" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2060  %tmp_2100 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2100"/></StgValue>
</operation>

<operation id="3401" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2061  %p_Val2_660_8_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_7"/></StgValue>
</operation>

<operation id="3402" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2062  %tmp_2101 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2101"/></StgValue>
</operation>

<operation id="3403" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2063  %tmp_2102 = trunc i64 %p_Val2_658_8_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_2102"/></StgValue>
</operation>

<operation id="3404" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2064  %tmp_1165 = or i1 %tmp_2102, %tmp_2100

]]></Node>
<StgValue><ssdm name="tmp_1165"/></StgValue>
</operation>

<operation id="3405" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2065  %tmp_1166 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1166"/></StgValue>
</operation>

<operation id="3406" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2066  %tmp_1167 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1166, i1 %tmp_1165)

]]></Node>
<StgValue><ssdm name="tmp_1167"/></StgValue>
</operation>

<operation id="3407" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2067  %tmp_1686_8_7 = icmp ne i15 %tmp_1167, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_7"/></StgValue>
</operation>

<operation id="3408" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2068  %qb_assign_2_8_7 = and i1 %tmp_1686_8_7, %tmp_2101

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_7"/></StgValue>
</operation>

<operation id="3409" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2069  %tmp_1687_8_7 = zext i1 %qb_assign_2_8_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_7"/></StgValue>
</operation>

<operation id="3410" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2070  %p_Val2_662_8_7 = add nsw i32 %p_Val2_660_8_7, %tmp_1687_8_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_7"/></StgValue>
</operation>

<operation id="3411" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2071  %OP1_V_8_8 = sext i32 %BlockBuffer_val_8_V_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_8"/></StgValue>
</operation>

<operation id="3412" st_id="81" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2072  %p_Val2_658_8_8 = mul nsw i64 %OP2_V_8_8, %OP1_V_8_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_8"/></StgValue>
</operation>

<operation id="3413" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2073  %tmp_1679_8_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_8"/></StgValue>
</operation>

<operation id="3414" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2074  %tmp_1679_8_8_cast = sext i48 %tmp_1679_8_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_8_cast"/></StgValue>
</operation>

<operation id="3415" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2075  %p_Val2_659_8_8 = add i64 %p_Val2_658_8_8, %tmp_1679_8_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_8"/></StgValue>
</operation>

<operation id="3416" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2076  %tmp_2103 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2103"/></StgValue>
</operation>

<operation id="3417" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2079  %tmp_2105 = trunc i64 %p_Val2_658_8_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_2105"/></StgValue>
</operation>

<operation id="3418" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2080  %tmp_1168 = or i1 %tmp_2105, %tmp_2103

]]></Node>
<StgValue><ssdm name="tmp_1168"/></StgValue>
</operation>

<operation id="3419" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2081  %tmp_1169 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1169"/></StgValue>
</operation>

<operation id="3420" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2082  %tmp_1170 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1169, i1 %tmp_1168)

]]></Node>
<StgValue><ssdm name="tmp_1170"/></StgValue>
</operation>

<operation id="3421" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2083  %tmp_1686_8_8 = icmp ne i15 %tmp_1170, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_8"/></StgValue>
</operation>

<operation id="3422" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2087  %OP1_V_8_9 = sext i32 %BlockBuffer_val_8_V_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_9"/></StgValue>
</operation>

<operation id="3423" st_id="81" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2088  %p_Val2_658_8_9 = mul nsw i64 %OP2_V_8_9, %OP1_V_8_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_9"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="3424" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2077  %p_Val2_660_8_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_8"/></StgValue>
</operation>

<operation id="3425" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2078  %tmp_2104 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2104"/></StgValue>
</operation>

<operation id="3426" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2084  %qb_assign_2_8_8 = and i1 %tmp_1686_8_8, %tmp_2104

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_8"/></StgValue>
</operation>

<operation id="3427" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2085  %tmp_1687_8_8 = zext i1 %qb_assign_2_8_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_8"/></StgValue>
</operation>

<operation id="3428" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2086  %p_Val2_662_8_8 = add nsw i32 %p_Val2_660_8_8, %tmp_1687_8_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_8"/></StgValue>
</operation>

<operation id="3429" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2089  %tmp_1679_8_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_9"/></StgValue>
</operation>

<operation id="3430" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2090  %tmp_1679_8_9_cast = sext i48 %tmp_1679_8_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_9_cast"/></StgValue>
</operation>

<operation id="3431" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2091  %p_Val2_659_8_9 = add i64 %p_Val2_658_8_9, %tmp_1679_8_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_9"/></StgValue>
</operation>

<operation id="3432" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2092  %tmp_2106 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2106"/></StgValue>
</operation>

<operation id="3433" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2093  %p_Val2_660_8_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_9"/></StgValue>
</operation>

<operation id="3434" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2094  %tmp_2107 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2107"/></StgValue>
</operation>

<operation id="3435" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2095  %tmp_2108 = trunc i64 %p_Val2_658_8_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_2108"/></StgValue>
</operation>

<operation id="3436" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2096  %tmp_1171 = or i1 %tmp_2108, %tmp_2106

]]></Node>
<StgValue><ssdm name="tmp_1171"/></StgValue>
</operation>

<operation id="3437" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2097  %tmp_1172 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1172"/></StgValue>
</operation>

<operation id="3438" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2098  %tmp_1173 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1172, i1 %tmp_1171)

]]></Node>
<StgValue><ssdm name="tmp_1173"/></StgValue>
</operation>

<operation id="3439" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2099  %tmp_1686_8_9 = icmp ne i15 %tmp_1173, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_9"/></StgValue>
</operation>

<operation id="3440" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2100  %qb_assign_2_8_9 = and i1 %tmp_1686_8_9, %tmp_2107

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_9"/></StgValue>
</operation>

<operation id="3441" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2101  %tmp_1687_8_9 = zext i1 %qb_assign_2_8_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_9"/></StgValue>
</operation>

<operation id="3442" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2102  %p_Val2_662_8_9 = add nsw i32 %p_Val2_660_8_9, %tmp_1687_8_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_9"/></StgValue>
</operation>

<operation id="3443" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2103  %OP1_V_8_10 = sext i32 %BlockBuffer_val_8_V_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_10"/></StgValue>
</operation>

<operation id="3444" st_id="82" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2104  %p_Val2_658_8_s = mul nsw i64 %OP2_V_8_s, %OP1_V_8_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_s"/></StgValue>
</operation>

<operation id="3445" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2105  %tmp_1679_8_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_s"/></StgValue>
</operation>

<operation id="3446" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2106  %tmp_1679_8_cast_914 = sext i48 %tmp_1679_8_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_cast_914"/></StgValue>
</operation>

<operation id="3447" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2107  %p_Val2_659_8_s = add i64 %p_Val2_658_8_s, %tmp_1679_8_cast_914

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_s"/></StgValue>
</operation>

<operation id="3448" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2119  %OP1_V_8_11 = sext i32 %BlockBuffer_val_8_V_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_11"/></StgValue>
</operation>

<operation id="3449" st_id="82" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2120  %p_Val2_658_8_10 = mul nsw i64 %OP2_V_8_10, %OP1_V_8_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_10"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="3450" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2108  %tmp_2109 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2109"/></StgValue>
</operation>

<operation id="3451" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2109  %p_Val2_660_8_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_s"/></StgValue>
</operation>

<operation id="3452" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2110  %tmp_2110 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2110"/></StgValue>
</operation>

<operation id="3453" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2111  %tmp_2111 = trunc i64 %p_Val2_658_8_s to i1

]]></Node>
<StgValue><ssdm name="tmp_2111"/></StgValue>
</operation>

<operation id="3454" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2112  %tmp_1174 = or i1 %tmp_2111, %tmp_2109

]]></Node>
<StgValue><ssdm name="tmp_1174"/></StgValue>
</operation>

<operation id="3455" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2113  %tmp_1175 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1175"/></StgValue>
</operation>

<operation id="3456" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2114  %tmp_1176 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1175, i1 %tmp_1174)

]]></Node>
<StgValue><ssdm name="tmp_1176"/></StgValue>
</operation>

<operation id="3457" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2115  %tmp_1686_8_s = icmp ne i15 %tmp_1176, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_s"/></StgValue>
</operation>

<operation id="3458" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2116  %qb_assign_2_8_s = and i1 %tmp_1686_8_s, %tmp_2110

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_s"/></StgValue>
</operation>

<operation id="3459" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2117  %tmp_1687_8_s = zext i1 %qb_assign_2_8_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_s"/></StgValue>
</operation>

<operation id="3460" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2118  %p_Val2_662_8_s = add nsw i32 %p_Val2_660_8_s, %tmp_1687_8_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_s"/></StgValue>
</operation>

<operation id="3461" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2121  %tmp_1679_8_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_10"/></StgValue>
</operation>

<operation id="3462" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2122  %tmp_1679_8_10_cast = sext i48 %tmp_1679_8_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_10_cast"/></StgValue>
</operation>

<operation id="3463" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2123  %p_Val2_659_8_10 = add i64 %p_Val2_658_8_10, %tmp_1679_8_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_10"/></StgValue>
</operation>

<operation id="3464" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2124  %tmp_2112 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2112"/></StgValue>
</operation>

<operation id="3465" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2125  %p_Val2_660_8_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_10"/></StgValue>
</operation>

<operation id="3466" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2126  %tmp_2113 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2113"/></StgValue>
</operation>

<operation id="3467" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2127  %tmp_2114 = trunc i64 %p_Val2_658_8_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_2114"/></StgValue>
</operation>

<operation id="3468" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2128  %tmp_1177 = or i1 %tmp_2114, %tmp_2112

]]></Node>
<StgValue><ssdm name="tmp_1177"/></StgValue>
</operation>

<operation id="3469" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2129  %tmp_1178 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1178"/></StgValue>
</operation>

<operation id="3470" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2130  %tmp_1179 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1178, i1 %tmp_1177)

]]></Node>
<StgValue><ssdm name="tmp_1179"/></StgValue>
</operation>

<operation id="3471" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2131  %tmp_1686_8_10 = icmp ne i15 %tmp_1179, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_10"/></StgValue>
</operation>

<operation id="3472" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2132  %qb_assign_2_8_10 = and i1 %tmp_1686_8_10, %tmp_2113

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_10"/></StgValue>
</operation>

<operation id="3473" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2133  %tmp_1687_8_10 = zext i1 %qb_assign_2_8_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_10"/></StgValue>
</operation>

<operation id="3474" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2134  %p_Val2_662_8_10 = add nsw i32 %p_Val2_660_8_10, %tmp_1687_8_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_10"/></StgValue>
</operation>

<operation id="3475" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2135  %OP1_V_8_12 = sext i32 %BlockBuffer_val_8_V_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_12"/></StgValue>
</operation>

<operation id="3476" st_id="83" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2136  %p_Val2_658_8_11 = mul nsw i64 %OP2_V_8_11, %OP1_V_8_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_11"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="3477" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2137  %tmp_1679_8_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_11"/></StgValue>
</operation>

<operation id="3478" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2138  %tmp_1679_8_11_cast = sext i48 %tmp_1679_8_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_11_cast"/></StgValue>
</operation>

<operation id="3479" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2139  %p_Val2_659_8_11 = add i64 %p_Val2_658_8_11, %tmp_1679_8_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_11"/></StgValue>
</operation>

<operation id="3480" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2140  %tmp_2115 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2115"/></StgValue>
</operation>

<operation id="3481" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2141  %p_Val2_660_8_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_11"/></StgValue>
</operation>

<operation id="3482" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2142  %tmp_2116 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2116"/></StgValue>
</operation>

<operation id="3483" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2143  %tmp_2117 = trunc i64 %p_Val2_658_8_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_2117"/></StgValue>
</operation>

<operation id="3484" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2144  %tmp_1180 = or i1 %tmp_2117, %tmp_2115

]]></Node>
<StgValue><ssdm name="tmp_1180"/></StgValue>
</operation>

<operation id="3485" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2145  %tmp_1181 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1181"/></StgValue>
</operation>

<operation id="3486" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2146  %tmp_1182 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1181, i1 %tmp_1180)

]]></Node>
<StgValue><ssdm name="tmp_1182"/></StgValue>
</operation>

<operation id="3487" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2147  %tmp_1686_8_11 = icmp ne i15 %tmp_1182, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_11"/></StgValue>
</operation>

<operation id="3488" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2148  %qb_assign_2_8_11 = and i1 %tmp_1686_8_11, %tmp_2116

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_11"/></StgValue>
</operation>

<operation id="3489" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2149  %tmp_1687_8_11 = zext i1 %qb_assign_2_8_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_11"/></StgValue>
</operation>

<operation id="3490" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2150  %p_Val2_662_8_11 = add nsw i32 %p_Val2_660_8_11, %tmp_1687_8_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_11"/></StgValue>
</operation>

<operation id="3491" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2151  %OP1_V_8_13 = sext i32 %BlockBuffer_val_8_V_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_13"/></StgValue>
</operation>

<operation id="3492" st_id="84" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2152  %p_Val2_658_8_12 = mul nsw i64 %OP2_V_8_12, %OP1_V_8_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_12"/></StgValue>
</operation>

<operation id="3493" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2153  %tmp_1679_8_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_12"/></StgValue>
</operation>

<operation id="3494" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2154  %tmp_1679_8_12_cast = sext i48 %tmp_1679_8_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_12_cast"/></StgValue>
</operation>

<operation id="3495" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2155  %p_Val2_659_8_12 = add i64 %p_Val2_658_8_12, %tmp_1679_8_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_12"/></StgValue>
</operation>

<operation id="3496" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2156  %tmp_2118 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2118"/></StgValue>
</operation>

<operation id="3497" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2159  %tmp_2120 = trunc i64 %p_Val2_658_8_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_2120"/></StgValue>
</operation>

<operation id="3498" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2160  %tmp_1183 = or i1 %tmp_2120, %tmp_2118

]]></Node>
<StgValue><ssdm name="tmp_1183"/></StgValue>
</operation>

<operation id="3499" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2161  %tmp_1184 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1184"/></StgValue>
</operation>

<operation id="3500" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2162  %tmp_1185 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1184, i1 %tmp_1183)

]]></Node>
<StgValue><ssdm name="tmp_1185"/></StgValue>
</operation>

<operation id="3501" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2163  %tmp_1686_8_12 = icmp ne i15 %tmp_1185, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_12"/></StgValue>
</operation>

<operation id="3502" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2167  %OP1_V_8_s = sext i32 %BlockBuffer_val_8_V_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_8_s"/></StgValue>
</operation>

<operation id="3503" st_id="84" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2168  %p_Val2_658_8_13 = mul nsw i64 %OP2_V_8_13, %OP1_V_8_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_8_13"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="3504" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:15  %BlockBuffer_val_9_V_28 = load i32* %BlockBuffer_val_9_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_9_V_28"/></StgValue>
</operation>

<operation id="3505" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2157  %p_Val2_660_8_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_12"/></StgValue>
</operation>

<operation id="3506" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2158  %tmp_2119 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2119"/></StgValue>
</operation>

<operation id="3507" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2164  %qb_assign_2_8_12 = and i1 %tmp_1686_8_12, %tmp_2119

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_12"/></StgValue>
</operation>

<operation id="3508" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2165  %tmp_1687_8_12 = zext i1 %qb_assign_2_8_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_12"/></StgValue>
</operation>

<operation id="3509" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2166  %p_Val2_662_8_12 = add nsw i32 %p_Val2_660_8_12, %tmp_1687_8_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_12"/></StgValue>
</operation>

<operation id="3510" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2169  %tmp_1679_8_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_8_13"/></StgValue>
</operation>

<operation id="3511" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2170  %tmp_1679_8_13_cast = sext i48 %tmp_1679_8_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_8_13_cast"/></StgValue>
</operation>

<operation id="3512" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2171  %p_Val2_659_8_13 = add i64 %p_Val2_658_8_13, %tmp_1679_8_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_8_13"/></StgValue>
</operation>

<operation id="3513" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2172  %tmp_2121 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_8_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2121"/></StgValue>
</operation>

<operation id="3514" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2173  %p_Val2_660_8_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_8_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_8_13"/></StgValue>
</operation>

<operation id="3515" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2174  %tmp_2122 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_8_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2122"/></StgValue>
</operation>

<operation id="3516" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2175  %tmp_2123 = trunc i64 %p_Val2_658_8_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_2123"/></StgValue>
</operation>

<operation id="3517" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2176  %tmp_1186 = or i1 %tmp_2123, %tmp_2121

]]></Node>
<StgValue><ssdm name="tmp_1186"/></StgValue>
</operation>

<operation id="3518" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2177  %tmp_1187 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_8_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1187"/></StgValue>
</operation>

<operation id="3519" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2178  %tmp_1188 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1187, i1 %tmp_1186)

]]></Node>
<StgValue><ssdm name="tmp_1188"/></StgValue>
</operation>

<operation id="3520" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2179  %tmp_1686_8_13 = icmp ne i15 %tmp_1188, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_8_13"/></StgValue>
</operation>

<operation id="3521" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2180  %qb_assign_2_8_13 = and i1 %tmp_1686_8_13, %tmp_2122

]]></Node>
<StgValue><ssdm name="qb_assign_2_8_13"/></StgValue>
</operation>

<operation id="3522" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2181  %tmp_1687_8_13 = zext i1 %qb_assign_2_8_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_8_13"/></StgValue>
</operation>

<operation id="3523" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2182  %p_Val2_662_8_13 = add nsw i32 %p_Val2_660_8_13, %tmp_1687_8_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_8_13"/></StgValue>
</operation>

<operation id="3524" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2183  %OP1_V_9 = sext i32 %BlockBuffer_val_9_V_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9"/></StgValue>
</operation>

<operation id="3525" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2184  %p_Val2_658_9 = mul nsw i64 %OP2_V_9, %OP1_V_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_9"/></StgValue>
</operation>

<operation id="3526" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2185  %tmp_1679_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_8_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9"/></StgValue>
</operation>

<operation id="3527" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2186  %tmp_1679_9_cast = sext i48 %tmp_1679_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_cast"/></StgValue>
</operation>

<operation id="3528" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2187  %p_Val2_659_9 = add i64 %p_Val2_658_9, %tmp_1679_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9"/></StgValue>
</operation>

<operation id="3529" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2199  %OP1_V_9_1 = sext i32 %BlockBuffer_val_9_V_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_1"/></StgValue>
</operation>

<operation id="3530" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2200  %p_Val2_658_9_1 = mul nsw i64 %OP2_V_9_1, %OP1_V_9_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_1"/></StgValue>
</operation>

<operation id="3531" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4948" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:92  store i32 %BlockBuffer_val_9_V_14, i32* %BlockBuffer_val_9_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="3532" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2188  %tmp_2124 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2124"/></StgValue>
</operation>

<operation id="3533" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2189  %p_Val2_660_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9"/></StgValue>
</operation>

<operation id="3534" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2190  %tmp_2125 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2125"/></StgValue>
</operation>

<operation id="3535" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2191  %tmp_2126 = trunc i64 %p_Val2_658_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_2126"/></StgValue>
</operation>

<operation id="3536" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2192  %tmp_1189 = or i1 %tmp_2126, %tmp_2124

]]></Node>
<StgValue><ssdm name="tmp_1189"/></StgValue>
</operation>

<operation id="3537" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2193  %tmp_1190 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1190"/></StgValue>
</operation>

<operation id="3538" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2194  %tmp_1191 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1190, i1 %tmp_1189)

]]></Node>
<StgValue><ssdm name="tmp_1191"/></StgValue>
</operation>

<operation id="3539" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2195  %tmp_1686_9 = icmp ne i15 %tmp_1191, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9"/></StgValue>
</operation>

<operation id="3540" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2196  %qb_assign_2_9 = and i1 %tmp_1686_9, %tmp_2125

]]></Node>
<StgValue><ssdm name="qb_assign_2_9"/></StgValue>
</operation>

<operation id="3541" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2197  %tmp_1687_9 = zext i1 %qb_assign_2_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9"/></StgValue>
</operation>

<operation id="3542" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2198  %p_Val2_662_9 = add nsw i32 %p_Val2_660_9, %tmp_1687_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_9"/></StgValue>
</operation>

<operation id="3543" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2201  %tmp_1679_9_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_1"/></StgValue>
</operation>

<operation id="3544" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2202  %tmp_1679_9_1_cast = sext i48 %tmp_1679_9_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_1_cast"/></StgValue>
</operation>

<operation id="3545" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2203  %p_Val2_659_9_1 = add i64 %p_Val2_658_9_1, %tmp_1679_9_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_1"/></StgValue>
</operation>

<operation id="3546" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2204  %tmp_2127 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2127"/></StgValue>
</operation>

<operation id="3547" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2205  %p_Val2_660_9_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_1"/></StgValue>
</operation>

<operation id="3548" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2206  %tmp_2128 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2128"/></StgValue>
</operation>

<operation id="3549" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2207  %tmp_2129 = trunc i64 %p_Val2_658_9_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_2129"/></StgValue>
</operation>

<operation id="3550" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2208  %tmp_1192 = or i1 %tmp_2129, %tmp_2127

]]></Node>
<StgValue><ssdm name="tmp_1192"/></StgValue>
</operation>

<operation id="3551" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2209  %tmp_1193 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1193"/></StgValue>
</operation>

<operation id="3552" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2210  %tmp_1194 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1193, i1 %tmp_1192)

]]></Node>
<StgValue><ssdm name="tmp_1194"/></StgValue>
</operation>

<operation id="3553" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2211  %tmp_1686_9_1 = icmp ne i15 %tmp_1194, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_1"/></StgValue>
</operation>

<operation id="3554" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2212  %qb_assign_2_9_1 = and i1 %tmp_1686_9_1, %tmp_2128

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_1"/></StgValue>
</operation>

<operation id="3555" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2213  %tmp_1687_9_1 = zext i1 %qb_assign_2_9_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_1"/></StgValue>
</operation>

<operation id="3556" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2214  %p_Val2_662_9_1 = add nsw i32 %p_Val2_660_9_1, %tmp_1687_9_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_1"/></StgValue>
</operation>

<operation id="3557" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2215  %OP1_V_9_2 = sext i32 %BlockBuffer_val_9_V_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_2"/></StgValue>
</operation>

<operation id="3558" st_id="86" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2216  %p_Val2_658_9_2 = mul nsw i64 %OP2_V_9_2, %OP1_V_9_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="3559" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2217  %tmp_1679_9_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_2"/></StgValue>
</operation>

<operation id="3560" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2218  %tmp_1679_9_2_cast = sext i48 %tmp_1679_9_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_2_cast"/></StgValue>
</operation>

<operation id="3561" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2219  %p_Val2_659_9_2 = add i64 %p_Val2_658_9_2, %tmp_1679_9_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_2"/></StgValue>
</operation>

<operation id="3562" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2220  %tmp_2130 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2130"/></StgValue>
</operation>

<operation id="3563" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2221  %p_Val2_660_9_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_2"/></StgValue>
</operation>

<operation id="3564" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2222  %tmp_2131 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2131"/></StgValue>
</operation>

<operation id="3565" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2223  %tmp_2132 = trunc i64 %p_Val2_658_9_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_2132"/></StgValue>
</operation>

<operation id="3566" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2224  %tmp_1195 = or i1 %tmp_2132, %tmp_2130

]]></Node>
<StgValue><ssdm name="tmp_1195"/></StgValue>
</operation>

<operation id="3567" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2225  %tmp_1196 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1196"/></StgValue>
</operation>

<operation id="3568" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2226  %tmp_1197 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1196, i1 %tmp_1195)

]]></Node>
<StgValue><ssdm name="tmp_1197"/></StgValue>
</operation>

<operation id="3569" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2227  %tmp_1686_9_2 = icmp ne i15 %tmp_1197, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_2"/></StgValue>
</operation>

<operation id="3570" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2228  %qb_assign_2_9_2 = and i1 %tmp_1686_9_2, %tmp_2131

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_2"/></StgValue>
</operation>

<operation id="3571" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2229  %tmp_1687_9_2 = zext i1 %qb_assign_2_9_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_2"/></StgValue>
</operation>

<operation id="3572" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2230  %p_Val2_662_9_2 = add nsw i32 %p_Val2_660_9_2, %tmp_1687_9_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_2"/></StgValue>
</operation>

<operation id="3573" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2231  %OP1_V_9_3 = sext i32 %BlockBuffer_val_9_V_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_3"/></StgValue>
</operation>

<operation id="3574" st_id="87" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2232  %p_Val2_658_9_3 = mul nsw i64 %OP2_V_9_3, %OP1_V_9_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_3"/></StgValue>
</operation>

<operation id="3575" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2233  %tmp_1679_9_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_3"/></StgValue>
</operation>

<operation id="3576" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2234  %tmp_1679_9_3_cast = sext i48 %tmp_1679_9_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_3_cast"/></StgValue>
</operation>

<operation id="3577" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2235  %p_Val2_659_9_3 = add i64 %p_Val2_658_9_3, %tmp_1679_9_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_3"/></StgValue>
</operation>

<operation id="3578" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2236  %tmp_2133 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2133"/></StgValue>
</operation>

<operation id="3579" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2239  %tmp_2135 = trunc i64 %p_Val2_658_9_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_2135"/></StgValue>
</operation>

<operation id="3580" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2240  %tmp_1198 = or i1 %tmp_2135, %tmp_2133

]]></Node>
<StgValue><ssdm name="tmp_1198"/></StgValue>
</operation>

<operation id="3581" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2241  %tmp_1199 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1199"/></StgValue>
</operation>

<operation id="3582" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2242  %tmp_1200 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1199, i1 %tmp_1198)

]]></Node>
<StgValue><ssdm name="tmp_1200"/></StgValue>
</operation>

<operation id="3583" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2243  %tmp_1686_9_3 = icmp ne i15 %tmp_1200, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_3"/></StgValue>
</operation>

<operation id="3584" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2247  %OP1_V_9_4 = sext i32 %BlockBuffer_val_9_V_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_4"/></StgValue>
</operation>

<operation id="3585" st_id="87" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2248  %p_Val2_658_9_4 = mul nsw i64 %OP2_V_9_4, %OP1_V_9_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_4"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="3586" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2237  %p_Val2_660_9_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_3"/></StgValue>
</operation>

<operation id="3587" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2238  %tmp_2134 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2134"/></StgValue>
</operation>

<operation id="3588" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2244  %qb_assign_2_9_3 = and i1 %tmp_1686_9_3, %tmp_2134

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_3"/></StgValue>
</operation>

<operation id="3589" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2245  %tmp_1687_9_3 = zext i1 %qb_assign_2_9_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_3"/></StgValue>
</operation>

<operation id="3590" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2246  %p_Val2_662_9_3 = add nsw i32 %p_Val2_660_9_3, %tmp_1687_9_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_3"/></StgValue>
</operation>

<operation id="3591" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2249  %tmp_1679_9_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_4"/></StgValue>
</operation>

<operation id="3592" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2250  %tmp_1679_9_4_cast = sext i48 %tmp_1679_9_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_4_cast"/></StgValue>
</operation>

<operation id="3593" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2251  %p_Val2_659_9_4 = add i64 %p_Val2_658_9_4, %tmp_1679_9_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_4"/></StgValue>
</operation>

<operation id="3594" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2252  %tmp_2136 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2136"/></StgValue>
</operation>

<operation id="3595" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2253  %p_Val2_660_9_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_4"/></StgValue>
</operation>

<operation id="3596" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2254  %tmp_2137 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2137"/></StgValue>
</operation>

<operation id="3597" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2255  %tmp_2138 = trunc i64 %p_Val2_658_9_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_2138"/></StgValue>
</operation>

<operation id="3598" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2256  %tmp_1201 = or i1 %tmp_2138, %tmp_2136

]]></Node>
<StgValue><ssdm name="tmp_1201"/></StgValue>
</operation>

<operation id="3599" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2257  %tmp_1202 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1202"/></StgValue>
</operation>

<operation id="3600" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2258  %tmp_1203 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1202, i1 %tmp_1201)

]]></Node>
<StgValue><ssdm name="tmp_1203"/></StgValue>
</operation>

<operation id="3601" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2259  %tmp_1686_9_4 = icmp ne i15 %tmp_1203, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_4"/></StgValue>
</operation>

<operation id="3602" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2260  %qb_assign_2_9_4 = and i1 %tmp_1686_9_4, %tmp_2137

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_4"/></StgValue>
</operation>

<operation id="3603" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2261  %tmp_1687_9_4 = zext i1 %qb_assign_2_9_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_4"/></StgValue>
</operation>

<operation id="3604" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2262  %p_Val2_662_9_4 = add nsw i32 %p_Val2_660_9_4, %tmp_1687_9_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_4"/></StgValue>
</operation>

<operation id="3605" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2263  %OP1_V_9_5 = sext i32 %BlockBuffer_val_9_V_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_5"/></StgValue>
</operation>

<operation id="3606" st_id="88" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2264  %p_Val2_658_9_5 = mul nsw i64 %OP2_V_9_5, %OP1_V_9_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_5"/></StgValue>
</operation>

<operation id="3607" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2265  %tmp_1679_9_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_5"/></StgValue>
</operation>

<operation id="3608" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2266  %tmp_1679_9_5_cast = sext i48 %tmp_1679_9_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_5_cast"/></StgValue>
</operation>

<operation id="3609" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2267  %p_Val2_659_9_5 = add i64 %p_Val2_658_9_5, %tmp_1679_9_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_5"/></StgValue>
</operation>

<operation id="3610" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2279  %OP1_V_9_6 = sext i32 %BlockBuffer_val_9_V_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_6"/></StgValue>
</operation>

<operation id="3611" st_id="88" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2280  %p_Val2_658_9_6 = mul nsw i64 %OP2_V_9_6, %OP1_V_9_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_6"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="3612" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2268  %tmp_2139 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2139"/></StgValue>
</operation>

<operation id="3613" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2269  %p_Val2_660_9_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_5"/></StgValue>
</operation>

<operation id="3614" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2270  %tmp_2140 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2140"/></StgValue>
</operation>

<operation id="3615" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2271  %tmp_2141 = trunc i64 %p_Val2_658_9_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_2141"/></StgValue>
</operation>

<operation id="3616" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2272  %tmp_1204 = or i1 %tmp_2141, %tmp_2139

]]></Node>
<StgValue><ssdm name="tmp_1204"/></StgValue>
</operation>

<operation id="3617" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2273  %tmp_1205 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1205"/></StgValue>
</operation>

<operation id="3618" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2274  %tmp_1206 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1205, i1 %tmp_1204)

]]></Node>
<StgValue><ssdm name="tmp_1206"/></StgValue>
</operation>

<operation id="3619" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2275  %tmp_1686_9_5 = icmp ne i15 %tmp_1206, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_5"/></StgValue>
</operation>

<operation id="3620" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2276  %qb_assign_2_9_5 = and i1 %tmp_1686_9_5, %tmp_2140

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_5"/></StgValue>
</operation>

<operation id="3621" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2277  %tmp_1687_9_5 = zext i1 %qb_assign_2_9_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_5"/></StgValue>
</operation>

<operation id="3622" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2278  %p_Val2_662_9_5 = add nsw i32 %p_Val2_660_9_5, %tmp_1687_9_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_5"/></StgValue>
</operation>

<operation id="3623" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2281  %tmp_1679_9_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_6"/></StgValue>
</operation>

<operation id="3624" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2282  %tmp_1679_9_6_cast = sext i48 %tmp_1679_9_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_6_cast"/></StgValue>
</operation>

<operation id="3625" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2283  %p_Val2_659_9_6 = add i64 %p_Val2_658_9_6, %tmp_1679_9_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_6"/></StgValue>
</operation>

<operation id="3626" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2284  %tmp_2142 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2142"/></StgValue>
</operation>

<operation id="3627" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2285  %p_Val2_660_9_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_6"/></StgValue>
</operation>

<operation id="3628" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2286  %tmp_2143 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2143"/></StgValue>
</operation>

<operation id="3629" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2287  %tmp_2144 = trunc i64 %p_Val2_658_9_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_2144"/></StgValue>
</operation>

<operation id="3630" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2288  %tmp_1207 = or i1 %tmp_2144, %tmp_2142

]]></Node>
<StgValue><ssdm name="tmp_1207"/></StgValue>
</operation>

<operation id="3631" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2289  %tmp_1208 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1208"/></StgValue>
</operation>

<operation id="3632" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2290  %tmp_1209 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1208, i1 %tmp_1207)

]]></Node>
<StgValue><ssdm name="tmp_1209"/></StgValue>
</operation>

<operation id="3633" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2291  %tmp_1686_9_6 = icmp ne i15 %tmp_1209, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_6"/></StgValue>
</operation>

<operation id="3634" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2292  %qb_assign_2_9_6 = and i1 %tmp_1686_9_6, %tmp_2143

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_6"/></StgValue>
</operation>

<operation id="3635" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2293  %tmp_1687_9_6 = zext i1 %qb_assign_2_9_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_6"/></StgValue>
</operation>

<operation id="3636" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2294  %p_Val2_662_9_6 = add nsw i32 %p_Val2_660_9_6, %tmp_1687_9_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_6"/></StgValue>
</operation>

<operation id="3637" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2295  %OP1_V_9_7 = sext i32 %BlockBuffer_val_9_V_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_7"/></StgValue>
</operation>

<operation id="3638" st_id="89" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2296  %p_Val2_658_9_7 = mul nsw i64 %OP2_V_9_7, %OP1_V_9_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_7"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="3639" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2297  %tmp_1679_9_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_7"/></StgValue>
</operation>

<operation id="3640" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2298  %tmp_1679_9_7_cast = sext i48 %tmp_1679_9_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_7_cast"/></StgValue>
</operation>

<operation id="3641" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2299  %p_Val2_659_9_7 = add i64 %p_Val2_658_9_7, %tmp_1679_9_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_7"/></StgValue>
</operation>

<operation id="3642" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2300  %tmp_2145 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2145"/></StgValue>
</operation>

<operation id="3643" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2301  %p_Val2_660_9_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_7"/></StgValue>
</operation>

<operation id="3644" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2302  %tmp_2146 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2146"/></StgValue>
</operation>

<operation id="3645" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2303  %tmp_2147 = trunc i64 %p_Val2_658_9_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_2147"/></StgValue>
</operation>

<operation id="3646" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2304  %tmp_1210 = or i1 %tmp_2147, %tmp_2145

]]></Node>
<StgValue><ssdm name="tmp_1210"/></StgValue>
</operation>

<operation id="3647" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2305  %tmp_1211 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1211"/></StgValue>
</operation>

<operation id="3648" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2306  %tmp_1212 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1211, i1 %tmp_1210)

]]></Node>
<StgValue><ssdm name="tmp_1212"/></StgValue>
</operation>

<operation id="3649" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2307  %tmp_1686_9_7 = icmp ne i15 %tmp_1212, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_7"/></StgValue>
</operation>

<operation id="3650" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2308  %qb_assign_2_9_7 = and i1 %tmp_1686_9_7, %tmp_2146

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_7"/></StgValue>
</operation>

<operation id="3651" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2309  %tmp_1687_9_7 = zext i1 %qb_assign_2_9_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_7"/></StgValue>
</operation>

<operation id="3652" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2310  %p_Val2_662_9_7 = add nsw i32 %p_Val2_660_9_7, %tmp_1687_9_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_7"/></StgValue>
</operation>

<operation id="3653" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2311  %OP1_V_9_8 = sext i32 %BlockBuffer_val_9_V_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_8"/></StgValue>
</operation>

<operation id="3654" st_id="90" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2312  %p_Val2_658_9_8 = mul nsw i64 %OP2_V_9_8, %OP1_V_9_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_8"/></StgValue>
</operation>

<operation id="3655" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2313  %tmp_1679_9_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_8"/></StgValue>
</operation>

<operation id="3656" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2314  %tmp_1679_9_8_cast = sext i48 %tmp_1679_9_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_8_cast"/></StgValue>
</operation>

<operation id="3657" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2315  %p_Val2_659_9_8 = add i64 %p_Val2_658_9_8, %tmp_1679_9_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_8"/></StgValue>
</operation>

<operation id="3658" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2316  %tmp_2148 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2148"/></StgValue>
</operation>

<operation id="3659" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2319  %tmp_2150 = trunc i64 %p_Val2_658_9_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_2150"/></StgValue>
</operation>

<operation id="3660" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2320  %tmp_1213 = or i1 %tmp_2150, %tmp_2148

]]></Node>
<StgValue><ssdm name="tmp_1213"/></StgValue>
</operation>

<operation id="3661" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2321  %tmp_1214 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1214"/></StgValue>
</operation>

<operation id="3662" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2322  %tmp_1215 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1214, i1 %tmp_1213)

]]></Node>
<StgValue><ssdm name="tmp_1215"/></StgValue>
</operation>

<operation id="3663" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2323  %tmp_1686_9_8 = icmp ne i15 %tmp_1215, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_8"/></StgValue>
</operation>

<operation id="3664" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2327  %OP1_V_9_9 = sext i32 %BlockBuffer_val_9_V_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_9"/></StgValue>
</operation>

<operation id="3665" st_id="90" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2328  %p_Val2_658_9_9 = mul nsw i64 %OP2_V_9_9, %OP1_V_9_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_9"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="3666" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2317  %p_Val2_660_9_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_8"/></StgValue>
</operation>

<operation id="3667" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2318  %tmp_2149 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2149"/></StgValue>
</operation>

<operation id="3668" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2324  %qb_assign_2_9_8 = and i1 %tmp_1686_9_8, %tmp_2149

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_8"/></StgValue>
</operation>

<operation id="3669" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2325  %tmp_1687_9_8 = zext i1 %qb_assign_2_9_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_8"/></StgValue>
</operation>

<operation id="3670" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2326  %p_Val2_662_9_8 = add nsw i32 %p_Val2_660_9_8, %tmp_1687_9_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_8"/></StgValue>
</operation>

<operation id="3671" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2329  %tmp_1679_9_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_9"/></StgValue>
</operation>

<operation id="3672" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2330  %tmp_1679_9_9_cast = sext i48 %tmp_1679_9_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_9_cast"/></StgValue>
</operation>

<operation id="3673" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2331  %p_Val2_659_9_9 = add i64 %p_Val2_658_9_9, %tmp_1679_9_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_9"/></StgValue>
</operation>

<operation id="3674" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2332  %tmp_2151 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2151"/></StgValue>
</operation>

<operation id="3675" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2333  %p_Val2_660_9_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_9"/></StgValue>
</operation>

<operation id="3676" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2334  %tmp_2152 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2152"/></StgValue>
</operation>

<operation id="3677" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2335  %tmp_2153 = trunc i64 %p_Val2_658_9_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_2153"/></StgValue>
</operation>

<operation id="3678" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2336  %tmp_1216 = or i1 %tmp_2153, %tmp_2151

]]></Node>
<StgValue><ssdm name="tmp_1216"/></StgValue>
</operation>

<operation id="3679" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2337  %tmp_1217 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1217"/></StgValue>
</operation>

<operation id="3680" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2338  %tmp_1218 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1217, i1 %tmp_1216)

]]></Node>
<StgValue><ssdm name="tmp_1218"/></StgValue>
</operation>

<operation id="3681" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2339  %tmp_1686_9_9 = icmp ne i15 %tmp_1218, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_9"/></StgValue>
</operation>

<operation id="3682" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2340  %qb_assign_2_9_9 = and i1 %tmp_1686_9_9, %tmp_2152

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_9"/></StgValue>
</operation>

<operation id="3683" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2341  %tmp_1687_9_9 = zext i1 %qb_assign_2_9_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_9"/></StgValue>
</operation>

<operation id="3684" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2342  %p_Val2_662_9_9 = add nsw i32 %p_Val2_660_9_9, %tmp_1687_9_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_9"/></StgValue>
</operation>

<operation id="3685" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2343  %OP1_V_9_10 = sext i32 %BlockBuffer_val_9_V_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_10"/></StgValue>
</operation>

<operation id="3686" st_id="91" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2344  %p_Val2_658_9_s = mul nsw i64 %OP2_V_9_s, %OP1_V_9_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_s"/></StgValue>
</operation>

<operation id="3687" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2345  %tmp_1679_9_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_s"/></StgValue>
</operation>

<operation id="3688" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2346  %tmp_1679_9_cast_915 = sext i48 %tmp_1679_9_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_cast_915"/></StgValue>
</operation>

<operation id="3689" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2347  %p_Val2_659_9_s = add i64 %p_Val2_658_9_s, %tmp_1679_9_cast_915

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_s"/></StgValue>
</operation>

<operation id="3690" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2359  %OP1_V_9_11 = sext i32 %BlockBuffer_val_9_V_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_11"/></StgValue>
</operation>

<operation id="3691" st_id="91" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2360  %p_Val2_658_9_10 = mul nsw i64 %OP2_V_9_10, %OP1_V_9_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_10"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="3692" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2348  %tmp_2154 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2154"/></StgValue>
</operation>

<operation id="3693" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2349  %p_Val2_660_9_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_s"/></StgValue>
</operation>

<operation id="3694" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2350  %tmp_2155 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2155"/></StgValue>
</operation>

<operation id="3695" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2351  %tmp_2156 = trunc i64 %p_Val2_658_9_s to i1

]]></Node>
<StgValue><ssdm name="tmp_2156"/></StgValue>
</operation>

<operation id="3696" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2352  %tmp_1219 = or i1 %tmp_2156, %tmp_2154

]]></Node>
<StgValue><ssdm name="tmp_1219"/></StgValue>
</operation>

<operation id="3697" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2353  %tmp_1220 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1220"/></StgValue>
</operation>

<operation id="3698" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2354  %tmp_1221 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1220, i1 %tmp_1219)

]]></Node>
<StgValue><ssdm name="tmp_1221"/></StgValue>
</operation>

<operation id="3699" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2355  %tmp_1686_9_s = icmp ne i15 %tmp_1221, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_s"/></StgValue>
</operation>

<operation id="3700" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2356  %qb_assign_2_9_s = and i1 %tmp_1686_9_s, %tmp_2155

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_s"/></StgValue>
</operation>

<operation id="3701" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2357  %tmp_1687_9_s = zext i1 %qb_assign_2_9_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_s"/></StgValue>
</operation>

<operation id="3702" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2358  %p_Val2_662_9_s = add nsw i32 %p_Val2_660_9_s, %tmp_1687_9_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_s"/></StgValue>
</operation>

<operation id="3703" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2361  %tmp_1679_9_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_10"/></StgValue>
</operation>

<operation id="3704" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2362  %tmp_1679_9_10_cast = sext i48 %tmp_1679_9_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_10_cast"/></StgValue>
</operation>

<operation id="3705" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2363  %p_Val2_659_9_10 = add i64 %p_Val2_658_9_10, %tmp_1679_9_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_10"/></StgValue>
</operation>

<operation id="3706" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2364  %tmp_2157 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2157"/></StgValue>
</operation>

<operation id="3707" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2365  %p_Val2_660_9_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_10"/></StgValue>
</operation>

<operation id="3708" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2366  %tmp_2158 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2158"/></StgValue>
</operation>

<operation id="3709" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2367  %tmp_2159 = trunc i64 %p_Val2_658_9_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_2159"/></StgValue>
</operation>

<operation id="3710" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2368  %tmp_1222 = or i1 %tmp_2159, %tmp_2157

]]></Node>
<StgValue><ssdm name="tmp_1222"/></StgValue>
</operation>

<operation id="3711" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2369  %tmp_1223 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1223"/></StgValue>
</operation>

<operation id="3712" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2370  %tmp_1224 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1223, i1 %tmp_1222)

]]></Node>
<StgValue><ssdm name="tmp_1224"/></StgValue>
</operation>

<operation id="3713" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2371  %tmp_1686_9_10 = icmp ne i15 %tmp_1224, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_10"/></StgValue>
</operation>

<operation id="3714" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2372  %qb_assign_2_9_10 = and i1 %tmp_1686_9_10, %tmp_2158

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_10"/></StgValue>
</operation>

<operation id="3715" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2373  %tmp_1687_9_10 = zext i1 %qb_assign_2_9_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_10"/></StgValue>
</operation>

<operation id="3716" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2374  %p_Val2_662_9_10 = add nsw i32 %p_Val2_660_9_10, %tmp_1687_9_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_10"/></StgValue>
</operation>

<operation id="3717" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2375  %OP1_V_9_12 = sext i32 %BlockBuffer_val_9_V_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_12"/></StgValue>
</operation>

<operation id="3718" st_id="92" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2376  %p_Val2_658_9_11 = mul nsw i64 %OP2_V_9_11, %OP1_V_9_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_11"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="3719" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2377  %tmp_1679_9_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_11"/></StgValue>
</operation>

<operation id="3720" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2378  %tmp_1679_9_11_cast = sext i48 %tmp_1679_9_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_11_cast"/></StgValue>
</operation>

<operation id="3721" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2379  %p_Val2_659_9_11 = add i64 %p_Val2_658_9_11, %tmp_1679_9_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_11"/></StgValue>
</operation>

<operation id="3722" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2380  %tmp_2160 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2160"/></StgValue>
</operation>

<operation id="3723" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2381  %p_Val2_660_9_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_11"/></StgValue>
</operation>

<operation id="3724" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2382  %tmp_2161 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2161"/></StgValue>
</operation>

<operation id="3725" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2383  %tmp_2162 = trunc i64 %p_Val2_658_9_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_2162"/></StgValue>
</operation>

<operation id="3726" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2384  %tmp_1225 = or i1 %tmp_2162, %tmp_2160

]]></Node>
<StgValue><ssdm name="tmp_1225"/></StgValue>
</operation>

<operation id="3727" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2385  %tmp_1226 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1226"/></StgValue>
</operation>

<operation id="3728" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2386  %tmp_1227 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1226, i1 %tmp_1225)

]]></Node>
<StgValue><ssdm name="tmp_1227"/></StgValue>
</operation>

<operation id="3729" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2387  %tmp_1686_9_11 = icmp ne i15 %tmp_1227, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_11"/></StgValue>
</operation>

<operation id="3730" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2388  %qb_assign_2_9_11 = and i1 %tmp_1686_9_11, %tmp_2161

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_11"/></StgValue>
</operation>

<operation id="3731" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2389  %tmp_1687_9_11 = zext i1 %qb_assign_2_9_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_11"/></StgValue>
</operation>

<operation id="3732" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2390  %p_Val2_662_9_11 = add nsw i32 %p_Val2_660_9_11, %tmp_1687_9_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_11"/></StgValue>
</operation>

<operation id="3733" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2391  %OP1_V_9_13 = sext i32 %BlockBuffer_val_9_V_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_13"/></StgValue>
</operation>

<operation id="3734" st_id="93" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2392  %p_Val2_658_9_12 = mul nsw i64 %OP2_V_9_12, %OP1_V_9_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_12"/></StgValue>
</operation>

<operation id="3735" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2393  %tmp_1679_9_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_12"/></StgValue>
</operation>

<operation id="3736" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2394  %tmp_1679_9_12_cast = sext i48 %tmp_1679_9_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_12_cast"/></StgValue>
</operation>

<operation id="3737" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2395  %p_Val2_659_9_12 = add i64 %p_Val2_658_9_12, %tmp_1679_9_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_12"/></StgValue>
</operation>

<operation id="3738" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2396  %tmp_2163 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2163"/></StgValue>
</operation>

<operation id="3739" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2399  %tmp_2165 = trunc i64 %p_Val2_658_9_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_2165"/></StgValue>
</operation>

<operation id="3740" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2400  %tmp_1228 = or i1 %tmp_2165, %tmp_2163

]]></Node>
<StgValue><ssdm name="tmp_1228"/></StgValue>
</operation>

<operation id="3741" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2401  %tmp_1229 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1229"/></StgValue>
</operation>

<operation id="3742" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2402  %tmp_1230 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1229, i1 %tmp_1228)

]]></Node>
<StgValue><ssdm name="tmp_1230"/></StgValue>
</operation>

<operation id="3743" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2403  %tmp_1686_9_12 = icmp ne i15 %tmp_1230, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_12"/></StgValue>
</operation>

<operation id="3744" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2407  %OP1_V_9_s = sext i32 %BlockBuffer_val_9_V_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_9_s"/></StgValue>
</operation>

<operation id="3745" st_id="93" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2408  %p_Val2_658_9_13 = mul nsw i64 %OP2_V_9_13, %OP1_V_9_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_9_13"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="3746" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:17  %BlockBuffer_val_10_28 = load i32* %BlockBuffer_val_10_s

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_10_28"/></StgValue>
</operation>

<operation id="3747" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2397  %p_Val2_660_9_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_12"/></StgValue>
</operation>

<operation id="3748" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2398  %tmp_2164 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2164"/></StgValue>
</operation>

<operation id="3749" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2404  %qb_assign_2_9_12 = and i1 %tmp_1686_9_12, %tmp_2164

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_12"/></StgValue>
</operation>

<operation id="3750" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2405  %tmp_1687_9_12 = zext i1 %qb_assign_2_9_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_12"/></StgValue>
</operation>

<operation id="3751" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2406  %p_Val2_662_9_12 = add nsw i32 %p_Val2_660_9_12, %tmp_1687_9_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_12"/></StgValue>
</operation>

<operation id="3752" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2409  %tmp_1679_9_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_9_13"/></StgValue>
</operation>

<operation id="3753" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2410  %tmp_1679_9_13_cast = sext i48 %tmp_1679_9_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_9_13_cast"/></StgValue>
</operation>

<operation id="3754" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2411  %p_Val2_659_9_13 = add i64 %p_Val2_658_9_13, %tmp_1679_9_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_9_13"/></StgValue>
</operation>

<operation id="3755" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2412  %tmp_2166 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_9_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2166"/></StgValue>
</operation>

<operation id="3756" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2413  %p_Val2_660_9_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_9_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_9_13"/></StgValue>
</operation>

<operation id="3757" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2414  %tmp_2167 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_9_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2167"/></StgValue>
</operation>

<operation id="3758" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2415  %tmp_2168 = trunc i64 %p_Val2_658_9_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_2168"/></StgValue>
</operation>

<operation id="3759" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2416  %tmp_1231 = or i1 %tmp_2168, %tmp_2166

]]></Node>
<StgValue><ssdm name="tmp_1231"/></StgValue>
</operation>

<operation id="3760" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2417  %tmp_1232 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_9_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1232"/></StgValue>
</operation>

<operation id="3761" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2418  %tmp_1233 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1232, i1 %tmp_1231)

]]></Node>
<StgValue><ssdm name="tmp_1233"/></StgValue>
</operation>

<operation id="3762" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2419  %tmp_1686_9_13 = icmp ne i15 %tmp_1233, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_9_13"/></StgValue>
</operation>

<operation id="3763" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2420  %qb_assign_2_9_13 = and i1 %tmp_1686_9_13, %tmp_2167

]]></Node>
<StgValue><ssdm name="qb_assign_2_9_13"/></StgValue>
</operation>

<operation id="3764" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2421  %tmp_1687_9_13 = zext i1 %qb_assign_2_9_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_9_13"/></StgValue>
</operation>

<operation id="3765" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2422  %p_Val2_662_9_13 = add nsw i32 %p_Val2_660_9_13, %tmp_1687_9_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_9_13"/></StgValue>
</operation>

<operation id="3766" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2423  %OP1_V_10 = sext i32 %BlockBuffer_val_10_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10"/></StgValue>
</operation>

<operation id="3767" st_id="94" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2424  %p_Val2_658_s = mul nsw i64 %OP2_V_s, %OP1_V_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_s"/></StgValue>
</operation>

<operation id="3768" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2425  %tmp_1679_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_9_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_s"/></StgValue>
</operation>

<operation id="3769" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2426  %tmp_1679_10_cast = sext i48 %tmp_1679_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_cast"/></StgValue>
</operation>

<operation id="3770" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2427  %p_Val2_659_s = add i64 %p_Val2_658_s, %tmp_1679_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_s"/></StgValue>
</operation>

<operation id="3771" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2439  %OP1_V_10_1 = sext i32 %BlockBuffer_val_10_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_1"/></StgValue>
</operation>

<operation id="3772" st_id="94" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2440  %p_Val2_658_10_1 = mul nsw i64 %OP2_V_10_1, %OP1_V_10_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_1"/></StgValue>
</operation>

<operation id="3773" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4933" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:77  store i32 %BlockBuffer_val_10_14, i32* %BlockBuffer_val_10_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="3774" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2428  %tmp_2169 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2169"/></StgValue>
</operation>

<operation id="3775" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2429  %p_Val2_660_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_s"/></StgValue>
</operation>

<operation id="3776" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2430  %tmp_2170 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2170"/></StgValue>
</operation>

<operation id="3777" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2431  %tmp_2171 = trunc i64 %p_Val2_658_s to i1

]]></Node>
<StgValue><ssdm name="tmp_2171"/></StgValue>
</operation>

<operation id="3778" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2432  %tmp_1234 = or i1 %tmp_2171, %tmp_2169

]]></Node>
<StgValue><ssdm name="tmp_1234"/></StgValue>
</operation>

<operation id="3779" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2433  %tmp_1235 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1235"/></StgValue>
</operation>

<operation id="3780" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2434  %tmp_1236 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1235, i1 %tmp_1234)

]]></Node>
<StgValue><ssdm name="tmp_1236"/></StgValue>
</operation>

<operation id="3781" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2435  %tmp_1686_s = icmp ne i15 %tmp_1236, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_s"/></StgValue>
</operation>

<operation id="3782" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2436  %qb_assign_2_s = and i1 %tmp_1686_s, %tmp_2170

]]></Node>
<StgValue><ssdm name="qb_assign_2_s"/></StgValue>
</operation>

<operation id="3783" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2437  %tmp_1687_s = zext i1 %qb_assign_2_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_s"/></StgValue>
</operation>

<operation id="3784" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2438  %p_Val2_662_s = add nsw i32 %p_Val2_660_s, %tmp_1687_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_s"/></StgValue>
</operation>

<operation id="3785" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2441  %tmp_1679_10_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_1"/></StgValue>
</operation>

<operation id="3786" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2442  %tmp_1679_10_1_cast = sext i48 %tmp_1679_10_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_1_cast"/></StgValue>
</operation>

<operation id="3787" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2443  %p_Val2_659_10_1 = add i64 %p_Val2_658_10_1, %tmp_1679_10_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_1"/></StgValue>
</operation>

<operation id="3788" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2444  %tmp_2172 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2172"/></StgValue>
</operation>

<operation id="3789" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2445  %p_Val2_660_10_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_1"/></StgValue>
</operation>

<operation id="3790" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2446  %tmp_2173 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2173"/></StgValue>
</operation>

<operation id="3791" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2447  %tmp_2174 = trunc i64 %p_Val2_658_10_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_2174"/></StgValue>
</operation>

<operation id="3792" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2448  %tmp_1237 = or i1 %tmp_2174, %tmp_2172

]]></Node>
<StgValue><ssdm name="tmp_1237"/></StgValue>
</operation>

<operation id="3793" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2449  %tmp_1238 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1238"/></StgValue>
</operation>

<operation id="3794" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2450  %tmp_1239 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1238, i1 %tmp_1237)

]]></Node>
<StgValue><ssdm name="tmp_1239"/></StgValue>
</operation>

<operation id="3795" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2451  %tmp_1686_10_1 = icmp ne i15 %tmp_1239, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_1"/></StgValue>
</operation>

<operation id="3796" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2452  %qb_assign_2_10_1 = and i1 %tmp_1686_10_1, %tmp_2173

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_1"/></StgValue>
</operation>

<operation id="3797" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2453  %tmp_1687_10_1 = zext i1 %qb_assign_2_10_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_1"/></StgValue>
</operation>

<operation id="3798" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2454  %p_Val2_662_10_1 = add nsw i32 %p_Val2_660_10_1, %tmp_1687_10_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_1"/></StgValue>
</operation>

<operation id="3799" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2455  %OP1_V_10_2 = sext i32 %BlockBuffer_val_10_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_2"/></StgValue>
</operation>

<operation id="3800" st_id="95" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2456  %p_Val2_658_10_2 = mul nsw i64 %OP2_V_10_2, %OP1_V_10_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="3801" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2457  %tmp_1679_10_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_2"/></StgValue>
</operation>

<operation id="3802" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2458  %tmp_1679_10_2_cast = sext i48 %tmp_1679_10_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_2_cast"/></StgValue>
</operation>

<operation id="3803" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2459  %p_Val2_659_10_2 = add i64 %p_Val2_658_10_2, %tmp_1679_10_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_2"/></StgValue>
</operation>

<operation id="3804" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2460  %tmp_2175 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2175"/></StgValue>
</operation>

<operation id="3805" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2461  %p_Val2_660_10_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_2"/></StgValue>
</operation>

<operation id="3806" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2462  %tmp_2176 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2176"/></StgValue>
</operation>

<operation id="3807" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2463  %tmp_2177 = trunc i64 %p_Val2_658_10_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_2177"/></StgValue>
</operation>

<operation id="3808" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2464  %tmp_1240 = or i1 %tmp_2177, %tmp_2175

]]></Node>
<StgValue><ssdm name="tmp_1240"/></StgValue>
</operation>

<operation id="3809" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2465  %tmp_1241 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1241"/></StgValue>
</operation>

<operation id="3810" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2466  %tmp_1242 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1241, i1 %tmp_1240)

]]></Node>
<StgValue><ssdm name="tmp_1242"/></StgValue>
</operation>

<operation id="3811" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2467  %tmp_1686_10_2 = icmp ne i15 %tmp_1242, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_2"/></StgValue>
</operation>

<operation id="3812" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2468  %qb_assign_2_10_2 = and i1 %tmp_1686_10_2, %tmp_2176

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_2"/></StgValue>
</operation>

<operation id="3813" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2469  %tmp_1687_10_2 = zext i1 %qb_assign_2_10_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_2"/></StgValue>
</operation>

<operation id="3814" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2470  %p_Val2_662_10_2 = add nsw i32 %p_Val2_660_10_2, %tmp_1687_10_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_2"/></StgValue>
</operation>

<operation id="3815" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2471  %OP1_V_10_3 = sext i32 %BlockBuffer_val_10_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_3"/></StgValue>
</operation>

<operation id="3816" st_id="96" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2472  %p_Val2_658_10_3 = mul nsw i64 %OP2_V_10_3, %OP1_V_10_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_3"/></StgValue>
</operation>

<operation id="3817" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2473  %tmp_1679_10_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_3"/></StgValue>
</operation>

<operation id="3818" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2474  %tmp_1679_10_3_cast = sext i48 %tmp_1679_10_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_3_cast"/></StgValue>
</operation>

<operation id="3819" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2475  %p_Val2_659_10_3 = add i64 %p_Val2_658_10_3, %tmp_1679_10_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_3"/></StgValue>
</operation>

<operation id="3820" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2476  %tmp_2178 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2178"/></StgValue>
</operation>

<operation id="3821" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2479  %tmp_2180 = trunc i64 %p_Val2_658_10_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_2180"/></StgValue>
</operation>

<operation id="3822" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2480  %tmp_1243 = or i1 %tmp_2180, %tmp_2178

]]></Node>
<StgValue><ssdm name="tmp_1243"/></StgValue>
</operation>

<operation id="3823" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2481  %tmp_1244 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1244"/></StgValue>
</operation>

<operation id="3824" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2482  %tmp_1245 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1244, i1 %tmp_1243)

]]></Node>
<StgValue><ssdm name="tmp_1245"/></StgValue>
</operation>

<operation id="3825" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2483  %tmp_1686_10_3 = icmp ne i15 %tmp_1245, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_3"/></StgValue>
</operation>

<operation id="3826" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2487  %OP1_V_10_4 = sext i32 %BlockBuffer_val_10_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_4"/></StgValue>
</operation>

<operation id="3827" st_id="96" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2488  %p_Val2_658_10_4 = mul nsw i64 %OP2_V_10_4, %OP1_V_10_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_4"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="3828" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2477  %p_Val2_660_10_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_3"/></StgValue>
</operation>

<operation id="3829" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2478  %tmp_2179 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2179"/></StgValue>
</operation>

<operation id="3830" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2484  %qb_assign_2_10_3 = and i1 %tmp_1686_10_3, %tmp_2179

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_3"/></StgValue>
</operation>

<operation id="3831" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2485  %tmp_1687_10_3 = zext i1 %qb_assign_2_10_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_3"/></StgValue>
</operation>

<operation id="3832" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2486  %p_Val2_662_10_3 = add nsw i32 %p_Val2_660_10_3, %tmp_1687_10_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_3"/></StgValue>
</operation>

<operation id="3833" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2489  %tmp_1679_10_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_4"/></StgValue>
</operation>

<operation id="3834" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2490  %tmp_1679_10_4_cast = sext i48 %tmp_1679_10_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_4_cast"/></StgValue>
</operation>

<operation id="3835" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2491  %p_Val2_659_10_4 = add i64 %p_Val2_658_10_4, %tmp_1679_10_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_4"/></StgValue>
</operation>

<operation id="3836" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2492  %tmp_2181 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2181"/></StgValue>
</operation>

<operation id="3837" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2493  %p_Val2_660_10_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_4"/></StgValue>
</operation>

<operation id="3838" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2494  %tmp_2182 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2182"/></StgValue>
</operation>

<operation id="3839" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2495  %tmp_2183 = trunc i64 %p_Val2_658_10_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_2183"/></StgValue>
</operation>

<operation id="3840" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2496  %tmp_1246 = or i1 %tmp_2183, %tmp_2181

]]></Node>
<StgValue><ssdm name="tmp_1246"/></StgValue>
</operation>

<operation id="3841" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2497  %tmp_1247 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1247"/></StgValue>
</operation>

<operation id="3842" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2498  %tmp_1248 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1247, i1 %tmp_1246)

]]></Node>
<StgValue><ssdm name="tmp_1248"/></StgValue>
</operation>

<operation id="3843" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2499  %tmp_1686_10_4 = icmp ne i15 %tmp_1248, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_4"/></StgValue>
</operation>

<operation id="3844" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2500  %qb_assign_2_10_4 = and i1 %tmp_1686_10_4, %tmp_2182

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_4"/></StgValue>
</operation>

<operation id="3845" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2501  %tmp_1687_10_4 = zext i1 %qb_assign_2_10_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_4"/></StgValue>
</operation>

<operation id="3846" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2502  %p_Val2_662_10_4 = add nsw i32 %p_Val2_660_10_4, %tmp_1687_10_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_4"/></StgValue>
</operation>

<operation id="3847" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2503  %OP1_V_10_5 = sext i32 %BlockBuffer_val_10_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_5"/></StgValue>
</operation>

<operation id="3848" st_id="97" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2504  %p_Val2_658_10_5 = mul nsw i64 %OP2_V_10_5, %OP1_V_10_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_5"/></StgValue>
</operation>

<operation id="3849" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2505  %tmp_1679_10_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_5"/></StgValue>
</operation>

<operation id="3850" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2506  %tmp_1679_10_5_cast = sext i48 %tmp_1679_10_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_5_cast"/></StgValue>
</operation>

<operation id="3851" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2507  %p_Val2_659_10_5 = add i64 %p_Val2_658_10_5, %tmp_1679_10_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_5"/></StgValue>
</operation>

<operation id="3852" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2519  %OP1_V_10_6 = sext i32 %BlockBuffer_val_10_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_6"/></StgValue>
</operation>

<operation id="3853" st_id="97" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2520  %p_Val2_658_10_6 = mul nsw i64 %OP2_V_10_6, %OP1_V_10_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_6"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="3854" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2508  %tmp_2184 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2184"/></StgValue>
</operation>

<operation id="3855" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2509  %p_Val2_660_10_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_5"/></StgValue>
</operation>

<operation id="3856" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2510  %tmp_2185 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2185"/></StgValue>
</operation>

<operation id="3857" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2511  %tmp_2186 = trunc i64 %p_Val2_658_10_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_2186"/></StgValue>
</operation>

<operation id="3858" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2512  %tmp_1249 = or i1 %tmp_2186, %tmp_2184

]]></Node>
<StgValue><ssdm name="tmp_1249"/></StgValue>
</operation>

<operation id="3859" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2513  %tmp_1250 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1250"/></StgValue>
</operation>

<operation id="3860" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2514  %tmp_1251 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1250, i1 %tmp_1249)

]]></Node>
<StgValue><ssdm name="tmp_1251"/></StgValue>
</operation>

<operation id="3861" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2515  %tmp_1686_10_5 = icmp ne i15 %tmp_1251, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_5"/></StgValue>
</operation>

<operation id="3862" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2516  %qb_assign_2_10_5 = and i1 %tmp_1686_10_5, %tmp_2185

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_5"/></StgValue>
</operation>

<operation id="3863" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2517  %tmp_1687_10_5 = zext i1 %qb_assign_2_10_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_5"/></StgValue>
</operation>

<operation id="3864" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2518  %p_Val2_662_10_5 = add nsw i32 %p_Val2_660_10_5, %tmp_1687_10_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_5"/></StgValue>
</operation>

<operation id="3865" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2521  %tmp_1679_10_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_6"/></StgValue>
</operation>

<operation id="3866" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2522  %tmp_1679_10_6_cast = sext i48 %tmp_1679_10_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_6_cast"/></StgValue>
</operation>

<operation id="3867" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2523  %p_Val2_659_10_6 = add i64 %p_Val2_658_10_6, %tmp_1679_10_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_6"/></StgValue>
</operation>

<operation id="3868" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2524  %tmp_2187 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2187"/></StgValue>
</operation>

<operation id="3869" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2525  %p_Val2_660_10_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_6"/></StgValue>
</operation>

<operation id="3870" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2526  %tmp_2188 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2188"/></StgValue>
</operation>

<operation id="3871" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2527  %tmp_2189 = trunc i64 %p_Val2_658_10_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_2189"/></StgValue>
</operation>

<operation id="3872" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2528  %tmp_1252 = or i1 %tmp_2189, %tmp_2187

]]></Node>
<StgValue><ssdm name="tmp_1252"/></StgValue>
</operation>

<operation id="3873" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2529  %tmp_1253 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1253"/></StgValue>
</operation>

<operation id="3874" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2530  %tmp_1254 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1253, i1 %tmp_1252)

]]></Node>
<StgValue><ssdm name="tmp_1254"/></StgValue>
</operation>

<operation id="3875" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2531  %tmp_1686_10_6 = icmp ne i15 %tmp_1254, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_6"/></StgValue>
</operation>

<operation id="3876" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2532  %qb_assign_2_10_6 = and i1 %tmp_1686_10_6, %tmp_2188

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_6"/></StgValue>
</operation>

<operation id="3877" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2533  %tmp_1687_10_6 = zext i1 %qb_assign_2_10_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_6"/></StgValue>
</operation>

<operation id="3878" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2534  %p_Val2_662_10_6 = add nsw i32 %p_Val2_660_10_6, %tmp_1687_10_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_6"/></StgValue>
</operation>

<operation id="3879" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2535  %OP1_V_10_7 = sext i32 %BlockBuffer_val_10_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_7"/></StgValue>
</operation>

<operation id="3880" st_id="98" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2536  %p_Val2_658_10_7 = mul nsw i64 %OP2_V_10_7, %OP1_V_10_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_7"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="3881" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2537  %tmp_1679_10_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_7"/></StgValue>
</operation>

<operation id="3882" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2538  %tmp_1679_10_7_cast = sext i48 %tmp_1679_10_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_7_cast"/></StgValue>
</operation>

<operation id="3883" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2539  %p_Val2_659_10_7 = add i64 %p_Val2_658_10_7, %tmp_1679_10_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_7"/></StgValue>
</operation>

<operation id="3884" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2540  %tmp_2190 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2190"/></StgValue>
</operation>

<operation id="3885" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2541  %p_Val2_660_10_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_7"/></StgValue>
</operation>

<operation id="3886" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2542  %tmp_2191 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2191"/></StgValue>
</operation>

<operation id="3887" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2543  %tmp_2192 = trunc i64 %p_Val2_658_10_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_2192"/></StgValue>
</operation>

<operation id="3888" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2544  %tmp_1255 = or i1 %tmp_2192, %tmp_2190

]]></Node>
<StgValue><ssdm name="tmp_1255"/></StgValue>
</operation>

<operation id="3889" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2545  %tmp_1256 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1256"/></StgValue>
</operation>

<operation id="3890" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2546  %tmp_1257 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1256, i1 %tmp_1255)

]]></Node>
<StgValue><ssdm name="tmp_1257"/></StgValue>
</operation>

<operation id="3891" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2547  %tmp_1686_10_7 = icmp ne i15 %tmp_1257, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_7"/></StgValue>
</operation>

<operation id="3892" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2548  %qb_assign_2_10_7 = and i1 %tmp_1686_10_7, %tmp_2191

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_7"/></StgValue>
</operation>

<operation id="3893" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2549  %tmp_1687_10_7 = zext i1 %qb_assign_2_10_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_7"/></StgValue>
</operation>

<operation id="3894" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2550  %p_Val2_662_10_7 = add nsw i32 %p_Val2_660_10_7, %tmp_1687_10_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_7"/></StgValue>
</operation>

<operation id="3895" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2551  %OP1_V_10_8 = sext i32 %BlockBuffer_val_10_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_8"/></StgValue>
</operation>

<operation id="3896" st_id="99" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2552  %p_Val2_658_10_8 = mul nsw i64 %OP2_V_10_8, %OP1_V_10_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_8"/></StgValue>
</operation>

<operation id="3897" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2553  %tmp_1679_10_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_8"/></StgValue>
</operation>

<operation id="3898" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2554  %tmp_1679_10_8_cast = sext i48 %tmp_1679_10_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_8_cast"/></StgValue>
</operation>

<operation id="3899" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2555  %p_Val2_659_10_8 = add i64 %p_Val2_658_10_8, %tmp_1679_10_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_8"/></StgValue>
</operation>

<operation id="3900" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2556  %tmp_2193 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2193"/></StgValue>
</operation>

<operation id="3901" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2559  %tmp_2195 = trunc i64 %p_Val2_658_10_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_2195"/></StgValue>
</operation>

<operation id="3902" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2560  %tmp_1258 = or i1 %tmp_2195, %tmp_2193

]]></Node>
<StgValue><ssdm name="tmp_1258"/></StgValue>
</operation>

<operation id="3903" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2561  %tmp_1259 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1259"/></StgValue>
</operation>

<operation id="3904" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2562  %tmp_1260 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1259, i1 %tmp_1258)

]]></Node>
<StgValue><ssdm name="tmp_1260"/></StgValue>
</operation>

<operation id="3905" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2563  %tmp_1686_10_8 = icmp ne i15 %tmp_1260, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_8"/></StgValue>
</operation>

<operation id="3906" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2567  %OP1_V_10_9 = sext i32 %BlockBuffer_val_10_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_9"/></StgValue>
</operation>

<operation id="3907" st_id="99" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2568  %p_Val2_658_10_9 = mul nsw i64 %OP2_V_10_9, %OP1_V_10_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_9"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="3908" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2557  %p_Val2_660_10_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_8"/></StgValue>
</operation>

<operation id="3909" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2558  %tmp_2194 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2194"/></StgValue>
</operation>

<operation id="3910" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2564  %qb_assign_2_10_8 = and i1 %tmp_1686_10_8, %tmp_2194

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_8"/></StgValue>
</operation>

<operation id="3911" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2565  %tmp_1687_10_8 = zext i1 %qb_assign_2_10_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_8"/></StgValue>
</operation>

<operation id="3912" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2566  %p_Val2_662_10_8 = add nsw i32 %p_Val2_660_10_8, %tmp_1687_10_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_8"/></StgValue>
</operation>

<operation id="3913" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2569  %tmp_1679_10_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_9"/></StgValue>
</operation>

<operation id="3914" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2570  %tmp_1679_10_9_cast = sext i48 %tmp_1679_10_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_9_cast"/></StgValue>
</operation>

<operation id="3915" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2571  %p_Val2_659_10_9 = add i64 %p_Val2_658_10_9, %tmp_1679_10_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_9"/></StgValue>
</operation>

<operation id="3916" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2572  %tmp_2196 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2196"/></StgValue>
</operation>

<operation id="3917" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2573  %p_Val2_660_10_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_9"/></StgValue>
</operation>

<operation id="3918" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2574  %tmp_2197 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2197"/></StgValue>
</operation>

<operation id="3919" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2575  %tmp_2198 = trunc i64 %p_Val2_658_10_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_2198"/></StgValue>
</operation>

<operation id="3920" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2576  %tmp_1261 = or i1 %tmp_2198, %tmp_2196

]]></Node>
<StgValue><ssdm name="tmp_1261"/></StgValue>
</operation>

<operation id="3921" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2577  %tmp_1262 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1262"/></StgValue>
</operation>

<operation id="3922" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2578  %tmp_1263 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1262, i1 %tmp_1261)

]]></Node>
<StgValue><ssdm name="tmp_1263"/></StgValue>
</operation>

<operation id="3923" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2579  %tmp_1686_10_9 = icmp ne i15 %tmp_1263, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_9"/></StgValue>
</operation>

<operation id="3924" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2580  %qb_assign_2_10_9 = and i1 %tmp_1686_10_9, %tmp_2197

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_9"/></StgValue>
</operation>

<operation id="3925" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2581  %tmp_1687_10_9 = zext i1 %qb_assign_2_10_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_9"/></StgValue>
</operation>

<operation id="3926" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2582  %p_Val2_662_10_9 = add nsw i32 %p_Val2_660_10_9, %tmp_1687_10_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_9"/></StgValue>
</operation>

<operation id="3927" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2583  %OP1_V_10_10 = sext i32 %BlockBuffer_val_10_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_10"/></StgValue>
</operation>

<operation id="3928" st_id="100" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2584  %p_Val2_658_10_s = mul nsw i64 %OP2_V_10_s, %OP1_V_10_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_s"/></StgValue>
</operation>

<operation id="3929" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2585  %tmp_1679_10_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_s"/></StgValue>
</operation>

<operation id="3930" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2586  %tmp_1679_10_cast_916 = sext i48 %tmp_1679_10_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_cast_916"/></StgValue>
</operation>

<operation id="3931" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2587  %p_Val2_659_10_s = add i64 %p_Val2_658_10_s, %tmp_1679_10_cast_916

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_s"/></StgValue>
</operation>

<operation id="3932" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2599  %OP1_V_10_11 = sext i32 %BlockBuffer_val_10_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_11"/></StgValue>
</operation>

<operation id="3933" st_id="100" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2600  %p_Val2_658_10_10 = mul nsw i64 %OP2_V_10_10, %OP1_V_10_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_10"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="3934" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2588  %tmp_2199 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2199"/></StgValue>
</operation>

<operation id="3935" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2589  %p_Val2_660_10_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_s"/></StgValue>
</operation>

<operation id="3936" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2590  %tmp_2200 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2200"/></StgValue>
</operation>

<operation id="3937" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2591  %tmp_2201 = trunc i64 %p_Val2_658_10_s to i1

]]></Node>
<StgValue><ssdm name="tmp_2201"/></StgValue>
</operation>

<operation id="3938" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2592  %tmp_1264 = or i1 %tmp_2201, %tmp_2199

]]></Node>
<StgValue><ssdm name="tmp_1264"/></StgValue>
</operation>

<operation id="3939" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2593  %tmp_1265 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1265"/></StgValue>
</operation>

<operation id="3940" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2594  %tmp_1266 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1265, i1 %tmp_1264)

]]></Node>
<StgValue><ssdm name="tmp_1266"/></StgValue>
</operation>

<operation id="3941" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2595  %tmp_1686_10_s = icmp ne i15 %tmp_1266, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_s"/></StgValue>
</operation>

<operation id="3942" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2596  %qb_assign_2_10_s = and i1 %tmp_1686_10_s, %tmp_2200

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_s"/></StgValue>
</operation>

<operation id="3943" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2597  %tmp_1687_10_s = zext i1 %qb_assign_2_10_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_s"/></StgValue>
</operation>

<operation id="3944" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2598  %p_Val2_662_10_s = add nsw i32 %p_Val2_660_10_s, %tmp_1687_10_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_s"/></StgValue>
</operation>

<operation id="3945" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2601  %tmp_1679_10_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_10"/></StgValue>
</operation>

<operation id="3946" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2602  %tmp_1679_10_10_cast = sext i48 %tmp_1679_10_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_10_cast"/></StgValue>
</operation>

<operation id="3947" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2603  %p_Val2_659_10_10 = add i64 %p_Val2_658_10_10, %tmp_1679_10_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_10"/></StgValue>
</operation>

<operation id="3948" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3808" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2604  %tmp_2202 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2202"/></StgValue>
</operation>

<operation id="3949" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2605  %p_Val2_660_10_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_10"/></StgValue>
</operation>

<operation id="3950" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2606  %tmp_2203 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2203"/></StgValue>
</operation>

<operation id="3951" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2607  %tmp_2204 = trunc i64 %p_Val2_658_10_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_2204"/></StgValue>
</operation>

<operation id="3952" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2608  %tmp_1267 = or i1 %tmp_2204, %tmp_2202

]]></Node>
<StgValue><ssdm name="tmp_1267"/></StgValue>
</operation>

<operation id="3953" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2609  %tmp_1268 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1268"/></StgValue>
</operation>

<operation id="3954" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2610  %tmp_1269 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1268, i1 %tmp_1267)

]]></Node>
<StgValue><ssdm name="tmp_1269"/></StgValue>
</operation>

<operation id="3955" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2611  %tmp_1686_10_10 = icmp ne i15 %tmp_1269, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_10"/></StgValue>
</operation>

<operation id="3956" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2612  %qb_assign_2_10_10 = and i1 %tmp_1686_10_10, %tmp_2203

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_10"/></StgValue>
</operation>

<operation id="3957" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3817" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2613  %tmp_1687_10_10 = zext i1 %qb_assign_2_10_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_10"/></StgValue>
</operation>

<operation id="3958" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2614  %p_Val2_662_10_10 = add nsw i32 %p_Val2_660_10_10, %tmp_1687_10_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_10"/></StgValue>
</operation>

<operation id="3959" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2615  %OP1_V_10_12 = sext i32 %BlockBuffer_val_10_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_12"/></StgValue>
</operation>

<operation id="3960" st_id="101" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2616  %p_Val2_658_10_11 = mul nsw i64 %OP2_V_10_11, %OP1_V_10_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_11"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="3961" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2617  %tmp_1679_10_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_11"/></StgValue>
</operation>

<operation id="3962" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2618  %tmp_1679_10_11_cast = sext i48 %tmp_1679_10_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_11_cast"/></StgValue>
</operation>

<operation id="3963" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2619  %p_Val2_659_10_11 = add i64 %p_Val2_658_10_11, %tmp_1679_10_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_11"/></StgValue>
</operation>

<operation id="3964" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2620  %tmp_2205 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2205"/></StgValue>
</operation>

<operation id="3965" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2621  %p_Val2_660_10_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_11"/></StgValue>
</operation>

<operation id="3966" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2622  %tmp_2206 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2206"/></StgValue>
</operation>

<operation id="3967" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2623  %tmp_2207 = trunc i64 %p_Val2_658_10_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_2207"/></StgValue>
</operation>

<operation id="3968" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2624  %tmp_1270 = or i1 %tmp_2207, %tmp_2205

]]></Node>
<StgValue><ssdm name="tmp_1270"/></StgValue>
</operation>

<operation id="3969" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2625  %tmp_1271 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1271"/></StgValue>
</operation>

<operation id="3970" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2626  %tmp_1272 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1271, i1 %tmp_1270)

]]></Node>
<StgValue><ssdm name="tmp_1272"/></StgValue>
</operation>

<operation id="3971" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2627  %tmp_1686_10_11 = icmp ne i15 %tmp_1272, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_11"/></StgValue>
</operation>

<operation id="3972" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2628  %qb_assign_2_10_11 = and i1 %tmp_1686_10_11, %tmp_2206

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_11"/></StgValue>
</operation>

<operation id="3973" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2629  %tmp_1687_10_11 = zext i1 %qb_assign_2_10_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_11"/></StgValue>
</operation>

<operation id="3974" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2630  %p_Val2_662_10_11 = add nsw i32 %p_Val2_660_10_11, %tmp_1687_10_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_11"/></StgValue>
</operation>

<operation id="3975" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2631  %OP1_V_10_13 = sext i32 %BlockBuffer_val_10_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_13"/></StgValue>
</operation>

<operation id="3976" st_id="102" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2632  %p_Val2_658_10_12 = mul nsw i64 %OP2_V_10_12, %OP1_V_10_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_12"/></StgValue>
</operation>

<operation id="3977" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3837" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2633  %tmp_1679_10_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_12"/></StgValue>
</operation>

<operation id="3978" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2634  %tmp_1679_10_12_cast = sext i48 %tmp_1679_10_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_12_cast"/></StgValue>
</operation>

<operation id="3979" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2635  %p_Val2_659_10_12 = add i64 %p_Val2_658_10_12, %tmp_1679_10_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_12"/></StgValue>
</operation>

<operation id="3980" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3840" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2636  %tmp_2208 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2208"/></StgValue>
</operation>

<operation id="3981" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2639  %tmp_2210 = trunc i64 %p_Val2_658_10_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_2210"/></StgValue>
</operation>

<operation id="3982" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2640  %tmp_1273 = or i1 %tmp_2210, %tmp_2208

]]></Node>
<StgValue><ssdm name="tmp_1273"/></StgValue>
</operation>

<operation id="3983" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2641  %tmp_1274 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1274"/></StgValue>
</operation>

<operation id="3984" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2642  %tmp_1275 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1274, i1 %tmp_1273)

]]></Node>
<StgValue><ssdm name="tmp_1275"/></StgValue>
</operation>

<operation id="3985" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2643  %tmp_1686_10_12 = icmp ne i15 %tmp_1275, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_12"/></StgValue>
</operation>

<operation id="3986" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2647  %OP1_V_10_s = sext i32 %BlockBuffer_val_10_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10_s"/></StgValue>
</operation>

<operation id="3987" st_id="102" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2648  %p_Val2_658_10_13 = mul nsw i64 %OP2_V_10_13, %OP1_V_10_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_10_13"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="3988" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:19  %BlockBuffer_val_11_28 = load i32* %BlockBuffer_val_11_s

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_11_28"/></StgValue>
</operation>

<operation id="3989" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2637  %p_Val2_660_10_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_12"/></StgValue>
</operation>

<operation id="3990" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2638  %tmp_2209 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2209"/></StgValue>
</operation>

<operation id="3991" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2644  %qb_assign_2_10_12 = and i1 %tmp_1686_10_12, %tmp_2209

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_12"/></StgValue>
</operation>

<operation id="3992" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2645  %tmp_1687_10_12 = zext i1 %qb_assign_2_10_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_12"/></StgValue>
</operation>

<operation id="3993" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2646  %p_Val2_662_10_12 = add nsw i32 %p_Val2_660_10_12, %tmp_1687_10_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_12"/></StgValue>
</operation>

<operation id="3994" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2649  %tmp_1679_10_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10_13"/></StgValue>
</operation>

<operation id="3995" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2650  %tmp_1679_10_13_cast = sext i48 %tmp_1679_10_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_10_13_cast"/></StgValue>
</operation>

<operation id="3996" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2651  %p_Val2_659_10_13 = add i64 %p_Val2_658_10_13, %tmp_1679_10_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10_13"/></StgValue>
</operation>

<operation id="3997" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2652  %tmp_2211 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2211"/></StgValue>
</operation>

<operation id="3998" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2653  %p_Val2_660_10_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10_13"/></StgValue>
</operation>

<operation id="3999" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2654  %tmp_2212 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2212"/></StgValue>
</operation>

<operation id="4000" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2655  %tmp_2213 = trunc i64 %p_Val2_658_10_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_2213"/></StgValue>
</operation>

<operation id="4001" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2656  %tmp_1276 = or i1 %tmp_2213, %tmp_2211

]]></Node>
<StgValue><ssdm name="tmp_1276"/></StgValue>
</operation>

<operation id="4002" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2657  %tmp_1277 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1277"/></StgValue>
</operation>

<operation id="4003" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2658  %tmp_1278 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1277, i1 %tmp_1276)

]]></Node>
<StgValue><ssdm name="tmp_1278"/></StgValue>
</operation>

<operation id="4004" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2659  %tmp_1686_10_13 = icmp ne i15 %tmp_1278, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10_13"/></StgValue>
</operation>

<operation id="4005" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2660  %qb_assign_2_10_13 = and i1 %tmp_1686_10_13, %tmp_2212

]]></Node>
<StgValue><ssdm name="qb_assign_2_10_13"/></StgValue>
</operation>

<operation id="4006" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3865" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2661  %tmp_1687_10_13 = zext i1 %qb_assign_2_10_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10_13"/></StgValue>
</operation>

<operation id="4007" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2662  %p_Val2_662_10_13 = add nsw i32 %p_Val2_660_10_13, %tmp_1687_10_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_10_13"/></StgValue>
</operation>

<operation id="4008" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2663  %OP1_V_11 = sext i32 %BlockBuffer_val_11_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11"/></StgValue>
</operation>

<operation id="4009" st_id="103" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2664  %p_Val2_658_10 = mul nsw i64 %OP2_V_10, %OP1_V_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_10"/></StgValue>
</operation>

<operation id="4010" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2665  %tmp_1679_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_10"/></StgValue>
</operation>

<operation id="4011" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2666  %tmp_1679_11_cast = sext i48 %tmp_1679_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_cast"/></StgValue>
</operation>

<operation id="4012" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2667  %p_Val2_659_10 = add i64 %p_Val2_658_10, %tmp_1679_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_10"/></StgValue>
</operation>

<operation id="4013" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2679  %OP1_V_11_1 = sext i32 %BlockBuffer_val_11_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_1"/></StgValue>
</operation>

<operation id="4014" st_id="103" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2680  %p_Val2_658_11_1 = mul nsw i64 %OP2_V_11_1, %OP1_V_11_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_1"/></StgValue>
</operation>

<operation id="4015" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4918" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:62  store i32 %BlockBuffer_val_11_14, i32* %BlockBuffer_val_11_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="4016" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2668  %tmp_2214 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2214"/></StgValue>
</operation>

<operation id="4017" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2669  %p_Val2_660_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_10"/></StgValue>
</operation>

<operation id="4018" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2670  %tmp_2215 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2215"/></StgValue>
</operation>

<operation id="4019" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2671  %tmp_2216 = trunc i64 %p_Val2_658_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_2216"/></StgValue>
</operation>

<operation id="4020" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2672  %tmp_1279 = or i1 %tmp_2216, %tmp_2214

]]></Node>
<StgValue><ssdm name="tmp_1279"/></StgValue>
</operation>

<operation id="4021" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2673  %tmp_1280 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1280"/></StgValue>
</operation>

<operation id="4022" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2674  %tmp_1281 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1280, i1 %tmp_1279)

]]></Node>
<StgValue><ssdm name="tmp_1281"/></StgValue>
</operation>

<operation id="4023" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2675  %tmp_1686_10 = icmp ne i15 %tmp_1281, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_10"/></StgValue>
</operation>

<operation id="4024" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2676  %qb_assign_2_10 = and i1 %tmp_1686_10, %tmp_2215

]]></Node>
<StgValue><ssdm name="qb_assign_2_10"/></StgValue>
</operation>

<operation id="4025" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2677  %tmp_1687_10 = zext i1 %qb_assign_2_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_10"/></StgValue>
</operation>

<operation id="4026" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2678  %p_Val2_662_10 = add nsw i32 %p_Val2_660_10, %tmp_1687_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_10"/></StgValue>
</operation>

<operation id="4027" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2681  %tmp_1679_11_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_1"/></StgValue>
</operation>

<operation id="4028" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2682  %tmp_1679_11_1_cast = sext i48 %tmp_1679_11_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_1_cast"/></StgValue>
</operation>

<operation id="4029" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2683  %p_Val2_659_11_1 = add i64 %p_Val2_658_11_1, %tmp_1679_11_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_1"/></StgValue>
</operation>

<operation id="4030" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3888" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2684  %tmp_2217 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2217"/></StgValue>
</operation>

<operation id="4031" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2685  %p_Val2_660_11_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_1"/></StgValue>
</operation>

<operation id="4032" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2686  %tmp_2218 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2218"/></StgValue>
</operation>

<operation id="4033" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2687  %tmp_2219 = trunc i64 %p_Val2_658_11_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_2219"/></StgValue>
</operation>

<operation id="4034" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2688  %tmp_1282 = or i1 %tmp_2219, %tmp_2217

]]></Node>
<StgValue><ssdm name="tmp_1282"/></StgValue>
</operation>

<operation id="4035" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2689  %tmp_1283 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1283"/></StgValue>
</operation>

<operation id="4036" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2690  %tmp_1284 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1283, i1 %tmp_1282)

]]></Node>
<StgValue><ssdm name="tmp_1284"/></StgValue>
</operation>

<operation id="4037" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2691  %tmp_1686_11_1 = icmp ne i15 %tmp_1284, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_1"/></StgValue>
</operation>

<operation id="4038" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2692  %qb_assign_2_11_1 = and i1 %tmp_1686_11_1, %tmp_2218

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_1"/></StgValue>
</operation>

<operation id="4039" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2693  %tmp_1687_11_1 = zext i1 %qb_assign_2_11_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_1"/></StgValue>
</operation>

<operation id="4040" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2694  %p_Val2_662_11_1 = add nsw i32 %p_Val2_660_11_1, %tmp_1687_11_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_1"/></StgValue>
</operation>

<operation id="4041" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2695  %OP1_V_11_2 = sext i32 %BlockBuffer_val_11_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_2"/></StgValue>
</operation>

<operation id="4042" st_id="104" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2696  %p_Val2_658_11_2 = mul nsw i64 %OP2_V_11_2, %OP1_V_11_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="4043" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2697  %tmp_1679_11_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_2"/></StgValue>
</operation>

<operation id="4044" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2698  %tmp_1679_11_2_cast = sext i48 %tmp_1679_11_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_2_cast"/></StgValue>
</operation>

<operation id="4045" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2699  %p_Val2_659_11_2 = add i64 %p_Val2_658_11_2, %tmp_1679_11_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_2"/></StgValue>
</operation>

<operation id="4046" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2700  %tmp_2220 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2220"/></StgValue>
</operation>

<operation id="4047" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2701  %p_Val2_660_11_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_2"/></StgValue>
</operation>

<operation id="4048" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2702  %tmp_2221 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2221"/></StgValue>
</operation>

<operation id="4049" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3907" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2703  %tmp_2222 = trunc i64 %p_Val2_658_11_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_2222"/></StgValue>
</operation>

<operation id="4050" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2704  %tmp_1285 = or i1 %tmp_2222, %tmp_2220

]]></Node>
<StgValue><ssdm name="tmp_1285"/></StgValue>
</operation>

<operation id="4051" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2705  %tmp_1286 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1286"/></StgValue>
</operation>

<operation id="4052" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2706  %tmp_1287 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1286, i1 %tmp_1285)

]]></Node>
<StgValue><ssdm name="tmp_1287"/></StgValue>
</operation>

<operation id="4053" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2707  %tmp_1686_11_2 = icmp ne i15 %tmp_1287, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_2"/></StgValue>
</operation>

<operation id="4054" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2708  %qb_assign_2_11_2 = and i1 %tmp_1686_11_2, %tmp_2221

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_2"/></StgValue>
</operation>

<operation id="4055" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2709  %tmp_1687_11_2 = zext i1 %qb_assign_2_11_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_2"/></StgValue>
</operation>

<operation id="4056" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2710  %p_Val2_662_11_2 = add nsw i32 %p_Val2_660_11_2, %tmp_1687_11_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_2"/></StgValue>
</operation>

<operation id="4057" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3915" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2711  %OP1_V_11_3 = sext i32 %BlockBuffer_val_11_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_3"/></StgValue>
</operation>

<operation id="4058" st_id="105" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2712  %p_Val2_658_11_3 = mul nsw i64 %OP2_V_11_3, %OP1_V_11_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_3"/></StgValue>
</operation>

<operation id="4059" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2713  %tmp_1679_11_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_3"/></StgValue>
</operation>

<operation id="4060" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2714  %tmp_1679_11_3_cast = sext i48 %tmp_1679_11_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_3_cast"/></StgValue>
</operation>

<operation id="4061" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2715  %p_Val2_659_11_3 = add i64 %p_Val2_658_11_3, %tmp_1679_11_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_3"/></StgValue>
</operation>

<operation id="4062" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3920" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2716  %tmp_2223 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2223"/></StgValue>
</operation>

<operation id="4063" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2719  %tmp_2225 = trunc i64 %p_Val2_658_11_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_2225"/></StgValue>
</operation>

<operation id="4064" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2720  %tmp_1288 = or i1 %tmp_2225, %tmp_2223

]]></Node>
<StgValue><ssdm name="tmp_1288"/></StgValue>
</operation>

<operation id="4065" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3925" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2721  %tmp_1289 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1289"/></StgValue>
</operation>

<operation id="4066" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2722  %tmp_1290 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1289, i1 %tmp_1288)

]]></Node>
<StgValue><ssdm name="tmp_1290"/></StgValue>
</operation>

<operation id="4067" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2723  %tmp_1686_11_3 = icmp ne i15 %tmp_1290, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_3"/></StgValue>
</operation>

<operation id="4068" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2727  %OP1_V_11_4 = sext i32 %BlockBuffer_val_11_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_4"/></StgValue>
</operation>

<operation id="4069" st_id="105" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2728  %p_Val2_658_11_4 = mul nsw i64 %OP2_V_11_4, %OP1_V_11_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_4"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="4070" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2717  %p_Val2_660_11_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_3"/></StgValue>
</operation>

<operation id="4071" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2718  %tmp_2224 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2224"/></StgValue>
</operation>

<operation id="4072" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2724  %qb_assign_2_11_3 = and i1 %tmp_1686_11_3, %tmp_2224

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_3"/></StgValue>
</operation>

<operation id="4073" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2725  %tmp_1687_11_3 = zext i1 %qb_assign_2_11_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_3"/></StgValue>
</operation>

<operation id="4074" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2726  %p_Val2_662_11_3 = add nsw i32 %p_Val2_660_11_3, %tmp_1687_11_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_3"/></StgValue>
</operation>

<operation id="4075" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3933" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2729  %tmp_1679_11_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_4"/></StgValue>
</operation>

<operation id="4076" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2730  %tmp_1679_11_4_cast = sext i48 %tmp_1679_11_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_4_cast"/></StgValue>
</operation>

<operation id="4077" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2731  %p_Val2_659_11_4 = add i64 %p_Val2_658_11_4, %tmp_1679_11_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_4"/></StgValue>
</operation>

<operation id="4078" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2732  %tmp_2226 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2226"/></StgValue>
</operation>

<operation id="4079" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2733  %p_Val2_660_11_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_4"/></StgValue>
</operation>

<operation id="4080" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2734  %tmp_2227 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2227"/></StgValue>
</operation>

<operation id="4081" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2735  %tmp_2228 = trunc i64 %p_Val2_658_11_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_2228"/></StgValue>
</operation>

<operation id="4082" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2736  %tmp_1291 = or i1 %tmp_2228, %tmp_2226

]]></Node>
<StgValue><ssdm name="tmp_1291"/></StgValue>
</operation>

<operation id="4083" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2737  %tmp_1292 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1292"/></StgValue>
</operation>

<operation id="4084" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2738  %tmp_1293 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1292, i1 %tmp_1291)

]]></Node>
<StgValue><ssdm name="tmp_1293"/></StgValue>
</operation>

<operation id="4085" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2739  %tmp_1686_11_4 = icmp ne i15 %tmp_1293, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_4"/></StgValue>
</operation>

<operation id="4086" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2740  %qb_assign_2_11_4 = and i1 %tmp_1686_11_4, %tmp_2227

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_4"/></StgValue>
</operation>

<operation id="4087" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2741  %tmp_1687_11_4 = zext i1 %qb_assign_2_11_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_4"/></StgValue>
</operation>

<operation id="4088" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2742  %p_Val2_662_11_4 = add nsw i32 %p_Val2_660_11_4, %tmp_1687_11_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_4"/></StgValue>
</operation>

<operation id="4089" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2743  %OP1_V_11_5 = sext i32 %BlockBuffer_val_11_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_5"/></StgValue>
</operation>

<operation id="4090" st_id="106" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2744  %p_Val2_658_11_5 = mul nsw i64 %OP2_V_11_5, %OP1_V_11_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_5"/></StgValue>
</operation>

<operation id="4091" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2745  %tmp_1679_11_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_5"/></StgValue>
</operation>

<operation id="4092" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2746  %tmp_1679_11_5_cast = sext i48 %tmp_1679_11_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_5_cast"/></StgValue>
</operation>

<operation id="4093" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2747  %p_Val2_659_11_5 = add i64 %p_Val2_658_11_5, %tmp_1679_11_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_5"/></StgValue>
</operation>

<operation id="4094" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2759  %OP1_V_11_6 = sext i32 %BlockBuffer_val_11_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_6"/></StgValue>
</operation>

<operation id="4095" st_id="106" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2760  %p_Val2_658_11_6 = mul nsw i64 %OP2_V_11_6, %OP1_V_11_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_6"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="4096" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2748  %tmp_2229 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2229"/></StgValue>
</operation>

<operation id="4097" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2749  %p_Val2_660_11_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_5"/></StgValue>
</operation>

<operation id="4098" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2750  %tmp_2230 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2230"/></StgValue>
</operation>

<operation id="4099" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3955" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2751  %tmp_2231 = trunc i64 %p_Val2_658_11_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_2231"/></StgValue>
</operation>

<operation id="4100" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2752  %tmp_1294 = or i1 %tmp_2231, %tmp_2229

]]></Node>
<StgValue><ssdm name="tmp_1294"/></StgValue>
</operation>

<operation id="4101" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3957" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2753  %tmp_1295 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1295"/></StgValue>
</operation>

<operation id="4102" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3958" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2754  %tmp_1296 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1295, i1 %tmp_1294)

]]></Node>
<StgValue><ssdm name="tmp_1296"/></StgValue>
</operation>

<operation id="4103" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2755  %tmp_1686_11_5 = icmp ne i15 %tmp_1296, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_5"/></StgValue>
</operation>

<operation id="4104" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2756  %qb_assign_2_11_5 = and i1 %tmp_1686_11_5, %tmp_2230

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_5"/></StgValue>
</operation>

<operation id="4105" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2757  %tmp_1687_11_5 = zext i1 %qb_assign_2_11_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_5"/></StgValue>
</operation>

<operation id="4106" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2758  %p_Val2_662_11_5 = add nsw i32 %p_Val2_660_11_5, %tmp_1687_11_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_5"/></StgValue>
</operation>

<operation id="4107" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2761  %tmp_1679_11_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_6"/></StgValue>
</operation>

<operation id="4108" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2762  %tmp_1679_11_6_cast = sext i48 %tmp_1679_11_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_6_cast"/></StgValue>
</operation>

<operation id="4109" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2763  %p_Val2_659_11_6 = add i64 %p_Val2_658_11_6, %tmp_1679_11_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_6"/></StgValue>
</operation>

<operation id="4110" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2764  %tmp_2232 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2232"/></StgValue>
</operation>

<operation id="4111" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3969" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2765  %p_Val2_660_11_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_6"/></StgValue>
</operation>

<operation id="4112" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2766  %tmp_2233 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2233"/></StgValue>
</operation>

<operation id="4113" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2767  %tmp_2234 = trunc i64 %p_Val2_658_11_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_2234"/></StgValue>
</operation>

<operation id="4114" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2768  %tmp_1297 = or i1 %tmp_2234, %tmp_2232

]]></Node>
<StgValue><ssdm name="tmp_1297"/></StgValue>
</operation>

<operation id="4115" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3973" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2769  %tmp_1298 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1298"/></StgValue>
</operation>

<operation id="4116" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3974" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2770  %tmp_1299 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1298, i1 %tmp_1297)

]]></Node>
<StgValue><ssdm name="tmp_1299"/></StgValue>
</operation>

<operation id="4117" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3975" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2771  %tmp_1686_11_6 = icmp ne i15 %tmp_1299, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_6"/></StgValue>
</operation>

<operation id="4118" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2772  %qb_assign_2_11_6 = and i1 %tmp_1686_11_6, %tmp_2233

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_6"/></StgValue>
</operation>

<operation id="4119" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2773  %tmp_1687_11_6 = zext i1 %qb_assign_2_11_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_6"/></StgValue>
</operation>

<operation id="4120" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2774  %p_Val2_662_11_6 = add nsw i32 %p_Val2_660_11_6, %tmp_1687_11_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_6"/></StgValue>
</operation>

<operation id="4121" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3979" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2775  %OP1_V_11_7 = sext i32 %BlockBuffer_val_11_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_7"/></StgValue>
</operation>

<operation id="4122" st_id="107" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2776  %p_Val2_658_11_7 = mul nsw i64 %OP2_V_11_7, %OP1_V_11_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_7"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="4123" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2777  %tmp_1679_11_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_7"/></StgValue>
</operation>

<operation id="4124" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2778  %tmp_1679_11_7_cast = sext i48 %tmp_1679_11_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_7_cast"/></StgValue>
</operation>

<operation id="4125" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2779  %p_Val2_659_11_7 = add i64 %p_Val2_658_11_7, %tmp_1679_11_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_7"/></StgValue>
</operation>

<operation id="4126" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2780  %tmp_2235 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2235"/></StgValue>
</operation>

<operation id="4127" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2781  %p_Val2_660_11_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_7"/></StgValue>
</operation>

<operation id="4128" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2782  %tmp_2236 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2236"/></StgValue>
</operation>

<operation id="4129" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2783  %tmp_2237 = trunc i64 %p_Val2_658_11_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_2237"/></StgValue>
</operation>

<operation id="4130" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2784  %tmp_1300 = or i1 %tmp_2237, %tmp_2235

]]></Node>
<StgValue><ssdm name="tmp_1300"/></StgValue>
</operation>

<operation id="4131" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2785  %tmp_1301 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1301"/></StgValue>
</operation>

<operation id="4132" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2786  %tmp_1302 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1301, i1 %tmp_1300)

]]></Node>
<StgValue><ssdm name="tmp_1302"/></StgValue>
</operation>

<operation id="4133" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2787  %tmp_1686_11_7 = icmp ne i15 %tmp_1302, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_7"/></StgValue>
</operation>

<operation id="4134" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2788  %qb_assign_2_11_7 = and i1 %tmp_1686_11_7, %tmp_2236

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_7"/></StgValue>
</operation>

<operation id="4135" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2789  %tmp_1687_11_7 = zext i1 %qb_assign_2_11_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_7"/></StgValue>
</operation>

<operation id="4136" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2790  %p_Val2_662_11_7 = add nsw i32 %p_Val2_660_11_7, %tmp_1687_11_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_7"/></StgValue>
</operation>

<operation id="4137" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2791  %OP1_V_11_8 = sext i32 %BlockBuffer_val_11_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_8"/></StgValue>
</operation>

<operation id="4138" st_id="108" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2792  %p_Val2_658_11_8 = mul nsw i64 %OP2_V_11_8, %OP1_V_11_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_8"/></StgValue>
</operation>

<operation id="4139" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2793  %tmp_1679_11_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_8"/></StgValue>
</operation>

<operation id="4140" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2794  %tmp_1679_11_8_cast = sext i48 %tmp_1679_11_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_8_cast"/></StgValue>
</operation>

<operation id="4141" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2795  %p_Val2_659_11_8 = add i64 %p_Val2_658_11_8, %tmp_1679_11_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_8"/></StgValue>
</operation>

<operation id="4142" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4000" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2796  %tmp_2238 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2238"/></StgValue>
</operation>

<operation id="4143" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2799  %tmp_2240 = trunc i64 %p_Val2_658_11_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_2240"/></StgValue>
</operation>

<operation id="4144" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2800  %tmp_1303 = or i1 %tmp_2240, %tmp_2238

]]></Node>
<StgValue><ssdm name="tmp_1303"/></StgValue>
</operation>

<operation id="4145" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2801  %tmp_1304 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1304"/></StgValue>
</operation>

<operation id="4146" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4006" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2802  %tmp_1305 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1304, i1 %tmp_1303)

]]></Node>
<StgValue><ssdm name="tmp_1305"/></StgValue>
</operation>

<operation id="4147" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2803  %tmp_1686_11_8 = icmp ne i15 %tmp_1305, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_8"/></StgValue>
</operation>

<operation id="4148" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4011" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2807  %OP1_V_11_9 = sext i32 %BlockBuffer_val_11_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_9"/></StgValue>
</operation>

<operation id="4149" st_id="108" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2808  %p_Val2_658_11_9 = mul nsw i64 %OP2_V_11_9, %OP1_V_11_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_9"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="4150" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2797  %p_Val2_660_11_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_8"/></StgValue>
</operation>

<operation id="4151" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2798  %tmp_2239 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2239"/></StgValue>
</operation>

<operation id="4152" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2804  %qb_assign_2_11_8 = and i1 %tmp_1686_11_8, %tmp_2239

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_8"/></StgValue>
</operation>

<operation id="4153" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4009" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2805  %tmp_1687_11_8 = zext i1 %qb_assign_2_11_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_8"/></StgValue>
</operation>

<operation id="4154" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2806  %p_Val2_662_11_8 = add nsw i32 %p_Val2_660_11_8, %tmp_1687_11_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_8"/></StgValue>
</operation>

<operation id="4155" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2809  %tmp_1679_11_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_9"/></StgValue>
</operation>

<operation id="4156" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4014" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2810  %tmp_1679_11_9_cast = sext i48 %tmp_1679_11_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_9_cast"/></StgValue>
</operation>

<operation id="4157" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2811  %p_Val2_659_11_9 = add i64 %p_Val2_658_11_9, %tmp_1679_11_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_9"/></StgValue>
</operation>

<operation id="4158" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2812  %tmp_2241 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2241"/></StgValue>
</operation>

<operation id="4159" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4017" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2813  %p_Val2_660_11_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_9"/></StgValue>
</operation>

<operation id="4160" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4018" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2814  %tmp_2242 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2242"/></StgValue>
</operation>

<operation id="4161" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2815  %tmp_2243 = trunc i64 %p_Val2_658_11_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_2243"/></StgValue>
</operation>

<operation id="4162" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2816  %tmp_1306 = or i1 %tmp_2243, %tmp_2241

]]></Node>
<StgValue><ssdm name="tmp_1306"/></StgValue>
</operation>

<operation id="4163" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4021" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2817  %tmp_1307 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1307"/></StgValue>
</operation>

<operation id="4164" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2818  %tmp_1308 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1307, i1 %tmp_1306)

]]></Node>
<StgValue><ssdm name="tmp_1308"/></StgValue>
</operation>

<operation id="4165" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4023" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2819  %tmp_1686_11_9 = icmp ne i15 %tmp_1308, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_9"/></StgValue>
</operation>

<operation id="4166" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2820  %qb_assign_2_11_9 = and i1 %tmp_1686_11_9, %tmp_2242

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_9"/></StgValue>
</operation>

<operation id="4167" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2821  %tmp_1687_11_9 = zext i1 %qb_assign_2_11_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_9"/></StgValue>
</operation>

<operation id="4168" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2822  %p_Val2_662_11_9 = add nsw i32 %p_Val2_660_11_9, %tmp_1687_11_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_9"/></StgValue>
</operation>

<operation id="4169" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4027" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2823  %OP1_V_11_10 = sext i32 %BlockBuffer_val_11_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_10"/></StgValue>
</operation>

<operation id="4170" st_id="109" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2824  %p_Val2_658_11_s = mul nsw i64 %OP2_V_11_s, %OP1_V_11_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_s"/></StgValue>
</operation>

<operation id="4171" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4029" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2825  %tmp_1679_11_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_s"/></StgValue>
</operation>

<operation id="4172" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4030" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2826  %tmp_1679_11_cast_917 = sext i48 %tmp_1679_11_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_cast_917"/></StgValue>
</operation>

<operation id="4173" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2827  %p_Val2_659_11_s = add i64 %p_Val2_658_11_s, %tmp_1679_11_cast_917

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_s"/></StgValue>
</operation>

<operation id="4174" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2839  %OP1_V_11_11 = sext i32 %BlockBuffer_val_11_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_11"/></StgValue>
</operation>

<operation id="4175" st_id="109" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2840  %p_Val2_658_11_10 = mul nsw i64 %OP2_V_11_10, %OP1_V_11_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_10"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="4176" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4032" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2828  %tmp_2244 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2244"/></StgValue>
</operation>

<operation id="4177" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2829  %p_Val2_660_11_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_s"/></StgValue>
</operation>

<operation id="4178" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2830  %tmp_2245 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2245"/></StgValue>
</operation>

<operation id="4179" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2831  %tmp_2246 = trunc i64 %p_Val2_658_11_s to i1

]]></Node>
<StgValue><ssdm name="tmp_2246"/></StgValue>
</operation>

<operation id="4180" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2832  %tmp_1309 = or i1 %tmp_2246, %tmp_2244

]]></Node>
<StgValue><ssdm name="tmp_1309"/></StgValue>
</operation>

<operation id="4181" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2833  %tmp_1310 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1310"/></StgValue>
</operation>

<operation id="4182" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2834  %tmp_1311 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1310, i1 %tmp_1309)

]]></Node>
<StgValue><ssdm name="tmp_1311"/></StgValue>
</operation>

<operation id="4183" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2835  %tmp_1686_11_s = icmp ne i15 %tmp_1311, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_s"/></StgValue>
</operation>

<operation id="4184" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2836  %qb_assign_2_11_s = and i1 %tmp_1686_11_s, %tmp_2245

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_s"/></StgValue>
</operation>

<operation id="4185" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2837  %tmp_1687_11_s = zext i1 %qb_assign_2_11_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_s"/></StgValue>
</operation>

<operation id="4186" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2838  %p_Val2_662_11_s = add nsw i32 %p_Val2_660_11_s, %tmp_1687_11_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_s"/></StgValue>
</operation>

<operation id="4187" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2841  %tmp_1679_11_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_10"/></StgValue>
</operation>

<operation id="4188" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2842  %tmp_1679_11_10_cast = sext i48 %tmp_1679_11_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_10_cast"/></StgValue>
</operation>

<operation id="4189" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2843  %p_Val2_659_11_10 = add i64 %p_Val2_658_11_10, %tmp_1679_11_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_10"/></StgValue>
</operation>

<operation id="4190" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4048" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2844  %tmp_2247 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2247"/></StgValue>
</operation>

<operation id="4191" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2845  %p_Val2_660_11_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_10"/></StgValue>
</operation>

<operation id="4192" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2846  %tmp_2248 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2248"/></StgValue>
</operation>

<operation id="4193" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4051" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2847  %tmp_2249 = trunc i64 %p_Val2_658_11_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_2249"/></StgValue>
</operation>

<operation id="4194" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2848  %tmp_1312 = or i1 %tmp_2249, %tmp_2247

]]></Node>
<StgValue><ssdm name="tmp_1312"/></StgValue>
</operation>

<operation id="4195" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2849  %tmp_1313 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1313"/></StgValue>
</operation>

<operation id="4196" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2850  %tmp_1314 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1313, i1 %tmp_1312)

]]></Node>
<StgValue><ssdm name="tmp_1314"/></StgValue>
</operation>

<operation id="4197" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2851  %tmp_1686_11_10 = icmp ne i15 %tmp_1314, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_10"/></StgValue>
</operation>

<operation id="4198" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2852  %qb_assign_2_11_10 = and i1 %tmp_1686_11_10, %tmp_2248

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_10"/></StgValue>
</operation>

<operation id="4199" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2853  %tmp_1687_11_10 = zext i1 %qb_assign_2_11_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_10"/></StgValue>
</operation>

<operation id="4200" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2854  %p_Val2_662_11_10 = add nsw i32 %p_Val2_660_11_10, %tmp_1687_11_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_10"/></StgValue>
</operation>

<operation id="4201" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2855  %OP1_V_11_12 = sext i32 %BlockBuffer_val_11_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_12"/></StgValue>
</operation>

<operation id="4202" st_id="110" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2856  %p_Val2_658_11_11 = mul nsw i64 %OP2_V_11_11, %OP1_V_11_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_11"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="4203" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2857  %tmp_1679_11_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_11"/></StgValue>
</operation>

<operation id="4204" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2858  %tmp_1679_11_11_cast = sext i48 %tmp_1679_11_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_11_cast"/></StgValue>
</operation>

<operation id="4205" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2859  %p_Val2_659_11_11 = add i64 %p_Val2_658_11_11, %tmp_1679_11_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_11"/></StgValue>
</operation>

<operation id="4206" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2860  %tmp_2250 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2250"/></StgValue>
</operation>

<operation id="4207" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2861  %p_Val2_660_11_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_11"/></StgValue>
</operation>

<operation id="4208" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4066" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2862  %tmp_2251 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2251"/></StgValue>
</operation>

<operation id="4209" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2863  %tmp_2252 = trunc i64 %p_Val2_658_11_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_2252"/></StgValue>
</operation>

<operation id="4210" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2864  %tmp_1315 = or i1 %tmp_2252, %tmp_2250

]]></Node>
<StgValue><ssdm name="tmp_1315"/></StgValue>
</operation>

<operation id="4211" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4069" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2865  %tmp_1316 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1316"/></StgValue>
</operation>

<operation id="4212" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2866  %tmp_1317 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1316, i1 %tmp_1315)

]]></Node>
<StgValue><ssdm name="tmp_1317"/></StgValue>
</operation>

<operation id="4213" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4071" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2867  %tmp_1686_11_11 = icmp ne i15 %tmp_1317, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_11"/></StgValue>
</operation>

<operation id="4214" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2868  %qb_assign_2_11_11 = and i1 %tmp_1686_11_11, %tmp_2251

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_11"/></StgValue>
</operation>

<operation id="4215" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2869  %tmp_1687_11_11 = zext i1 %qb_assign_2_11_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_11"/></StgValue>
</operation>

<operation id="4216" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2870  %p_Val2_662_11_11 = add nsw i32 %p_Val2_660_11_11, %tmp_1687_11_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_11"/></StgValue>
</operation>

<operation id="4217" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2871  %OP1_V_11_13 = sext i32 %BlockBuffer_val_11_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_13"/></StgValue>
</operation>

<operation id="4218" st_id="111" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2872  %p_Val2_658_11_12 = mul nsw i64 %OP2_V_11_12, %OP1_V_11_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_12"/></StgValue>
</operation>

<operation id="4219" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4077" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2873  %tmp_1679_11_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_12"/></StgValue>
</operation>

<operation id="4220" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4078" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2874  %tmp_1679_11_12_cast = sext i48 %tmp_1679_11_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_12_cast"/></StgValue>
</operation>

<operation id="4221" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2875  %p_Val2_659_11_12 = add i64 %p_Val2_658_11_12, %tmp_1679_11_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_12"/></StgValue>
</operation>

<operation id="4222" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4080" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2876  %tmp_2253 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2253"/></StgValue>
</operation>

<operation id="4223" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4083" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2879  %tmp_2255 = trunc i64 %p_Val2_658_11_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_2255"/></StgValue>
</operation>

<operation id="4224" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2880  %tmp_1318 = or i1 %tmp_2255, %tmp_2253

]]></Node>
<StgValue><ssdm name="tmp_1318"/></StgValue>
</operation>

<operation id="4225" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2881  %tmp_1319 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1319"/></StgValue>
</operation>

<operation id="4226" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4086" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2882  %tmp_1320 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1319, i1 %tmp_1318)

]]></Node>
<StgValue><ssdm name="tmp_1320"/></StgValue>
</operation>

<operation id="4227" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4087" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2883  %tmp_1686_11_12 = icmp ne i15 %tmp_1320, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_12"/></StgValue>
</operation>

<operation id="4228" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2887  %OP1_V_11_s = sext i32 %BlockBuffer_val_11_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11_s"/></StgValue>
</operation>

<operation id="4229" st_id="111" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2888  %p_Val2_658_11_13 = mul nsw i64 %OP2_V_11_13, %OP1_V_11_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_11_13"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="4230" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:21  %BlockBuffer_val_12_28 = load i32* %BlockBuffer_val_12_s

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_12_28"/></StgValue>
</operation>

<operation id="4231" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4081" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2877  %p_Val2_660_11_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_12"/></StgValue>
</operation>

<operation id="4232" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2878  %tmp_2254 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2254"/></StgValue>
</operation>

<operation id="4233" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2884  %qb_assign_2_11_12 = and i1 %tmp_1686_11_12, %tmp_2254

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_12"/></StgValue>
</operation>

<operation id="4234" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4089" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2885  %tmp_1687_11_12 = zext i1 %qb_assign_2_11_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_12"/></StgValue>
</operation>

<operation id="4235" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2886  %p_Val2_662_11_12 = add nsw i32 %p_Val2_660_11_12, %tmp_1687_11_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_12"/></StgValue>
</operation>

<operation id="4236" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4093" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2889  %tmp_1679_11_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11_13"/></StgValue>
</operation>

<operation id="4237" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2890  %tmp_1679_11_13_cast = sext i48 %tmp_1679_11_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_11_13_cast"/></StgValue>
</operation>

<operation id="4238" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4095" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2891  %p_Val2_659_11_13 = add i64 %p_Val2_658_11_13, %tmp_1679_11_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11_13"/></StgValue>
</operation>

<operation id="4239" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4096" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2892  %tmp_2256 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2256"/></StgValue>
</operation>

<operation id="4240" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2893  %p_Val2_660_11_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11_13"/></StgValue>
</operation>

<operation id="4241" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2894  %tmp_2257 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2257"/></StgValue>
</operation>

<operation id="4242" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4099" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2895  %tmp_2258 = trunc i64 %p_Val2_658_11_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_2258"/></StgValue>
</operation>

<operation id="4243" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2896  %tmp_1321 = or i1 %tmp_2258, %tmp_2256

]]></Node>
<StgValue><ssdm name="tmp_1321"/></StgValue>
</operation>

<operation id="4244" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4101" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2897  %tmp_1322 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1322"/></StgValue>
</operation>

<operation id="4245" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4102" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2898  %tmp_1323 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1322, i1 %tmp_1321)

]]></Node>
<StgValue><ssdm name="tmp_1323"/></StgValue>
</operation>

<operation id="4246" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2899  %tmp_1686_11_13 = icmp ne i15 %tmp_1323, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11_13"/></StgValue>
</operation>

<operation id="4247" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2900  %qb_assign_2_11_13 = and i1 %tmp_1686_11_13, %tmp_2257

]]></Node>
<StgValue><ssdm name="qb_assign_2_11_13"/></StgValue>
</operation>

<operation id="4248" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4105" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2901  %tmp_1687_11_13 = zext i1 %qb_assign_2_11_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11_13"/></StgValue>
</operation>

<operation id="4249" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2902  %p_Val2_662_11_13 = add nsw i32 %p_Val2_660_11_13, %tmp_1687_11_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_11_13"/></StgValue>
</operation>

<operation id="4250" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4107" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2903  %OP1_V_12 = sext i32 %BlockBuffer_val_12_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12"/></StgValue>
</operation>

<operation id="4251" st_id="112" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2904  %p_Val2_658_11 = mul nsw i64 %OP2_V_11, %OP1_V_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_11"/></StgValue>
</operation>

<operation id="4252" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2905  %tmp_1679_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_11"/></StgValue>
</operation>

<operation id="4253" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4110" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2906  %tmp_1679_12_cast = sext i48 %tmp_1679_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_cast"/></StgValue>
</operation>

<operation id="4254" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2907  %p_Val2_659_11 = add i64 %p_Val2_658_11, %tmp_1679_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_11"/></StgValue>
</operation>

<operation id="4255" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4123" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2919  %OP1_V_12_1 = sext i32 %BlockBuffer_val_12_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_1"/></StgValue>
</operation>

<operation id="4256" st_id="112" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2920  %p_Val2_658_12_1 = mul nsw i64 %OP2_V_12_1, %OP1_V_12_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_1"/></StgValue>
</operation>

<operation id="4257" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4903" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:47  store i32 %BlockBuffer_val_12_14, i32* %BlockBuffer_val_12_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="4258" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2908  %tmp_2259 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2259"/></StgValue>
</operation>

<operation id="4259" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2909  %p_Val2_660_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_11"/></StgValue>
</operation>

<operation id="4260" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4114" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2910  %tmp_2260 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2260"/></StgValue>
</operation>

<operation id="4261" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2911  %tmp_2261 = trunc i64 %p_Val2_658_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_2261"/></StgValue>
</operation>

<operation id="4262" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2912  %tmp_1324 = or i1 %tmp_2261, %tmp_2259

]]></Node>
<StgValue><ssdm name="tmp_1324"/></StgValue>
</operation>

<operation id="4263" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4117" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2913  %tmp_1325 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1325"/></StgValue>
</operation>

<operation id="4264" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2914  %tmp_1326 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1325, i1 %tmp_1324)

]]></Node>
<StgValue><ssdm name="tmp_1326"/></StgValue>
</operation>

<operation id="4265" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4119" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2915  %tmp_1686_11 = icmp ne i15 %tmp_1326, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_11"/></StgValue>
</operation>

<operation id="4266" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2916  %qb_assign_2_11 = and i1 %tmp_1686_11, %tmp_2260

]]></Node>
<StgValue><ssdm name="qb_assign_2_11"/></StgValue>
</operation>

<operation id="4267" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2917  %tmp_1687_11 = zext i1 %qb_assign_2_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_11"/></StgValue>
</operation>

<operation id="4268" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2918  %p_Val2_662_11 = add nsw i32 %p_Val2_660_11, %tmp_1687_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_11"/></StgValue>
</operation>

<operation id="4269" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4125" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2921  %tmp_1679_12_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_1"/></StgValue>
</operation>

<operation id="4270" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4126" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2922  %tmp_1679_12_1_cast = sext i48 %tmp_1679_12_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_1_cast"/></StgValue>
</operation>

<operation id="4271" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2923  %p_Val2_659_12_1 = add i64 %p_Val2_658_12_1, %tmp_1679_12_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_1"/></StgValue>
</operation>

<operation id="4272" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4128" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2924  %tmp_2262 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2262"/></StgValue>
</operation>

<operation id="4273" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2925  %p_Val2_660_12_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_1"/></StgValue>
</operation>

<operation id="4274" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4130" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2926  %tmp_2263 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2263"/></StgValue>
</operation>

<operation id="4275" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4131" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2927  %tmp_2264 = trunc i64 %p_Val2_658_12_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_2264"/></StgValue>
</operation>

<operation id="4276" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2928  %tmp_1327 = or i1 %tmp_2264, %tmp_2262

]]></Node>
<StgValue><ssdm name="tmp_1327"/></StgValue>
</operation>

<operation id="4277" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4133" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2929  %tmp_1328 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1328"/></StgValue>
</operation>

<operation id="4278" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4134" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2930  %tmp_1329 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1328, i1 %tmp_1327)

]]></Node>
<StgValue><ssdm name="tmp_1329"/></StgValue>
</operation>

<operation id="4279" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4135" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2931  %tmp_1686_12_1 = icmp ne i15 %tmp_1329, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_1"/></StgValue>
</operation>

<operation id="4280" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2932  %qb_assign_2_12_1 = and i1 %tmp_1686_12_1, %tmp_2263

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_1"/></StgValue>
</operation>

<operation id="4281" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4137" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2933  %tmp_1687_12_1 = zext i1 %qb_assign_2_12_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_1"/></StgValue>
</operation>

<operation id="4282" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2934  %p_Val2_662_12_1 = add nsw i32 %p_Val2_660_12_1, %tmp_1687_12_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_1"/></StgValue>
</operation>

<operation id="4283" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4139" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2935  %OP1_V_12_2 = sext i32 %BlockBuffer_val_12_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_2"/></StgValue>
</operation>

<operation id="4284" st_id="113" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2936  %p_Val2_658_12_2 = mul nsw i64 %OP2_V_12_2, %OP1_V_12_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="4285" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4141" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2937  %tmp_1679_12_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_2"/></StgValue>
</operation>

<operation id="4286" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4142" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2938  %tmp_1679_12_2_cast = sext i48 %tmp_1679_12_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_2_cast"/></StgValue>
</operation>

<operation id="4287" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2939  %p_Val2_659_12_2 = add i64 %p_Val2_658_12_2, %tmp_1679_12_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_2"/></StgValue>
</operation>

<operation id="4288" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2940  %tmp_2265 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2265"/></StgValue>
</operation>

<operation id="4289" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2941  %p_Val2_660_12_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_2"/></StgValue>
</operation>

<operation id="4290" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4146" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2942  %tmp_2266 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2266"/></StgValue>
</operation>

<operation id="4291" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4147" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2943  %tmp_2267 = trunc i64 %p_Val2_658_12_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_2267"/></StgValue>
</operation>

<operation id="4292" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2944  %tmp_1330 = or i1 %tmp_2267, %tmp_2265

]]></Node>
<StgValue><ssdm name="tmp_1330"/></StgValue>
</operation>

<operation id="4293" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4149" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2945  %tmp_1331 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1331"/></StgValue>
</operation>

<operation id="4294" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4150" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2946  %tmp_1332 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1331, i1 %tmp_1330)

]]></Node>
<StgValue><ssdm name="tmp_1332"/></StgValue>
</operation>

<operation id="4295" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2947  %tmp_1686_12_2 = icmp ne i15 %tmp_1332, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_2"/></StgValue>
</operation>

<operation id="4296" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2948  %qb_assign_2_12_2 = and i1 %tmp_1686_12_2, %tmp_2266

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_2"/></StgValue>
</operation>

<operation id="4297" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4153" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2949  %tmp_1687_12_2 = zext i1 %qb_assign_2_12_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_2"/></StgValue>
</operation>

<operation id="4298" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2950  %p_Val2_662_12_2 = add nsw i32 %p_Val2_660_12_2, %tmp_1687_12_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_2"/></StgValue>
</operation>

<operation id="4299" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4155" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2951  %OP1_V_12_3 = sext i32 %BlockBuffer_val_12_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_3"/></StgValue>
</operation>

<operation id="4300" st_id="114" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2952  %p_Val2_658_12_3 = mul nsw i64 %OP2_V_12_3, %OP1_V_12_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_3"/></StgValue>
</operation>

<operation id="4301" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2953  %tmp_1679_12_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_3"/></StgValue>
</operation>

<operation id="4302" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4158" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2954  %tmp_1679_12_3_cast = sext i48 %tmp_1679_12_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_3_cast"/></StgValue>
</operation>

<operation id="4303" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2955  %p_Val2_659_12_3 = add i64 %p_Val2_658_12_3, %tmp_1679_12_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_3"/></StgValue>
</operation>

<operation id="4304" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2956  %tmp_2268 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2268"/></StgValue>
</operation>

<operation id="4305" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2959  %tmp_2270 = trunc i64 %p_Val2_658_12_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_2270"/></StgValue>
</operation>

<operation id="4306" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2960  %tmp_1333 = or i1 %tmp_2270, %tmp_2268

]]></Node>
<StgValue><ssdm name="tmp_1333"/></StgValue>
</operation>

<operation id="4307" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2961  %tmp_1334 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1334"/></StgValue>
</operation>

<operation id="4308" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4166" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2962  %tmp_1335 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1334, i1 %tmp_1333)

]]></Node>
<StgValue><ssdm name="tmp_1335"/></StgValue>
</operation>

<operation id="4309" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4167" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2963  %tmp_1686_12_3 = icmp ne i15 %tmp_1335, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_3"/></StgValue>
</operation>

<operation id="4310" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2967  %OP1_V_12_4 = sext i32 %BlockBuffer_val_12_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_4"/></StgValue>
</operation>

<operation id="4311" st_id="114" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2968  %p_Val2_658_12_4 = mul nsw i64 %OP2_V_12_4, %OP1_V_12_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_4"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="4312" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2957  %p_Val2_660_12_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_3"/></StgValue>
</operation>

<operation id="4313" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2958  %tmp_2269 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2269"/></StgValue>
</operation>

<operation id="4314" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2964  %qb_assign_2_12_3 = and i1 %tmp_1686_12_3, %tmp_2269

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_3"/></StgValue>
</operation>

<operation id="4315" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2965  %tmp_1687_12_3 = zext i1 %qb_assign_2_12_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_3"/></StgValue>
</operation>

<operation id="4316" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2966  %p_Val2_662_12_3 = add nsw i32 %p_Val2_660_12_3, %tmp_1687_12_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_3"/></StgValue>
</operation>

<operation id="4317" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4173" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2969  %tmp_1679_12_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_4"/></StgValue>
</operation>

<operation id="4318" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4174" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2970  %tmp_1679_12_4_cast = sext i48 %tmp_1679_12_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_4_cast"/></StgValue>
</operation>

<operation id="4319" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2971  %p_Val2_659_12_4 = add i64 %p_Val2_658_12_4, %tmp_1679_12_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_4"/></StgValue>
</operation>

<operation id="4320" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2972  %tmp_2271 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2271"/></StgValue>
</operation>

<operation id="4321" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2973  %p_Val2_660_12_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_4"/></StgValue>
</operation>

<operation id="4322" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2974  %tmp_2272 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2272"/></StgValue>
</operation>

<operation id="4323" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4179" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2975  %tmp_2273 = trunc i64 %p_Val2_658_12_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_2273"/></StgValue>
</operation>

<operation id="4324" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2976  %tmp_1336 = or i1 %tmp_2273, %tmp_2271

]]></Node>
<StgValue><ssdm name="tmp_1336"/></StgValue>
</operation>

<operation id="4325" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4181" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2977  %tmp_1337 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1337"/></StgValue>
</operation>

<operation id="4326" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4182" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2978  %tmp_1338 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1337, i1 %tmp_1336)

]]></Node>
<StgValue><ssdm name="tmp_1338"/></StgValue>
</operation>

<operation id="4327" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4183" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2979  %tmp_1686_12_4 = icmp ne i15 %tmp_1338, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_4"/></StgValue>
</operation>

<operation id="4328" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2980  %qb_assign_2_12_4 = and i1 %tmp_1686_12_4, %tmp_2272

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_4"/></StgValue>
</operation>

<operation id="4329" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4185" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2981  %tmp_1687_12_4 = zext i1 %qb_assign_2_12_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_4"/></StgValue>
</operation>

<operation id="4330" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2982  %p_Val2_662_12_4 = add nsw i32 %p_Val2_660_12_4, %tmp_1687_12_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_4"/></StgValue>
</operation>

<operation id="4331" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4187" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2983  %OP1_V_12_5 = sext i32 %BlockBuffer_val_12_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_5"/></StgValue>
</operation>

<operation id="4332" st_id="115" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2984  %p_Val2_658_12_5 = mul nsw i64 %OP2_V_12_5, %OP1_V_12_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_5"/></StgValue>
</operation>

<operation id="4333" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4189" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2985  %tmp_1679_12_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_5"/></StgValue>
</operation>

<operation id="4334" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4190" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:2986  %tmp_1679_12_5_cast = sext i48 %tmp_1679_12_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_5_cast"/></StgValue>
</operation>

<operation id="4335" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:2987  %p_Val2_659_12_5 = add i64 %p_Val2_658_12_5, %tmp_1679_12_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_5"/></StgValue>
</operation>

<operation id="4336" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4203" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2999  %OP1_V_12_6 = sext i32 %BlockBuffer_val_12_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_6"/></StgValue>
</operation>

<operation id="4337" st_id="115" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3000  %p_Val2_658_12_6 = mul nsw i64 %OP2_V_12_6, %OP1_V_12_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_6"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="4338" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4192" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2988  %tmp_2274 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2274"/></StgValue>
</operation>

<operation id="4339" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4193" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2989  %p_Val2_660_12_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_5"/></StgValue>
</operation>

<operation id="4340" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4194" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:2990  %tmp_2275 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2275"/></StgValue>
</operation>

<operation id="4341" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4195" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:2991  %tmp_2276 = trunc i64 %p_Val2_658_12_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_2276"/></StgValue>
</operation>

<operation id="4342" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2992  %tmp_1339 = or i1 %tmp_2276, %tmp_2274

]]></Node>
<StgValue><ssdm name="tmp_1339"/></StgValue>
</operation>

<operation id="4343" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4197" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:2993  %tmp_1340 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1340"/></StgValue>
</operation>

<operation id="4344" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4198" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:2994  %tmp_1341 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1340, i1 %tmp_1339)

]]></Node>
<StgValue><ssdm name="tmp_1341"/></StgValue>
</operation>

<operation id="4345" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4199" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:2995  %tmp_1686_12_5 = icmp ne i15 %tmp_1341, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_5"/></StgValue>
</operation>

<operation id="4346" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:2996  %qb_assign_2_12_5 = and i1 %tmp_1686_12_5, %tmp_2275

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_5"/></StgValue>
</operation>

<operation id="4347" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4201" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:2997  %tmp_1687_12_5 = zext i1 %qb_assign_2_12_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_5"/></StgValue>
</operation>

<operation id="4348" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2998  %p_Val2_662_12_5 = add nsw i32 %p_Val2_660_12_5, %tmp_1687_12_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_5"/></StgValue>
</operation>

<operation id="4349" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4205" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3001  %tmp_1679_12_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_6"/></StgValue>
</operation>

<operation id="4350" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4206" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3002  %tmp_1679_12_6_cast = sext i48 %tmp_1679_12_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_6_cast"/></StgValue>
</operation>

<operation id="4351" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3003  %p_Val2_659_12_6 = add i64 %p_Val2_658_12_6, %tmp_1679_12_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_6"/></StgValue>
</operation>

<operation id="4352" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4208" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3004  %tmp_2277 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2277"/></StgValue>
</operation>

<operation id="4353" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4209" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3005  %p_Val2_660_12_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_6"/></StgValue>
</operation>

<operation id="4354" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4210" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3006  %tmp_2278 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2278"/></StgValue>
</operation>

<operation id="4355" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4211" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3007  %tmp_2279 = trunc i64 %p_Val2_658_12_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_2279"/></StgValue>
</operation>

<operation id="4356" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3008  %tmp_1342 = or i1 %tmp_2279, %tmp_2277

]]></Node>
<StgValue><ssdm name="tmp_1342"/></StgValue>
</operation>

<operation id="4357" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4213" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3009  %tmp_1343 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1343"/></StgValue>
</operation>

<operation id="4358" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4214" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3010  %tmp_1344 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1343, i1 %tmp_1342)

]]></Node>
<StgValue><ssdm name="tmp_1344"/></StgValue>
</operation>

<operation id="4359" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4215" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3011  %tmp_1686_12_6 = icmp ne i15 %tmp_1344, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_6"/></StgValue>
</operation>

<operation id="4360" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3012  %qb_assign_2_12_6 = and i1 %tmp_1686_12_6, %tmp_2278

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_6"/></StgValue>
</operation>

<operation id="4361" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4217" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3013  %tmp_1687_12_6 = zext i1 %qb_assign_2_12_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_6"/></StgValue>
</operation>

<operation id="4362" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3014  %p_Val2_662_12_6 = add nsw i32 %p_Val2_660_12_6, %tmp_1687_12_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_6"/></StgValue>
</operation>

<operation id="4363" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4219" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3015  %OP1_V_12_7 = sext i32 %BlockBuffer_val_12_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_7"/></StgValue>
</operation>

<operation id="4364" st_id="116" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3016  %p_Val2_658_12_7 = mul nsw i64 %OP2_V_12_7, %OP1_V_12_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_7"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="4365" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4221" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3017  %tmp_1679_12_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_7"/></StgValue>
</operation>

<operation id="4366" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4222" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3018  %tmp_1679_12_7_cast = sext i48 %tmp_1679_12_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_7_cast"/></StgValue>
</operation>

<operation id="4367" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3019  %p_Val2_659_12_7 = add i64 %p_Val2_658_12_7, %tmp_1679_12_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_7"/></StgValue>
</operation>

<operation id="4368" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4224" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3020  %tmp_2280 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2280"/></StgValue>
</operation>

<operation id="4369" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4225" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3021  %p_Val2_660_12_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_7"/></StgValue>
</operation>

<operation id="4370" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4226" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3022  %tmp_2281 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2281"/></StgValue>
</operation>

<operation id="4371" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4227" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3023  %tmp_2282 = trunc i64 %p_Val2_658_12_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_2282"/></StgValue>
</operation>

<operation id="4372" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3024  %tmp_1345 = or i1 %tmp_2282, %tmp_2280

]]></Node>
<StgValue><ssdm name="tmp_1345"/></StgValue>
</operation>

<operation id="4373" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4229" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3025  %tmp_1346 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1346"/></StgValue>
</operation>

<operation id="4374" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4230" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3026  %tmp_1347 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1346, i1 %tmp_1345)

]]></Node>
<StgValue><ssdm name="tmp_1347"/></StgValue>
</operation>

<operation id="4375" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4231" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3027  %tmp_1686_12_7 = icmp ne i15 %tmp_1347, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_7"/></StgValue>
</operation>

<operation id="4376" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3028  %qb_assign_2_12_7 = and i1 %tmp_1686_12_7, %tmp_2281

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_7"/></StgValue>
</operation>

<operation id="4377" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4233" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3029  %tmp_1687_12_7 = zext i1 %qb_assign_2_12_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_7"/></StgValue>
</operation>

<operation id="4378" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3030  %p_Val2_662_12_7 = add nsw i32 %p_Val2_660_12_7, %tmp_1687_12_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_7"/></StgValue>
</operation>

<operation id="4379" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4235" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3031  %OP1_V_12_8 = sext i32 %BlockBuffer_val_12_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_8"/></StgValue>
</operation>

<operation id="4380" st_id="117" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3032  %p_Val2_658_12_8 = mul nsw i64 %OP2_V_12_8, %OP1_V_12_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_8"/></StgValue>
</operation>

<operation id="4381" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4237" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3033  %tmp_1679_12_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_8"/></StgValue>
</operation>

<operation id="4382" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4238" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3034  %tmp_1679_12_8_cast = sext i48 %tmp_1679_12_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_8_cast"/></StgValue>
</operation>

<operation id="4383" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3035  %p_Val2_659_12_8 = add i64 %p_Val2_658_12_8, %tmp_1679_12_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_8"/></StgValue>
</operation>

<operation id="4384" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3036  %tmp_2283 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2283"/></StgValue>
</operation>

<operation id="4385" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4243" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3039  %tmp_2285 = trunc i64 %p_Val2_658_12_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_2285"/></StgValue>
</operation>

<operation id="4386" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3040  %tmp_1348 = or i1 %tmp_2285, %tmp_2283

]]></Node>
<StgValue><ssdm name="tmp_1348"/></StgValue>
</operation>

<operation id="4387" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4245" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3041  %tmp_1349 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1349"/></StgValue>
</operation>

<operation id="4388" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4246" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3042  %tmp_1350 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1349, i1 %tmp_1348)

]]></Node>
<StgValue><ssdm name="tmp_1350"/></StgValue>
</operation>

<operation id="4389" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4247" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3043  %tmp_1686_12_8 = icmp ne i15 %tmp_1350, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_8"/></StgValue>
</operation>

<operation id="4390" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4251" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3047  %OP1_V_12_9 = sext i32 %BlockBuffer_val_12_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_9"/></StgValue>
</operation>

<operation id="4391" st_id="117" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3048  %p_Val2_658_12_9 = mul nsw i64 %OP2_V_12_9, %OP1_V_12_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_9"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="4392" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4241" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3037  %p_Val2_660_12_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_8"/></StgValue>
</operation>

<operation id="4393" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4242" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3038  %tmp_2284 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2284"/></StgValue>
</operation>

<operation id="4394" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3044  %qb_assign_2_12_8 = and i1 %tmp_1686_12_8, %tmp_2284

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_8"/></StgValue>
</operation>

<operation id="4395" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4249" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3045  %tmp_1687_12_8 = zext i1 %qb_assign_2_12_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_8"/></StgValue>
</operation>

<operation id="4396" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3046  %p_Val2_662_12_8 = add nsw i32 %p_Val2_660_12_8, %tmp_1687_12_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_8"/></StgValue>
</operation>

<operation id="4397" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4253" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3049  %tmp_1679_12_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_9"/></StgValue>
</operation>

<operation id="4398" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4254" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3050  %tmp_1679_12_9_cast = sext i48 %tmp_1679_12_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_9_cast"/></StgValue>
</operation>

<operation id="4399" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3051  %p_Val2_659_12_9 = add i64 %p_Val2_658_12_9, %tmp_1679_12_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_9"/></StgValue>
</operation>

<operation id="4400" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4256" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3052  %tmp_2286 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2286"/></StgValue>
</operation>

<operation id="4401" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3053  %p_Val2_660_12_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_9"/></StgValue>
</operation>

<operation id="4402" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4258" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3054  %tmp_2287 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2287"/></StgValue>
</operation>

<operation id="4403" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4259" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3055  %tmp_2288 = trunc i64 %p_Val2_658_12_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_2288"/></StgValue>
</operation>

<operation id="4404" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3056  %tmp_1351 = or i1 %tmp_2288, %tmp_2286

]]></Node>
<StgValue><ssdm name="tmp_1351"/></StgValue>
</operation>

<operation id="4405" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4261" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3057  %tmp_1352 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1352"/></StgValue>
</operation>

<operation id="4406" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4262" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3058  %tmp_1353 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1352, i1 %tmp_1351)

]]></Node>
<StgValue><ssdm name="tmp_1353"/></StgValue>
</operation>

<operation id="4407" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4263" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3059  %tmp_1686_12_9 = icmp ne i15 %tmp_1353, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_9"/></StgValue>
</operation>

<operation id="4408" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3060  %qb_assign_2_12_9 = and i1 %tmp_1686_12_9, %tmp_2287

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_9"/></StgValue>
</operation>

<operation id="4409" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4265" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3061  %tmp_1687_12_9 = zext i1 %qb_assign_2_12_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_9"/></StgValue>
</operation>

<operation id="4410" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3062  %p_Val2_662_12_9 = add nsw i32 %p_Val2_660_12_9, %tmp_1687_12_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_9"/></StgValue>
</operation>

<operation id="4411" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4267" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3063  %OP1_V_12_10 = sext i32 %BlockBuffer_val_12_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_10"/></StgValue>
</operation>

<operation id="4412" st_id="118" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3064  %p_Val2_658_12_s = mul nsw i64 %OP2_V_12_s, %OP1_V_12_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_s"/></StgValue>
</operation>

<operation id="4413" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4269" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3065  %tmp_1679_12_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_s"/></StgValue>
</operation>

<operation id="4414" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4270" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3066  %tmp_1679_12_cast_918 = sext i48 %tmp_1679_12_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_cast_918"/></StgValue>
</operation>

<operation id="4415" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3067  %p_Val2_659_12_s = add i64 %p_Val2_658_12_s, %tmp_1679_12_cast_918

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_s"/></StgValue>
</operation>

<operation id="4416" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4283" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3079  %OP1_V_12_11 = sext i32 %BlockBuffer_val_12_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_11"/></StgValue>
</operation>

<operation id="4417" st_id="118" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3080  %p_Val2_658_12_10 = mul nsw i64 %OP2_V_12_10, %OP1_V_12_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_10"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="4418" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4272" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3068  %tmp_2289 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2289"/></StgValue>
</operation>

<operation id="4419" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4273" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3069  %p_Val2_660_12_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_s"/></StgValue>
</operation>

<operation id="4420" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4274" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3070  %tmp_2290 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2290"/></StgValue>
</operation>

<operation id="4421" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4275" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3071  %tmp_2291 = trunc i64 %p_Val2_658_12_s to i1

]]></Node>
<StgValue><ssdm name="tmp_2291"/></StgValue>
</operation>

<operation id="4422" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3072  %tmp_1354 = or i1 %tmp_2291, %tmp_2289

]]></Node>
<StgValue><ssdm name="tmp_1354"/></StgValue>
</operation>

<operation id="4423" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4277" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3073  %tmp_1355 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1355"/></StgValue>
</operation>

<operation id="4424" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4278" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3074  %tmp_1356 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1355, i1 %tmp_1354)

]]></Node>
<StgValue><ssdm name="tmp_1356"/></StgValue>
</operation>

<operation id="4425" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4279" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3075  %tmp_1686_12_s = icmp ne i15 %tmp_1356, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_s"/></StgValue>
</operation>

<operation id="4426" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3076  %qb_assign_2_12_s = and i1 %tmp_1686_12_s, %tmp_2290

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_s"/></StgValue>
</operation>

<operation id="4427" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4281" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3077  %tmp_1687_12_s = zext i1 %qb_assign_2_12_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_s"/></StgValue>
</operation>

<operation id="4428" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3078  %p_Val2_662_12_s = add nsw i32 %p_Val2_660_12_s, %tmp_1687_12_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_s"/></StgValue>
</operation>

<operation id="4429" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4285" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3081  %tmp_1679_12_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_10"/></StgValue>
</operation>

<operation id="4430" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4286" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3082  %tmp_1679_12_10_cast = sext i48 %tmp_1679_12_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_10_cast"/></StgValue>
</operation>

<operation id="4431" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3083  %p_Val2_659_12_10 = add i64 %p_Val2_658_12_10, %tmp_1679_12_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_10"/></StgValue>
</operation>

<operation id="4432" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4288" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3084  %tmp_2292 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2292"/></StgValue>
</operation>

<operation id="4433" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4289" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3085  %p_Val2_660_12_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_10"/></StgValue>
</operation>

<operation id="4434" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4290" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3086  %tmp_2293 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2293"/></StgValue>
</operation>

<operation id="4435" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4291" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3087  %tmp_2294 = trunc i64 %p_Val2_658_12_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_2294"/></StgValue>
</operation>

<operation id="4436" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3088  %tmp_1357 = or i1 %tmp_2294, %tmp_2292

]]></Node>
<StgValue><ssdm name="tmp_1357"/></StgValue>
</operation>

<operation id="4437" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4293" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3089  %tmp_1358 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1358"/></StgValue>
</operation>

<operation id="4438" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4294" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3090  %tmp_1359 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1358, i1 %tmp_1357)

]]></Node>
<StgValue><ssdm name="tmp_1359"/></StgValue>
</operation>

<operation id="4439" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4295" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3091  %tmp_1686_12_10 = icmp ne i15 %tmp_1359, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_10"/></StgValue>
</operation>

<operation id="4440" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3092  %qb_assign_2_12_10 = and i1 %tmp_1686_12_10, %tmp_2293

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_10"/></StgValue>
</operation>

<operation id="4441" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4297" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3093  %tmp_1687_12_10 = zext i1 %qb_assign_2_12_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_10"/></StgValue>
</operation>

<operation id="4442" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3094  %p_Val2_662_12_10 = add nsw i32 %p_Val2_660_12_10, %tmp_1687_12_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_10"/></StgValue>
</operation>

<operation id="4443" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4299" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3095  %OP1_V_12_12 = sext i32 %BlockBuffer_val_12_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_12"/></StgValue>
</operation>

<operation id="4444" st_id="119" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3096  %p_Val2_658_12_11 = mul nsw i64 %OP2_V_12_11, %OP1_V_12_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_11"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="4445" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4301" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3097  %tmp_1679_12_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_11"/></StgValue>
</operation>

<operation id="4446" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4302" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3098  %tmp_1679_12_11_cast = sext i48 %tmp_1679_12_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_11_cast"/></StgValue>
</operation>

<operation id="4447" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3099  %p_Val2_659_12_11 = add i64 %p_Val2_658_12_11, %tmp_1679_12_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_11"/></StgValue>
</operation>

<operation id="4448" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4304" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3100  %tmp_2295 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2295"/></StgValue>
</operation>

<operation id="4449" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4305" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3101  %p_Val2_660_12_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_11"/></StgValue>
</operation>

<operation id="4450" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4306" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3102  %tmp_2296 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2296"/></StgValue>
</operation>

<operation id="4451" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4307" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3103  %tmp_2297 = trunc i64 %p_Val2_658_12_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_2297"/></StgValue>
</operation>

<operation id="4452" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3104  %tmp_1360 = or i1 %tmp_2297, %tmp_2295

]]></Node>
<StgValue><ssdm name="tmp_1360"/></StgValue>
</operation>

<operation id="4453" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4309" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3105  %tmp_1361 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1361"/></StgValue>
</operation>

<operation id="4454" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4310" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3106  %tmp_1362 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1361, i1 %tmp_1360)

]]></Node>
<StgValue><ssdm name="tmp_1362"/></StgValue>
</operation>

<operation id="4455" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4311" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3107  %tmp_1686_12_11 = icmp ne i15 %tmp_1362, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_11"/></StgValue>
</operation>

<operation id="4456" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3108  %qb_assign_2_12_11 = and i1 %tmp_1686_12_11, %tmp_2296

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_11"/></StgValue>
</operation>

<operation id="4457" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4313" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3109  %tmp_1687_12_11 = zext i1 %qb_assign_2_12_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_11"/></StgValue>
</operation>

<operation id="4458" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3110  %p_Val2_662_12_11 = add nsw i32 %p_Val2_660_12_11, %tmp_1687_12_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_11"/></StgValue>
</operation>

<operation id="4459" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4315" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3111  %OP1_V_12_13 = sext i32 %BlockBuffer_val_12_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_13"/></StgValue>
</operation>

<operation id="4460" st_id="120" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3112  %p_Val2_658_12_12 = mul nsw i64 %OP2_V_12_12, %OP1_V_12_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_12"/></StgValue>
</operation>

<operation id="4461" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4317" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3113  %tmp_1679_12_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_12"/></StgValue>
</operation>

<operation id="4462" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4318" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3114  %tmp_1679_12_12_cast = sext i48 %tmp_1679_12_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_12_cast"/></StgValue>
</operation>

<operation id="4463" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3115  %p_Val2_659_12_12 = add i64 %p_Val2_658_12_12, %tmp_1679_12_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_12"/></StgValue>
</operation>

<operation id="4464" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4320" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3116  %tmp_2298 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2298"/></StgValue>
</operation>

<operation id="4465" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4323" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3119  %tmp_2300 = trunc i64 %p_Val2_658_12_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_2300"/></StgValue>
</operation>

<operation id="4466" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3120  %tmp_1363 = or i1 %tmp_2300, %tmp_2298

]]></Node>
<StgValue><ssdm name="tmp_1363"/></StgValue>
</operation>

<operation id="4467" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4325" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3121  %tmp_1364 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1364"/></StgValue>
</operation>

<operation id="4468" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4326" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3122  %tmp_1365 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1364, i1 %tmp_1363)

]]></Node>
<StgValue><ssdm name="tmp_1365"/></StgValue>
</operation>

<operation id="4469" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4327" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3123  %tmp_1686_12_12 = icmp ne i15 %tmp_1365, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_12"/></StgValue>
</operation>

<operation id="4470" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4331" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3127  %OP1_V_12_s = sext i32 %BlockBuffer_val_12_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12_s"/></StgValue>
</operation>

<operation id="4471" st_id="120" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3128  %p_Val2_658_12_13 = mul nsw i64 %OP2_V_12_13, %OP1_V_12_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_12_13"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="4472" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:23  %BlockBuffer_val_13_28 = load i32* %BlockBuffer_val_13_7

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_13_28"/></StgValue>
</operation>

<operation id="4473" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4321" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3117  %p_Val2_660_12_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_12"/></StgValue>
</operation>

<operation id="4474" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4322" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3118  %tmp_2299 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2299"/></StgValue>
</operation>

<operation id="4475" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3124  %qb_assign_2_12_12 = and i1 %tmp_1686_12_12, %tmp_2299

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_12"/></StgValue>
</operation>

<operation id="4476" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4329" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3125  %tmp_1687_12_12 = zext i1 %qb_assign_2_12_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_12"/></StgValue>
</operation>

<operation id="4477" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3126  %p_Val2_662_12_12 = add nsw i32 %p_Val2_660_12_12, %tmp_1687_12_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_12"/></StgValue>
</operation>

<operation id="4478" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4333" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3129  %tmp_1679_12_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12_13"/></StgValue>
</operation>

<operation id="4479" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3130  %tmp_1679_12_13_cast = sext i48 %tmp_1679_12_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_12_13_cast"/></StgValue>
</operation>

<operation id="4480" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3131  %p_Val2_659_12_13 = add i64 %p_Val2_658_12_13, %tmp_1679_12_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12_13"/></StgValue>
</operation>

<operation id="4481" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4336" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3132  %tmp_2301 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2301"/></StgValue>
</operation>

<operation id="4482" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4337" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3133  %p_Val2_660_12_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12_13"/></StgValue>
</operation>

<operation id="4483" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4338" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3134  %tmp_2302 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2302"/></StgValue>
</operation>

<operation id="4484" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4339" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3135  %tmp_2303 = trunc i64 %p_Val2_658_12_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_2303"/></StgValue>
</operation>

<operation id="4485" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3136  %tmp_1366 = or i1 %tmp_2303, %tmp_2301

]]></Node>
<StgValue><ssdm name="tmp_1366"/></StgValue>
</operation>

<operation id="4486" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4341" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3137  %tmp_1367 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1367"/></StgValue>
</operation>

<operation id="4487" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4342" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3138  %tmp_1368 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1367, i1 %tmp_1366)

]]></Node>
<StgValue><ssdm name="tmp_1368"/></StgValue>
</operation>

<operation id="4488" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4343" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3139  %tmp_1686_12_13 = icmp ne i15 %tmp_1368, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12_13"/></StgValue>
</operation>

<operation id="4489" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3140  %qb_assign_2_12_13 = and i1 %tmp_1686_12_13, %tmp_2302

]]></Node>
<StgValue><ssdm name="qb_assign_2_12_13"/></StgValue>
</operation>

<operation id="4490" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4345" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3141  %tmp_1687_12_13 = zext i1 %qb_assign_2_12_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12_13"/></StgValue>
</operation>

<operation id="4491" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3142  %p_Val2_662_12_13 = add nsw i32 %p_Val2_660_12_13, %tmp_1687_12_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_12_13"/></StgValue>
</operation>

<operation id="4492" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4347" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3143  %OP1_V_13 = sext i32 %BlockBuffer_val_13_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13"/></StgValue>
</operation>

<operation id="4493" st_id="121" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3144  %p_Val2_658_12 = mul nsw i64 %OP2_V_12, %OP1_V_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_12"/></StgValue>
</operation>

<operation id="4494" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4349" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3145  %tmp_1679_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_12"/></StgValue>
</operation>

<operation id="4495" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4350" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3146  %tmp_1679_13_cast = sext i48 %tmp_1679_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_cast"/></StgValue>
</operation>

<operation id="4496" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3147  %p_Val2_659_12 = add i64 %p_Val2_658_12, %tmp_1679_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_12"/></StgValue>
</operation>

<operation id="4497" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4363" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3159  %OP1_V_13_1 = sext i32 %BlockBuffer_val_13_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_1"/></StgValue>
</operation>

<operation id="4498" st_id="121" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3160  %p_Val2_658_13_1 = mul nsw i64 %OP2_V_13_1, %OP1_V_13_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_1"/></StgValue>
</operation>

<operation id="4499" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4888" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:32  store i32 %BlockBuffer_val_13_14, i32* %BlockBuffer_val_13_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="4500" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4352" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3148  %tmp_2304 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2304"/></StgValue>
</operation>

<operation id="4501" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4353" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3149  %p_Val2_660_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_12"/></StgValue>
</operation>

<operation id="4502" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4354" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3150  %tmp_2305 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2305"/></StgValue>
</operation>

<operation id="4503" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4355" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3151  %tmp_2306 = trunc i64 %p_Val2_658_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_2306"/></StgValue>
</operation>

<operation id="4504" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3152  %tmp_1369 = or i1 %tmp_2306, %tmp_2304

]]></Node>
<StgValue><ssdm name="tmp_1369"/></StgValue>
</operation>

<operation id="4505" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4357" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3153  %tmp_1370 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1370"/></StgValue>
</operation>

<operation id="4506" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4358" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3154  %tmp_1371 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1370, i1 %tmp_1369)

]]></Node>
<StgValue><ssdm name="tmp_1371"/></StgValue>
</operation>

<operation id="4507" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4359" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3155  %tmp_1686_12 = icmp ne i15 %tmp_1371, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_12"/></StgValue>
</operation>

<operation id="4508" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3156  %qb_assign_2_12 = and i1 %tmp_1686_12, %tmp_2305

]]></Node>
<StgValue><ssdm name="qb_assign_2_12"/></StgValue>
</operation>

<operation id="4509" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4361" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3157  %tmp_1687_12 = zext i1 %qb_assign_2_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_12"/></StgValue>
</operation>

<operation id="4510" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3158  %p_Val2_662_12 = add nsw i32 %p_Val2_660_12, %tmp_1687_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_12"/></StgValue>
</operation>

<operation id="4511" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4365" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3161  %tmp_1679_13_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_1"/></StgValue>
</operation>

<operation id="4512" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4366" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3162  %tmp_1679_13_1_cast = sext i48 %tmp_1679_13_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_1_cast"/></StgValue>
</operation>

<operation id="4513" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3163  %p_Val2_659_13_1 = add i64 %p_Val2_658_13_1, %tmp_1679_13_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_1"/></StgValue>
</operation>

<operation id="4514" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4368" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3164  %tmp_2307 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2307"/></StgValue>
</operation>

<operation id="4515" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4369" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3165  %p_Val2_660_13_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_1"/></StgValue>
</operation>

<operation id="4516" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4370" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3166  %tmp_2308 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2308"/></StgValue>
</operation>

<operation id="4517" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4371" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3167  %tmp_2309 = trunc i64 %p_Val2_658_13_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_2309"/></StgValue>
</operation>

<operation id="4518" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3168  %tmp_1372 = or i1 %tmp_2309, %tmp_2307

]]></Node>
<StgValue><ssdm name="tmp_1372"/></StgValue>
</operation>

<operation id="4519" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4373" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3169  %tmp_1373 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1373"/></StgValue>
</operation>

<operation id="4520" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4374" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3170  %tmp_1374 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1373, i1 %tmp_1372)

]]></Node>
<StgValue><ssdm name="tmp_1374"/></StgValue>
</operation>

<operation id="4521" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4375" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3171  %tmp_1686_13_1 = icmp ne i15 %tmp_1374, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_1"/></StgValue>
</operation>

<operation id="4522" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3172  %qb_assign_2_13_1 = and i1 %tmp_1686_13_1, %tmp_2308

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_1"/></StgValue>
</operation>

<operation id="4523" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4377" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3173  %tmp_1687_13_1 = zext i1 %qb_assign_2_13_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_1"/></StgValue>
</operation>

<operation id="4524" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3174  %p_Val2_662_13_1 = add nsw i32 %p_Val2_660_13_1, %tmp_1687_13_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_1"/></StgValue>
</operation>

<operation id="4525" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4379" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3175  %OP1_V_13_2 = sext i32 %BlockBuffer_val_13_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_2"/></StgValue>
</operation>

<operation id="4526" st_id="122" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3176  %p_Val2_658_13_2 = mul nsw i64 %OP2_V_13_2, %OP1_V_13_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_2"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="4527" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4381" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3177  %tmp_1679_13_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_2"/></StgValue>
</operation>

<operation id="4528" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4382" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3178  %tmp_1679_13_2_cast = sext i48 %tmp_1679_13_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_2_cast"/></StgValue>
</operation>

<operation id="4529" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3179  %p_Val2_659_13_2 = add i64 %p_Val2_658_13_2, %tmp_1679_13_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_2"/></StgValue>
</operation>

<operation id="4530" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4384" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3180  %tmp_2310 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2310"/></StgValue>
</operation>

<operation id="4531" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4385" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3181  %p_Val2_660_13_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_2"/></StgValue>
</operation>

<operation id="4532" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4386" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3182  %tmp_2311 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2311"/></StgValue>
</operation>

<operation id="4533" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4387" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3183  %tmp_2312 = trunc i64 %p_Val2_658_13_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_2312"/></StgValue>
</operation>

<operation id="4534" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3184  %tmp_1375 = or i1 %tmp_2312, %tmp_2310

]]></Node>
<StgValue><ssdm name="tmp_1375"/></StgValue>
</operation>

<operation id="4535" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4389" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3185  %tmp_1376 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1376"/></StgValue>
</operation>

<operation id="4536" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4390" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3186  %tmp_1377 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1376, i1 %tmp_1375)

]]></Node>
<StgValue><ssdm name="tmp_1377"/></StgValue>
</operation>

<operation id="4537" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4391" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3187  %tmp_1686_13_2 = icmp ne i15 %tmp_1377, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_2"/></StgValue>
</operation>

<operation id="4538" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3188  %qb_assign_2_13_2 = and i1 %tmp_1686_13_2, %tmp_2311

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_2"/></StgValue>
</operation>

<operation id="4539" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4393" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3189  %tmp_1687_13_2 = zext i1 %qb_assign_2_13_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_2"/></StgValue>
</operation>

<operation id="4540" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3190  %p_Val2_662_13_2 = add nsw i32 %p_Val2_660_13_2, %tmp_1687_13_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_2"/></StgValue>
</operation>

<operation id="4541" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4395" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3191  %OP1_V_13_3 = sext i32 %BlockBuffer_val_13_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_3"/></StgValue>
</operation>

<operation id="4542" st_id="123" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3192  %p_Val2_658_13_3 = mul nsw i64 %OP2_V_13_3, %OP1_V_13_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_3"/></StgValue>
</operation>

<operation id="4543" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4397" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3193  %tmp_1679_13_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_3"/></StgValue>
</operation>

<operation id="4544" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4398" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3194  %tmp_1679_13_3_cast = sext i48 %tmp_1679_13_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_3_cast"/></StgValue>
</operation>

<operation id="4545" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3195  %p_Val2_659_13_3 = add i64 %p_Val2_658_13_3, %tmp_1679_13_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_3"/></StgValue>
</operation>

<operation id="4546" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4400" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3196  %tmp_2313 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2313"/></StgValue>
</operation>

<operation id="4547" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4403" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3199  %tmp_2315 = trunc i64 %p_Val2_658_13_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_2315"/></StgValue>
</operation>

<operation id="4548" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3200  %tmp_1378 = or i1 %tmp_2315, %tmp_2313

]]></Node>
<StgValue><ssdm name="tmp_1378"/></StgValue>
</operation>

<operation id="4549" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4405" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3201  %tmp_1379 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1379"/></StgValue>
</operation>

<operation id="4550" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4406" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3202  %tmp_1380 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1379, i1 %tmp_1378)

]]></Node>
<StgValue><ssdm name="tmp_1380"/></StgValue>
</operation>

<operation id="4551" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4407" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3203  %tmp_1686_13_3 = icmp ne i15 %tmp_1380, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_3"/></StgValue>
</operation>

<operation id="4552" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4411" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3207  %OP1_V_13_4 = sext i32 %BlockBuffer_val_13_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_4"/></StgValue>
</operation>

<operation id="4553" st_id="123" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3208  %p_Val2_658_13_4 = mul nsw i64 %OP2_V_13_4, %OP1_V_13_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_4"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="4554" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4401" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3197  %p_Val2_660_13_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_3"/></StgValue>
</operation>

<operation id="4555" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4402" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3198  %tmp_2314 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2314"/></StgValue>
</operation>

<operation id="4556" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3204  %qb_assign_2_13_3 = and i1 %tmp_1686_13_3, %tmp_2314

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_3"/></StgValue>
</operation>

<operation id="4557" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4409" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3205  %tmp_1687_13_3 = zext i1 %qb_assign_2_13_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_3"/></StgValue>
</operation>

<operation id="4558" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3206  %p_Val2_662_13_3 = add nsw i32 %p_Val2_660_13_3, %tmp_1687_13_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_3"/></StgValue>
</operation>

<operation id="4559" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4413" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3209  %tmp_1679_13_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_4"/></StgValue>
</operation>

<operation id="4560" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4414" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3210  %tmp_1679_13_4_cast = sext i48 %tmp_1679_13_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_4_cast"/></StgValue>
</operation>

<operation id="4561" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3211  %p_Val2_659_13_4 = add i64 %p_Val2_658_13_4, %tmp_1679_13_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_4"/></StgValue>
</operation>

<operation id="4562" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4416" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3212  %tmp_2316 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2316"/></StgValue>
</operation>

<operation id="4563" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4417" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3213  %p_Val2_660_13_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_4"/></StgValue>
</operation>

<operation id="4564" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4418" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3214  %tmp_2317 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2317"/></StgValue>
</operation>

<operation id="4565" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4419" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3215  %tmp_2318 = trunc i64 %p_Val2_658_13_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_2318"/></StgValue>
</operation>

<operation id="4566" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3216  %tmp_1381 = or i1 %tmp_2318, %tmp_2316

]]></Node>
<StgValue><ssdm name="tmp_1381"/></StgValue>
</operation>

<operation id="4567" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4421" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3217  %tmp_1382 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1382"/></StgValue>
</operation>

<operation id="4568" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4422" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3218  %tmp_1383 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1382, i1 %tmp_1381)

]]></Node>
<StgValue><ssdm name="tmp_1383"/></StgValue>
</operation>

<operation id="4569" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4423" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3219  %tmp_1686_13_4 = icmp ne i15 %tmp_1383, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_4"/></StgValue>
</operation>

<operation id="4570" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3220  %qb_assign_2_13_4 = and i1 %tmp_1686_13_4, %tmp_2317

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_4"/></StgValue>
</operation>

<operation id="4571" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4425" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3221  %tmp_1687_13_4 = zext i1 %qb_assign_2_13_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_4"/></StgValue>
</operation>

<operation id="4572" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3222  %p_Val2_662_13_4 = add nsw i32 %p_Val2_660_13_4, %tmp_1687_13_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_4"/></StgValue>
</operation>

<operation id="4573" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4427" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3223  %OP1_V_13_5 = sext i32 %BlockBuffer_val_13_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_5"/></StgValue>
</operation>

<operation id="4574" st_id="124" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3224  %p_Val2_658_13_5 = mul nsw i64 %OP2_V_13_5, %OP1_V_13_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_5"/></StgValue>
</operation>

<operation id="4575" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4429" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3225  %tmp_1679_13_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_5"/></StgValue>
</operation>

<operation id="4576" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4430" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3226  %tmp_1679_13_5_cast = sext i48 %tmp_1679_13_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_5_cast"/></StgValue>
</operation>

<operation id="4577" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3227  %p_Val2_659_13_5 = add i64 %p_Val2_658_13_5, %tmp_1679_13_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_5"/></StgValue>
</operation>

<operation id="4578" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4443" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3239  %OP1_V_13_6 = sext i32 %BlockBuffer_val_13_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_6"/></StgValue>
</operation>

<operation id="4579" st_id="124" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3240  %p_Val2_658_13_6 = mul nsw i64 %OP2_V_13_6, %OP1_V_13_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_6"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="4580" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4432" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3228  %tmp_2319 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2319"/></StgValue>
</operation>

<operation id="4581" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4433" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3229  %p_Val2_660_13_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_5"/></StgValue>
</operation>

<operation id="4582" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4434" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3230  %tmp_2320 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2320"/></StgValue>
</operation>

<operation id="4583" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4435" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3231  %tmp_2321 = trunc i64 %p_Val2_658_13_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_2321"/></StgValue>
</operation>

<operation id="4584" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3232  %tmp_1384 = or i1 %tmp_2321, %tmp_2319

]]></Node>
<StgValue><ssdm name="tmp_1384"/></StgValue>
</operation>

<operation id="4585" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4437" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3233  %tmp_1385 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1385"/></StgValue>
</operation>

<operation id="4586" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4438" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3234  %tmp_1386 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1385, i1 %tmp_1384)

]]></Node>
<StgValue><ssdm name="tmp_1386"/></StgValue>
</operation>

<operation id="4587" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4439" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3235  %tmp_1686_13_5 = icmp ne i15 %tmp_1386, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_5"/></StgValue>
</operation>

<operation id="4588" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3236  %qb_assign_2_13_5 = and i1 %tmp_1686_13_5, %tmp_2320

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_5"/></StgValue>
</operation>

<operation id="4589" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4441" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3237  %tmp_1687_13_5 = zext i1 %qb_assign_2_13_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_5"/></StgValue>
</operation>

<operation id="4590" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3238  %p_Val2_662_13_5 = add nsw i32 %p_Val2_660_13_5, %tmp_1687_13_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_5"/></StgValue>
</operation>

<operation id="4591" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4445" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3241  %tmp_1679_13_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_6"/></StgValue>
</operation>

<operation id="4592" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4446" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3242  %tmp_1679_13_6_cast = sext i48 %tmp_1679_13_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_6_cast"/></StgValue>
</operation>

<operation id="4593" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3243  %p_Val2_659_13_6 = add i64 %p_Val2_658_13_6, %tmp_1679_13_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_6"/></StgValue>
</operation>

<operation id="4594" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4448" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3244  %tmp_2322 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2322"/></StgValue>
</operation>

<operation id="4595" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4449" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3245  %p_Val2_660_13_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_6"/></StgValue>
</operation>

<operation id="4596" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4450" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3246  %tmp_2323 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2323"/></StgValue>
</operation>

<operation id="4597" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4451" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3247  %tmp_2324 = trunc i64 %p_Val2_658_13_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_2324"/></StgValue>
</operation>

<operation id="4598" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3248  %tmp_1387 = or i1 %tmp_2324, %tmp_2322

]]></Node>
<StgValue><ssdm name="tmp_1387"/></StgValue>
</operation>

<operation id="4599" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4453" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3249  %tmp_1388 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1388"/></StgValue>
</operation>

<operation id="4600" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4454" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3250  %tmp_1389 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1388, i1 %tmp_1387)

]]></Node>
<StgValue><ssdm name="tmp_1389"/></StgValue>
</operation>

<operation id="4601" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4455" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3251  %tmp_1686_13_6 = icmp ne i15 %tmp_1389, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_6"/></StgValue>
</operation>

<operation id="4602" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3252  %qb_assign_2_13_6 = and i1 %tmp_1686_13_6, %tmp_2323

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_6"/></StgValue>
</operation>

<operation id="4603" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4457" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3253  %tmp_1687_13_6 = zext i1 %qb_assign_2_13_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_6"/></StgValue>
</operation>

<operation id="4604" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3254  %p_Val2_662_13_6 = add nsw i32 %p_Val2_660_13_6, %tmp_1687_13_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_6"/></StgValue>
</operation>

<operation id="4605" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4459" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3255  %OP1_V_13_7 = sext i32 %BlockBuffer_val_13_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_7"/></StgValue>
</operation>

<operation id="4606" st_id="125" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3256  %p_Val2_658_13_7 = mul nsw i64 %OP2_V_13_7, %OP1_V_13_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_7"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="4607" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4461" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3257  %tmp_1679_13_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_7"/></StgValue>
</operation>

<operation id="4608" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4462" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3258  %tmp_1679_13_7_cast = sext i48 %tmp_1679_13_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_7_cast"/></StgValue>
</operation>

<operation id="4609" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3259  %p_Val2_659_13_7 = add i64 %p_Val2_658_13_7, %tmp_1679_13_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_7"/></StgValue>
</operation>

<operation id="4610" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4464" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3260  %tmp_2325 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2325"/></StgValue>
</operation>

<operation id="4611" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4465" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3261  %p_Val2_660_13_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_7"/></StgValue>
</operation>

<operation id="4612" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4466" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3262  %tmp_2326 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2326"/></StgValue>
</operation>

<operation id="4613" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4467" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3263  %tmp_2327 = trunc i64 %p_Val2_658_13_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_2327"/></StgValue>
</operation>

<operation id="4614" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3264  %tmp_1390 = or i1 %tmp_2327, %tmp_2325

]]></Node>
<StgValue><ssdm name="tmp_1390"/></StgValue>
</operation>

<operation id="4615" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4469" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3265  %tmp_1391 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1391"/></StgValue>
</operation>

<operation id="4616" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4470" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3266  %tmp_1392 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1391, i1 %tmp_1390)

]]></Node>
<StgValue><ssdm name="tmp_1392"/></StgValue>
</operation>

<operation id="4617" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4471" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3267  %tmp_1686_13_7 = icmp ne i15 %tmp_1392, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_7"/></StgValue>
</operation>

<operation id="4618" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3268  %qb_assign_2_13_7 = and i1 %tmp_1686_13_7, %tmp_2326

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_7"/></StgValue>
</operation>

<operation id="4619" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4473" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3269  %tmp_1687_13_7 = zext i1 %qb_assign_2_13_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_7"/></StgValue>
</operation>

<operation id="4620" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3270  %p_Val2_662_13_7 = add nsw i32 %p_Val2_660_13_7, %tmp_1687_13_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_7"/></StgValue>
</operation>

<operation id="4621" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3271  %OP1_V_13_8 = sext i32 %BlockBuffer_val_13_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_8"/></StgValue>
</operation>

<operation id="4622" st_id="126" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3272  %p_Val2_658_13_8 = mul nsw i64 %OP2_V_13_8, %OP1_V_13_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_8"/></StgValue>
</operation>

<operation id="4623" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4477" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3273  %tmp_1679_13_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_8"/></StgValue>
</operation>

<operation id="4624" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4478" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3274  %tmp_1679_13_8_cast = sext i48 %tmp_1679_13_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_8_cast"/></StgValue>
</operation>

<operation id="4625" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3275  %p_Val2_659_13_8 = add i64 %p_Val2_658_13_8, %tmp_1679_13_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_8"/></StgValue>
</operation>

<operation id="4626" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4480" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3276  %tmp_2328 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2328"/></StgValue>
</operation>

<operation id="4627" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4483" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3279  %tmp_2330 = trunc i64 %p_Val2_658_13_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_2330"/></StgValue>
</operation>

<operation id="4628" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3280  %tmp_1393 = or i1 %tmp_2330, %tmp_2328

]]></Node>
<StgValue><ssdm name="tmp_1393"/></StgValue>
</operation>

<operation id="4629" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4485" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3281  %tmp_1394 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1394"/></StgValue>
</operation>

<operation id="4630" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4486" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3282  %tmp_1395 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1394, i1 %tmp_1393)

]]></Node>
<StgValue><ssdm name="tmp_1395"/></StgValue>
</operation>

<operation id="4631" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4487" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3283  %tmp_1686_13_8 = icmp ne i15 %tmp_1395, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_8"/></StgValue>
</operation>

<operation id="4632" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4491" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3287  %OP1_V_13_9 = sext i32 %BlockBuffer_val_13_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_9"/></StgValue>
</operation>

<operation id="4633" st_id="126" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3288  %p_Val2_658_13_9 = mul nsw i64 %OP2_V_13_9, %OP1_V_13_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_9"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="4634" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4481" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3277  %p_Val2_660_13_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_8"/></StgValue>
</operation>

<operation id="4635" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4482" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3278  %tmp_2329 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2329"/></StgValue>
</operation>

<operation id="4636" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3284  %qb_assign_2_13_8 = and i1 %tmp_1686_13_8, %tmp_2329

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_8"/></StgValue>
</operation>

<operation id="4637" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4489" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3285  %tmp_1687_13_8 = zext i1 %qb_assign_2_13_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_8"/></StgValue>
</operation>

<operation id="4638" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3286  %p_Val2_662_13_8 = add nsw i32 %p_Val2_660_13_8, %tmp_1687_13_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_8"/></StgValue>
</operation>

<operation id="4639" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4493" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3289  %tmp_1679_13_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_9"/></StgValue>
</operation>

<operation id="4640" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4494" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3290  %tmp_1679_13_9_cast = sext i48 %tmp_1679_13_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_9_cast"/></StgValue>
</operation>

<operation id="4641" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3291  %p_Val2_659_13_9 = add i64 %p_Val2_658_13_9, %tmp_1679_13_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_9"/></StgValue>
</operation>

<operation id="4642" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4496" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3292  %tmp_2331 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2331"/></StgValue>
</operation>

<operation id="4643" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4497" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3293  %p_Val2_660_13_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_9"/></StgValue>
</operation>

<operation id="4644" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4498" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3294  %tmp_2332 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2332"/></StgValue>
</operation>

<operation id="4645" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4499" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3295  %tmp_2333 = trunc i64 %p_Val2_658_13_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_2333"/></StgValue>
</operation>

<operation id="4646" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3296  %tmp_1396 = or i1 %tmp_2333, %tmp_2331

]]></Node>
<StgValue><ssdm name="tmp_1396"/></StgValue>
</operation>

<operation id="4647" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4501" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3297  %tmp_1397 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1397"/></StgValue>
</operation>

<operation id="4648" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4502" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3298  %tmp_1398 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1397, i1 %tmp_1396)

]]></Node>
<StgValue><ssdm name="tmp_1398"/></StgValue>
</operation>

<operation id="4649" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4503" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3299  %tmp_1686_13_9 = icmp ne i15 %tmp_1398, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_9"/></StgValue>
</operation>

<operation id="4650" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3300  %qb_assign_2_13_9 = and i1 %tmp_1686_13_9, %tmp_2332

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_9"/></StgValue>
</operation>

<operation id="4651" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4505" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3301  %tmp_1687_13_9 = zext i1 %qb_assign_2_13_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_9"/></StgValue>
</operation>

<operation id="4652" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3302  %p_Val2_662_13_9 = add nsw i32 %p_Val2_660_13_9, %tmp_1687_13_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_9"/></StgValue>
</operation>

<operation id="4653" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4507" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3303  %OP1_V_13_10 = sext i32 %BlockBuffer_val_13_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_10"/></StgValue>
</operation>

<operation id="4654" st_id="127" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3304  %p_Val2_658_13_s = mul nsw i64 %OP2_V_13_s, %OP1_V_13_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_s"/></StgValue>
</operation>

<operation id="4655" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4509" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3305  %tmp_1679_13_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_s"/></StgValue>
</operation>

<operation id="4656" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4510" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3306  %tmp_1679_13_cast_919 = sext i48 %tmp_1679_13_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_cast_919"/></StgValue>
</operation>

<operation id="4657" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3307  %p_Val2_659_13_s = add i64 %p_Val2_658_13_s, %tmp_1679_13_cast_919

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_s"/></StgValue>
</operation>

<operation id="4658" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4523" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3319  %OP1_V_13_11 = sext i32 %BlockBuffer_val_13_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_11"/></StgValue>
</operation>

<operation id="4659" st_id="127" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3320  %p_Val2_658_13_10 = mul nsw i64 %OP2_V_13_10, %OP1_V_13_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_10"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="4660" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4512" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3308  %tmp_2334 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2334"/></StgValue>
</operation>

<operation id="4661" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4513" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3309  %p_Val2_660_13_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_s"/></StgValue>
</operation>

<operation id="4662" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4514" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3310  %tmp_2335 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2335"/></StgValue>
</operation>

<operation id="4663" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4515" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3311  %tmp_2336 = trunc i64 %p_Val2_658_13_s to i1

]]></Node>
<StgValue><ssdm name="tmp_2336"/></StgValue>
</operation>

<operation id="4664" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3312  %tmp_1399 = or i1 %tmp_2336, %tmp_2334

]]></Node>
<StgValue><ssdm name="tmp_1399"/></StgValue>
</operation>

<operation id="4665" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4517" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3313  %tmp_1400 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1400"/></StgValue>
</operation>

<operation id="4666" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4518" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3314  %tmp_1401 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1400, i1 %tmp_1399)

]]></Node>
<StgValue><ssdm name="tmp_1401"/></StgValue>
</operation>

<operation id="4667" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4519" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3315  %tmp_1686_13_s = icmp ne i15 %tmp_1401, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_s"/></StgValue>
</operation>

<operation id="4668" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3316  %qb_assign_2_13_s = and i1 %tmp_1686_13_s, %tmp_2335

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_s"/></StgValue>
</operation>

<operation id="4669" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4521" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3317  %tmp_1687_13_s = zext i1 %qb_assign_2_13_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_s"/></StgValue>
</operation>

<operation id="4670" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3318  %p_Val2_662_13_s = add nsw i32 %p_Val2_660_13_s, %tmp_1687_13_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_s"/></StgValue>
</operation>

<operation id="4671" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4525" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3321  %tmp_1679_13_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_10"/></StgValue>
</operation>

<operation id="4672" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4526" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3322  %tmp_1679_13_10_cast = sext i48 %tmp_1679_13_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_10_cast"/></StgValue>
</operation>

<operation id="4673" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3323  %p_Val2_659_13_10 = add i64 %p_Val2_658_13_10, %tmp_1679_13_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_10"/></StgValue>
</operation>

<operation id="4674" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4528" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3324  %tmp_2337 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2337"/></StgValue>
</operation>

<operation id="4675" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4529" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3325  %p_Val2_660_13_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_10"/></StgValue>
</operation>

<operation id="4676" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4530" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3326  %tmp_2338 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2338"/></StgValue>
</operation>

<operation id="4677" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4531" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3327  %tmp_2339 = trunc i64 %p_Val2_658_13_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_2339"/></StgValue>
</operation>

<operation id="4678" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3328  %tmp_1402 = or i1 %tmp_2339, %tmp_2337

]]></Node>
<StgValue><ssdm name="tmp_1402"/></StgValue>
</operation>

<operation id="4679" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4533" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3329  %tmp_1403 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1403"/></StgValue>
</operation>

<operation id="4680" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4534" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3330  %tmp_1404 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1403, i1 %tmp_1402)

]]></Node>
<StgValue><ssdm name="tmp_1404"/></StgValue>
</operation>

<operation id="4681" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4535" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3331  %tmp_1686_13_10 = icmp ne i15 %tmp_1404, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_10"/></StgValue>
</operation>

<operation id="4682" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3332  %qb_assign_2_13_10 = and i1 %tmp_1686_13_10, %tmp_2338

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_10"/></StgValue>
</operation>

<operation id="4683" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4537" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3333  %tmp_1687_13_10 = zext i1 %qb_assign_2_13_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_10"/></StgValue>
</operation>

<operation id="4684" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3334  %p_Val2_662_13_10 = add nsw i32 %p_Val2_660_13_10, %tmp_1687_13_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_10"/></StgValue>
</operation>

<operation id="4685" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4539" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3335  %OP1_V_13_12 = sext i32 %BlockBuffer_val_13_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_12"/></StgValue>
</operation>

<operation id="4686" st_id="128" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3336  %p_Val2_658_13_11 = mul nsw i64 %OP2_V_13_11, %OP1_V_13_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_11"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="4687" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4541" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3337  %tmp_1679_13_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_11"/></StgValue>
</operation>

<operation id="4688" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4542" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3338  %tmp_1679_13_11_cast = sext i48 %tmp_1679_13_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_11_cast"/></StgValue>
</operation>

<operation id="4689" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3339  %p_Val2_659_13_11 = add i64 %p_Val2_658_13_11, %tmp_1679_13_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_11"/></StgValue>
</operation>

<operation id="4690" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4544" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3340  %tmp_2340 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2340"/></StgValue>
</operation>

<operation id="4691" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4545" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3341  %p_Val2_660_13_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_11"/></StgValue>
</operation>

<operation id="4692" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4546" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3342  %tmp_2341 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2341"/></StgValue>
</operation>

<operation id="4693" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4547" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3343  %tmp_2342 = trunc i64 %p_Val2_658_13_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_2342"/></StgValue>
</operation>

<operation id="4694" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3344  %tmp_1405 = or i1 %tmp_2342, %tmp_2340

]]></Node>
<StgValue><ssdm name="tmp_1405"/></StgValue>
</operation>

<operation id="4695" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4549" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3345  %tmp_1406 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1406"/></StgValue>
</operation>

<operation id="4696" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4550" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3346  %tmp_1407 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1406, i1 %tmp_1405)

]]></Node>
<StgValue><ssdm name="tmp_1407"/></StgValue>
</operation>

<operation id="4697" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4551" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3347  %tmp_1686_13_11 = icmp ne i15 %tmp_1407, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_11"/></StgValue>
</operation>

<operation id="4698" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3348  %qb_assign_2_13_11 = and i1 %tmp_1686_13_11, %tmp_2341

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_11"/></StgValue>
</operation>

<operation id="4699" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4553" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3349  %tmp_1687_13_11 = zext i1 %qb_assign_2_13_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_11"/></StgValue>
</operation>

<operation id="4700" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3350  %p_Val2_662_13_11 = add nsw i32 %p_Val2_660_13_11, %tmp_1687_13_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_11"/></StgValue>
</operation>

<operation id="4701" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4555" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3351  %OP1_V_13_13 = sext i32 %BlockBuffer_val_13_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_13"/></StgValue>
</operation>

<operation id="4702" st_id="129" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3352  %p_Val2_658_13_12 = mul nsw i64 %OP2_V_13_12, %OP1_V_13_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_12"/></StgValue>
</operation>

<operation id="4703" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4557" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3353  %tmp_1679_13_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_12"/></StgValue>
</operation>

<operation id="4704" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4558" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3354  %tmp_1679_13_12_cast = sext i48 %tmp_1679_13_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_12_cast"/></StgValue>
</operation>

<operation id="4705" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3355  %p_Val2_659_13_12 = add i64 %p_Val2_658_13_12, %tmp_1679_13_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_12"/></StgValue>
</operation>

<operation id="4706" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4560" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3356  %tmp_2343 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2343"/></StgValue>
</operation>

<operation id="4707" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4563" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3359  %tmp_2345 = trunc i64 %p_Val2_658_13_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_2345"/></StgValue>
</operation>

<operation id="4708" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3360  %tmp_1408 = or i1 %tmp_2345, %tmp_2343

]]></Node>
<StgValue><ssdm name="tmp_1408"/></StgValue>
</operation>

<operation id="4709" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4565" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3361  %tmp_1409 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1409"/></StgValue>
</operation>

<operation id="4710" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4566" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3362  %tmp_1410 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1409, i1 %tmp_1408)

]]></Node>
<StgValue><ssdm name="tmp_1410"/></StgValue>
</operation>

<operation id="4711" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4567" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3363  %tmp_1686_13_12 = icmp ne i15 %tmp_1410, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_12"/></StgValue>
</operation>

<operation id="4712" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4571" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3367  %OP1_V_13_s = sext i32 %BlockBuffer_val_13_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13_s"/></StgValue>
</operation>

<operation id="4713" st_id="129" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3368  %p_Val2_658_13_13 = mul nsw i64 %OP2_V_13_13, %OP1_V_13_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_13_13"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="4714" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:25  %BlockBuffer_val_14_28 = load i32* %BlockBuffer_val_14_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_14_28"/></StgValue>
</operation>

<operation id="4715" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4561" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3357  %p_Val2_660_13_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_12"/></StgValue>
</operation>

<operation id="4716" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4562" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3358  %tmp_2344 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2344"/></StgValue>
</operation>

<operation id="4717" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3364  %qb_assign_2_13_12 = and i1 %tmp_1686_13_12, %tmp_2344

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_12"/></StgValue>
</operation>

<operation id="4718" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4569" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3365  %tmp_1687_13_12 = zext i1 %qb_assign_2_13_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_12"/></StgValue>
</operation>

<operation id="4719" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3366  %p_Val2_662_13_12 = add nsw i32 %p_Val2_660_13_12, %tmp_1687_13_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_12"/></StgValue>
</operation>

<operation id="4720" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4573" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3369  %tmp_1679_13_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13_13"/></StgValue>
</operation>

<operation id="4721" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4574" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3370  %tmp_1679_13_13_cast = sext i48 %tmp_1679_13_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_13_13_cast"/></StgValue>
</operation>

<operation id="4722" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3371  %p_Val2_659_13_13 = add i64 %p_Val2_658_13_13, %tmp_1679_13_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13_13"/></StgValue>
</operation>

<operation id="4723" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4576" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3372  %tmp_2346 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2346"/></StgValue>
</operation>

<operation id="4724" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4577" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3373  %p_Val2_660_13_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13_13"/></StgValue>
</operation>

<operation id="4725" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4578" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3374  %tmp_2347 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2347"/></StgValue>
</operation>

<operation id="4726" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4579" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3375  %tmp_2348 = trunc i64 %p_Val2_658_13_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_2348"/></StgValue>
</operation>

<operation id="4727" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3376  %tmp_1411 = or i1 %tmp_2348, %tmp_2346

]]></Node>
<StgValue><ssdm name="tmp_1411"/></StgValue>
</operation>

<operation id="4728" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4581" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3377  %tmp_1412 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1412"/></StgValue>
</operation>

<operation id="4729" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4582" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3378  %tmp_1413 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1412, i1 %tmp_1411)

]]></Node>
<StgValue><ssdm name="tmp_1413"/></StgValue>
</operation>

<operation id="4730" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4583" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3379  %tmp_1686_13_13 = icmp ne i15 %tmp_1413, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13_13"/></StgValue>
</operation>

<operation id="4731" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3380  %qb_assign_2_13_13 = and i1 %tmp_1686_13_13, %tmp_2347

]]></Node>
<StgValue><ssdm name="qb_assign_2_13_13"/></StgValue>
</operation>

<operation id="4732" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4585" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3381  %tmp_1687_13_13 = zext i1 %qb_assign_2_13_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13_13"/></StgValue>
</operation>

<operation id="4733" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3382  %p_Val2_662_13_13 = add nsw i32 %p_Val2_660_13_13, %tmp_1687_13_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_13_13"/></StgValue>
</operation>

<operation id="4734" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4587" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3383  %OP1_V_s = sext i32 %BlockBuffer_val_14_28 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_s"/></StgValue>
</operation>

<operation id="4735" st_id="130" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3384  %p_Val2_658_13 = mul nsw i64 %OP2_V_13, %OP1_V_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_13"/></StgValue>
</operation>

<operation id="4736" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4589" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3385  %tmp_1679_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_13"/></StgValue>
</operation>

<operation id="4737" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4590" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3386  %tmp_1679_14_cast = sext i48 %tmp_1679_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_cast"/></StgValue>
</operation>

<operation id="4738" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3387  %p_Val2_659_13 = add i64 %p_Val2_658_13, %tmp_1679_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_13"/></StgValue>
</operation>

<operation id="4739" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4603" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3399  %OP1_V_14_1 = sext i32 %BlockBuffer_val_14_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_1"/></StgValue>
</operation>

<operation id="4740" st_id="130" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3400  %p_Val2_658_14_1 = mul nsw i64 %OP2_V_14_1, %OP1_V_14_1

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_1"/></StgValue>
</operation>

<operation id="4741" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge3:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str66, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="4742" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4880" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:24  store i32 %BlockBuffer_val_14_14, i32* %BlockBuffer_val_14_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4743" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5078" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3:222  br label %.preheader121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="4744" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4592" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3388  %tmp_2349 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2349"/></StgValue>
</operation>

<operation id="4745" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4593" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3389  %p_Val2_660_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_13"/></StgValue>
</operation>

<operation id="4746" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4594" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3390  %tmp_2350 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2350"/></StgValue>
</operation>

<operation id="4747" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4595" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3391  %tmp_2351 = trunc i64 %p_Val2_658_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_2351"/></StgValue>
</operation>

<operation id="4748" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3392  %tmp_1414 = or i1 %tmp_2351, %tmp_2349

]]></Node>
<StgValue><ssdm name="tmp_1414"/></StgValue>
</operation>

<operation id="4749" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4597" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3393  %tmp_1415 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1415"/></StgValue>
</operation>

<operation id="4750" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4598" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3394  %tmp_1416 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1415, i1 %tmp_1414)

]]></Node>
<StgValue><ssdm name="tmp_1416"/></StgValue>
</operation>

<operation id="4751" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4599" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3395  %tmp_1686_13 = icmp ne i15 %tmp_1416, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_13"/></StgValue>
</operation>

<operation id="4752" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3396  %qb_assign_2_13 = and i1 %tmp_1686_13, %tmp_2350

]]></Node>
<StgValue><ssdm name="qb_assign_2_13"/></StgValue>
</operation>

<operation id="4753" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4601" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3397  %tmp_1687_13 = zext i1 %qb_assign_2_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_13"/></StgValue>
</operation>

<operation id="4754" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3398  %p_Val2_662_13 = add nsw i32 %p_Val2_660_13, %tmp_1687_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_13"/></StgValue>
</operation>

<operation id="4755" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4605" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3401  %tmp_1679_14_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_13, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_1"/></StgValue>
</operation>

<operation id="4756" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4606" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3402  %tmp_1679_14_1_cast = sext i48 %tmp_1679_14_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_1_cast"/></StgValue>
</operation>

<operation id="4757" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3403  %p_Val2_659_14_1 = add i64 %p_Val2_658_14_1, %tmp_1679_14_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_1"/></StgValue>
</operation>

<operation id="4758" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4608" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3404  %tmp_2352 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2352"/></StgValue>
</operation>

<operation id="4759" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4609" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3405  %p_Val2_660_14_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_1"/></StgValue>
</operation>

<operation id="4760" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4610" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3406  %tmp_2353 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2353"/></StgValue>
</operation>

<operation id="4761" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4611" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3407  %tmp_2354 = trunc i64 %p_Val2_658_14_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_2354"/></StgValue>
</operation>

<operation id="4762" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3408  %tmp_1417 = or i1 %tmp_2354, %tmp_2352

]]></Node>
<StgValue><ssdm name="tmp_1417"/></StgValue>
</operation>

<operation id="4763" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4613" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3409  %tmp_1418 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_1, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1418"/></StgValue>
</operation>

<operation id="4764" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4614" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3410  %tmp_1419 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1418, i1 %tmp_1417)

]]></Node>
<StgValue><ssdm name="tmp_1419"/></StgValue>
</operation>

<operation id="4765" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4615" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3411  %tmp_1686_14_1 = icmp ne i15 %tmp_1419, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_1"/></StgValue>
</operation>

<operation id="4766" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3412  %qb_assign_2_14_1 = and i1 %tmp_1686_14_1, %tmp_2353

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_1"/></StgValue>
</operation>

<operation id="4767" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4617" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3413  %tmp_1687_14_1 = zext i1 %qb_assign_2_14_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_1"/></StgValue>
</operation>

<operation id="4768" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3414  %p_Val2_662_14_1 = add nsw i32 %p_Val2_660_14_1, %tmp_1687_14_1

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_1"/></StgValue>
</operation>

<operation id="4769" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4619" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3415  %OP1_V_14_2 = sext i32 %BlockBuffer_val_14_15 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_2"/></StgValue>
</operation>

<operation id="4770" st_id="131" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3416  %p_Val2_658_14_2 = mul nsw i64 %OP2_V_14_2, %OP1_V_14_2

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_2"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="4771" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4621" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3417  %tmp_1679_14_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_14_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_2"/></StgValue>
</operation>

<operation id="4772" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4622" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3418  %tmp_1679_14_2_cast = sext i48 %tmp_1679_14_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_2_cast"/></StgValue>
</operation>

<operation id="4773" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3419  %p_Val2_659_14_2 = add i64 %p_Val2_658_14_2, %tmp_1679_14_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_2"/></StgValue>
</operation>

<operation id="4774" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4624" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3420  %tmp_2355 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2355"/></StgValue>
</operation>

<operation id="4775" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4625" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3421  %p_Val2_660_14_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_2"/></StgValue>
</operation>

<operation id="4776" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4626" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3422  %tmp_2356 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2356"/></StgValue>
</operation>

<operation id="4777" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4627" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3423  %tmp_2357 = trunc i64 %p_Val2_658_14_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_2357"/></StgValue>
</operation>

<operation id="4778" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3424  %tmp_1420 = or i1 %tmp_2357, %tmp_2355

]]></Node>
<StgValue><ssdm name="tmp_1420"/></StgValue>
</operation>

<operation id="4779" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4629" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3425  %tmp_1421 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1421"/></StgValue>
</operation>

<operation id="4780" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4630" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3426  %tmp_1422 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1421, i1 %tmp_1420)

]]></Node>
<StgValue><ssdm name="tmp_1422"/></StgValue>
</operation>

<operation id="4781" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3427  %tmp_1686_14_2 = icmp ne i15 %tmp_1422, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_2"/></StgValue>
</operation>

<operation id="4782" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3428  %qb_assign_2_14_2 = and i1 %tmp_1686_14_2, %tmp_2356

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_2"/></StgValue>
</operation>

<operation id="4783" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4633" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3429  %tmp_1687_14_2 = zext i1 %qb_assign_2_14_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_2"/></StgValue>
</operation>

<operation id="4784" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3430  %p_Val2_662_14_2 = add nsw i32 %p_Val2_660_14_2, %tmp_1687_14_2

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_2"/></StgValue>
</operation>

<operation id="4785" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4635" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3431  %OP1_V_14_3 = sext i32 %BlockBuffer_val_14_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_3"/></StgValue>
</operation>

<operation id="4786" st_id="132" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3432  %p_Val2_658_14_3 = mul nsw i64 %OP2_V_14_3, %OP1_V_14_3

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_3"/></StgValue>
</operation>

<operation id="4787" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4637" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3433  %tmp_1679_14_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_14_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_3"/></StgValue>
</operation>

<operation id="4788" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4638" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3434  %tmp_1679_14_3_cast = sext i48 %tmp_1679_14_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_3_cast"/></StgValue>
</operation>

<operation id="4789" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3435  %p_Val2_659_14_3 = add i64 %p_Val2_658_14_3, %tmp_1679_14_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_3"/></StgValue>
</operation>

<operation id="4790" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4640" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3436  %tmp_2358 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2358"/></StgValue>
</operation>

<operation id="4791" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4643" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3439  %tmp_2360 = trunc i64 %p_Val2_658_14_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_2360"/></StgValue>
</operation>

<operation id="4792" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3440  %tmp_1423 = or i1 %tmp_2360, %tmp_2358

]]></Node>
<StgValue><ssdm name="tmp_1423"/></StgValue>
</operation>

<operation id="4793" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4645" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3441  %tmp_1424 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_3, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1424"/></StgValue>
</operation>

<operation id="4794" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4646" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3442  %tmp_1425 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1424, i1 %tmp_1423)

]]></Node>
<StgValue><ssdm name="tmp_1425"/></StgValue>
</operation>

<operation id="4795" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4647" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3443  %tmp_1686_14_3 = icmp ne i15 %tmp_1425, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_3"/></StgValue>
</operation>

<operation id="4796" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4651" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3447  %OP1_V_14_4 = sext i32 %BlockBuffer_val_14_17 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_4"/></StgValue>
</operation>

<operation id="4797" st_id="132" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3448  %p_Val2_658_14_4 = mul nsw i64 %OP2_V_14_4, %OP1_V_14_4

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_4"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="4798" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4641" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3437  %p_Val2_660_14_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_3"/></StgValue>
</operation>

<operation id="4799" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3438  %tmp_2359 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2359"/></StgValue>
</operation>

<operation id="4800" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3444  %qb_assign_2_14_3 = and i1 %tmp_1686_14_3, %tmp_2359

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_3"/></StgValue>
</operation>

<operation id="4801" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4649" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3445  %tmp_1687_14_3 = zext i1 %qb_assign_2_14_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_3"/></StgValue>
</operation>

<operation id="4802" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3446  %p_Val2_662_14_3 = add nsw i32 %p_Val2_660_14_3, %tmp_1687_14_3

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_3"/></StgValue>
</operation>

<operation id="4803" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4653" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3449  %tmp_1679_14_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_14_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_4"/></StgValue>
</operation>

<operation id="4804" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4654" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3450  %tmp_1679_14_4_cast = sext i48 %tmp_1679_14_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_4_cast"/></StgValue>
</operation>

<operation id="4805" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3451  %p_Val2_659_14_4 = add i64 %p_Val2_658_14_4, %tmp_1679_14_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_4"/></StgValue>
</operation>

<operation id="4806" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4656" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3452  %tmp_2361 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2361"/></StgValue>
</operation>

<operation id="4807" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4657" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3453  %p_Val2_660_14_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_4"/></StgValue>
</operation>

<operation id="4808" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4658" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3454  %tmp_2362 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2362"/></StgValue>
</operation>

<operation id="4809" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4659" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3455  %tmp_2363 = trunc i64 %p_Val2_658_14_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_2363"/></StgValue>
</operation>

<operation id="4810" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3456  %tmp_1426 = or i1 %tmp_2363, %tmp_2361

]]></Node>
<StgValue><ssdm name="tmp_1426"/></StgValue>
</operation>

<operation id="4811" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4661" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3457  %tmp_1427 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_4, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1427"/></StgValue>
</operation>

<operation id="4812" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4662" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3458  %tmp_1428 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1427, i1 %tmp_1426)

]]></Node>
<StgValue><ssdm name="tmp_1428"/></StgValue>
</operation>

<operation id="4813" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4663" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3459  %tmp_1686_14_4 = icmp ne i15 %tmp_1428, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_4"/></StgValue>
</operation>

<operation id="4814" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3460  %qb_assign_2_14_4 = and i1 %tmp_1686_14_4, %tmp_2362

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_4"/></StgValue>
</operation>

<operation id="4815" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4665" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3461  %tmp_1687_14_4 = zext i1 %qb_assign_2_14_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_4"/></StgValue>
</operation>

<operation id="4816" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3462  %p_Val2_662_14_4 = add nsw i32 %p_Val2_660_14_4, %tmp_1687_14_4

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_4"/></StgValue>
</operation>

<operation id="4817" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4667" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3463  %OP1_V_14_5 = sext i32 %BlockBuffer_val_14_18 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_5"/></StgValue>
</operation>

<operation id="4818" st_id="133" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3464  %p_Val2_658_14_5 = mul nsw i64 %OP2_V_14_5, %OP1_V_14_5

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_5"/></StgValue>
</operation>

<operation id="4819" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4669" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3465  %tmp_1679_14_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_14_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_5"/></StgValue>
</operation>

<operation id="4820" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4670" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3466  %tmp_1679_14_5_cast = sext i48 %tmp_1679_14_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_5_cast"/></StgValue>
</operation>

<operation id="4821" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3467  %p_Val2_659_14_5 = add i64 %p_Val2_658_14_5, %tmp_1679_14_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_5"/></StgValue>
</operation>

<operation id="4822" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4683" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3479  %OP1_V_14_6 = sext i32 %BlockBuffer_val_14_19 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_6"/></StgValue>
</operation>

<operation id="4823" st_id="133" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3480  %p_Val2_658_14_6 = mul nsw i64 %OP2_V_14_6, %OP1_V_14_6

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_6"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="4824" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4672" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3468  %tmp_2364 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2364"/></StgValue>
</operation>

<operation id="4825" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4673" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3469  %p_Val2_660_14_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_5"/></StgValue>
</operation>

<operation id="4826" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4674" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3470  %tmp_2365 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2365"/></StgValue>
</operation>

<operation id="4827" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4675" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3471  %tmp_2366 = trunc i64 %p_Val2_658_14_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_2366"/></StgValue>
</operation>

<operation id="4828" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3472  %tmp_1429 = or i1 %tmp_2366, %tmp_2364

]]></Node>
<StgValue><ssdm name="tmp_1429"/></StgValue>
</operation>

<operation id="4829" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4677" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3473  %tmp_1430 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_5, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1430"/></StgValue>
</operation>

<operation id="4830" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4678" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3474  %tmp_1431 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1430, i1 %tmp_1429)

]]></Node>
<StgValue><ssdm name="tmp_1431"/></StgValue>
</operation>

<operation id="4831" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4679" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3475  %tmp_1686_14_5 = icmp ne i15 %tmp_1431, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_5"/></StgValue>
</operation>

<operation id="4832" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3476  %qb_assign_2_14_5 = and i1 %tmp_1686_14_5, %tmp_2365

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_5"/></StgValue>
</operation>

<operation id="4833" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4681" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3477  %tmp_1687_14_5 = zext i1 %qb_assign_2_14_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_5"/></StgValue>
</operation>

<operation id="4834" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3478  %p_Val2_662_14_5 = add nsw i32 %p_Val2_660_14_5, %tmp_1687_14_5

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_5"/></StgValue>
</operation>

<operation id="4835" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4685" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3481  %tmp_1679_14_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_14_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_6"/></StgValue>
</operation>

<operation id="4836" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4686" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3482  %tmp_1679_14_6_cast = sext i48 %tmp_1679_14_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_6_cast"/></StgValue>
</operation>

<operation id="4837" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3483  %p_Val2_659_14_6 = add i64 %p_Val2_658_14_6, %tmp_1679_14_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_6"/></StgValue>
</operation>

<operation id="4838" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4688" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3484  %tmp_2367 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2367"/></StgValue>
</operation>

<operation id="4839" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4689" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3485  %p_Val2_660_14_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_6"/></StgValue>
</operation>

<operation id="4840" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4690" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3486  %tmp_2368 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2368"/></StgValue>
</operation>

<operation id="4841" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4691" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3487  %tmp_2369 = trunc i64 %p_Val2_658_14_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_2369"/></StgValue>
</operation>

<operation id="4842" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3488  %tmp_1432 = or i1 %tmp_2369, %tmp_2367

]]></Node>
<StgValue><ssdm name="tmp_1432"/></StgValue>
</operation>

<operation id="4843" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4693" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3489  %tmp_1433 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1433"/></StgValue>
</operation>

<operation id="4844" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4694" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3490  %tmp_1434 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1433, i1 %tmp_1432)

]]></Node>
<StgValue><ssdm name="tmp_1434"/></StgValue>
</operation>

<operation id="4845" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4695" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3491  %tmp_1686_14_6 = icmp ne i15 %tmp_1434, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_6"/></StgValue>
</operation>

<operation id="4846" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3492  %qb_assign_2_14_6 = and i1 %tmp_1686_14_6, %tmp_2368

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_6"/></StgValue>
</operation>

<operation id="4847" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3493  %tmp_1687_14_6 = zext i1 %qb_assign_2_14_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_6"/></StgValue>
</operation>

<operation id="4848" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3494  %p_Val2_662_14_6 = add nsw i32 %p_Val2_660_14_6, %tmp_1687_14_6

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_6"/></StgValue>
</operation>

<operation id="4849" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4699" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3495  %OP1_V_14_7 = sext i32 %BlockBuffer_val_14_20 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_7"/></StgValue>
</operation>

<operation id="4850" st_id="134" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3496  %p_Val2_658_14_7 = mul nsw i64 %OP2_V_14_7, %OP1_V_14_7

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_7"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="4851" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4701" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3497  %tmp_1679_14_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_14_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_7"/></StgValue>
</operation>

<operation id="4852" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4702" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3498  %tmp_1679_14_7_cast = sext i48 %tmp_1679_14_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_7_cast"/></StgValue>
</operation>

<operation id="4853" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3499  %p_Val2_659_14_7 = add i64 %p_Val2_658_14_7, %tmp_1679_14_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_7"/></StgValue>
</operation>

<operation id="4854" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4704" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3500  %tmp_2370 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2370"/></StgValue>
</operation>

<operation id="4855" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4705" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3501  %p_Val2_660_14_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_7"/></StgValue>
</operation>

<operation id="4856" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4706" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3502  %tmp_2371 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2371"/></StgValue>
</operation>

<operation id="4857" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4707" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3503  %tmp_2372 = trunc i64 %p_Val2_658_14_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_2372"/></StgValue>
</operation>

<operation id="4858" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3504  %tmp_1435 = or i1 %tmp_2372, %tmp_2370

]]></Node>
<StgValue><ssdm name="tmp_1435"/></StgValue>
</operation>

<operation id="4859" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4709" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3505  %tmp_1436 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_7, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1436"/></StgValue>
</operation>

<operation id="4860" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4710" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3506  %tmp_1437 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1436, i1 %tmp_1435)

]]></Node>
<StgValue><ssdm name="tmp_1437"/></StgValue>
</operation>

<operation id="4861" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4711" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3507  %tmp_1686_14_7 = icmp ne i15 %tmp_1437, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_7"/></StgValue>
</operation>

<operation id="4862" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3508  %qb_assign_2_14_7 = and i1 %tmp_1686_14_7, %tmp_2371

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_7"/></StgValue>
</operation>

<operation id="4863" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4713" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3509  %tmp_1687_14_7 = zext i1 %qb_assign_2_14_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_7"/></StgValue>
</operation>

<operation id="4864" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3510  %p_Val2_662_14_7 = add nsw i32 %p_Val2_660_14_7, %tmp_1687_14_7

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_7"/></StgValue>
</operation>

<operation id="4865" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4715" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3511  %OP1_V_14_8 = sext i32 %BlockBuffer_val_14_21 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_8"/></StgValue>
</operation>

<operation id="4866" st_id="135" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3512  %p_Val2_658_14_8 = mul nsw i64 %OP2_V_14_8, %OP1_V_14_8

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_8"/></StgValue>
</operation>

<operation id="4867" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4717" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3513  %tmp_1679_14_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_14_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_8"/></StgValue>
</operation>

<operation id="4868" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4718" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3514  %tmp_1679_14_8_cast = sext i48 %tmp_1679_14_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_8_cast"/></StgValue>
</operation>

<operation id="4869" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3515  %p_Val2_659_14_8 = add i64 %p_Val2_658_14_8, %tmp_1679_14_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_8"/></StgValue>
</operation>

<operation id="4870" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4720" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3516  %tmp_2373 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2373"/></StgValue>
</operation>

<operation id="4871" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4723" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3519  %tmp_2375 = trunc i64 %p_Val2_658_14_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_2375"/></StgValue>
</operation>

<operation id="4872" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3520  %tmp_1438 = or i1 %tmp_2375, %tmp_2373

]]></Node>
<StgValue><ssdm name="tmp_1438"/></StgValue>
</operation>

<operation id="4873" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4725" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3521  %tmp_1439 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_8, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1439"/></StgValue>
</operation>

<operation id="4874" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4726" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3522  %tmp_1440 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1439, i1 %tmp_1438)

]]></Node>
<StgValue><ssdm name="tmp_1440"/></StgValue>
</operation>

<operation id="4875" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4727" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3523  %tmp_1686_14_8 = icmp ne i15 %tmp_1440, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_8"/></StgValue>
</operation>

<operation id="4876" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4731" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3527  %OP1_V_14_9 = sext i32 %BlockBuffer_val_14_22 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_9"/></StgValue>
</operation>

<operation id="4877" st_id="135" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3528  %p_Val2_658_14_9 = mul nsw i64 %OP2_V_14_9, %OP1_V_14_9

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_9"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="4878" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4721" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3517  %p_Val2_660_14_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_8"/></StgValue>
</operation>

<operation id="4879" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4722" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3518  %tmp_2374 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2374"/></StgValue>
</operation>

<operation id="4880" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3524  %qb_assign_2_14_8 = and i1 %tmp_1686_14_8, %tmp_2374

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_8"/></StgValue>
</operation>

<operation id="4881" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4729" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3525  %tmp_1687_14_8 = zext i1 %qb_assign_2_14_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_8"/></StgValue>
</operation>

<operation id="4882" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3526  %p_Val2_662_14_8 = add nsw i32 %p_Val2_660_14_8, %tmp_1687_14_8

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_8"/></StgValue>
</operation>

<operation id="4883" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4733" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3529  %tmp_1679_14_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_14_8, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_9"/></StgValue>
</operation>

<operation id="4884" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4734" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3530  %tmp_1679_14_9_cast = sext i48 %tmp_1679_14_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_9_cast"/></StgValue>
</operation>

<operation id="4885" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3531  %p_Val2_659_14_9 = add i64 %p_Val2_658_14_9, %tmp_1679_14_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_9"/></StgValue>
</operation>

<operation id="4886" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4736" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3532  %tmp_2376 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2376"/></StgValue>
</operation>

<operation id="4887" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4737" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3533  %p_Val2_660_14_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_9"/></StgValue>
</operation>

<operation id="4888" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4738" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3534  %tmp_2377 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2377"/></StgValue>
</operation>

<operation id="4889" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4739" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3535  %tmp_2378 = trunc i64 %p_Val2_658_14_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_2378"/></StgValue>
</operation>

<operation id="4890" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3536  %tmp_1441 = or i1 %tmp_2378, %tmp_2376

]]></Node>
<StgValue><ssdm name="tmp_1441"/></StgValue>
</operation>

<operation id="4891" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4741" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3537  %tmp_1442 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_9, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1442"/></StgValue>
</operation>

<operation id="4892" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4742" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3538  %tmp_1443 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1442, i1 %tmp_1441)

]]></Node>
<StgValue><ssdm name="tmp_1443"/></StgValue>
</operation>

<operation id="4893" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4743" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3539  %tmp_1686_14_9 = icmp ne i15 %tmp_1443, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_9"/></StgValue>
</operation>

<operation id="4894" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3540  %qb_assign_2_14_9 = and i1 %tmp_1686_14_9, %tmp_2377

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_9"/></StgValue>
</operation>

<operation id="4895" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4745" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3541  %tmp_1687_14_9 = zext i1 %qb_assign_2_14_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_9"/></StgValue>
</operation>

<operation id="4896" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3542  %p_Val2_662_14_9 = add nsw i32 %p_Val2_660_14_9, %tmp_1687_14_9

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_9"/></StgValue>
</operation>

<operation id="4897" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4747" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3543  %OP1_V_14_10 = sext i32 %BlockBuffer_val_14_23 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_10"/></StgValue>
</operation>

<operation id="4898" st_id="136" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3544  %p_Val2_658_14_s = mul nsw i64 %OP2_V_14_s, %OP1_V_14_10

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_s"/></StgValue>
</operation>

<operation id="4899" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4749" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3545  %tmp_1679_14_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_14_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_s"/></StgValue>
</operation>

<operation id="4900" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4750" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3546  %tmp_1679_14_cast_920 = sext i48 %tmp_1679_14_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_cast_920"/></StgValue>
</operation>

<operation id="4901" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3547  %p_Val2_659_14_s = add i64 %p_Val2_658_14_s, %tmp_1679_14_cast_920

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_s"/></StgValue>
</operation>

<operation id="4902" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4763" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3559  %OP1_V_14_11 = sext i32 %BlockBuffer_val_14_24 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_11"/></StgValue>
</operation>

<operation id="4903" st_id="136" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3560  %p_Val2_658_14_10 = mul nsw i64 %OP2_V_14_10, %OP1_V_14_11

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_10"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="4904" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4752" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3548  %tmp_2379 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2379"/></StgValue>
</operation>

<operation id="4905" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4753" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3549  %p_Val2_660_14_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_s"/></StgValue>
</operation>

<operation id="4906" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4754" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3550  %tmp_2380 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2380"/></StgValue>
</operation>

<operation id="4907" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4755" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3551  %tmp_2381 = trunc i64 %p_Val2_658_14_s to i1

]]></Node>
<StgValue><ssdm name="tmp_2381"/></StgValue>
</operation>

<operation id="4908" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3552  %tmp_1444 = or i1 %tmp_2381, %tmp_2379

]]></Node>
<StgValue><ssdm name="tmp_1444"/></StgValue>
</operation>

<operation id="4909" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4757" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3553  %tmp_1445 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_s, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1445"/></StgValue>
</operation>

<operation id="4910" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4758" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3554  %tmp_1446 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1445, i1 %tmp_1444)

]]></Node>
<StgValue><ssdm name="tmp_1446"/></StgValue>
</operation>

<operation id="4911" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4759" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3555  %tmp_1686_14_s = icmp ne i15 %tmp_1446, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_s"/></StgValue>
</operation>

<operation id="4912" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3556  %qb_assign_2_14_s = and i1 %tmp_1686_14_s, %tmp_2380

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_s"/></StgValue>
</operation>

<operation id="4913" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4761" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3557  %tmp_1687_14_s = zext i1 %qb_assign_2_14_s to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_s"/></StgValue>
</operation>

<operation id="4914" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3558  %p_Val2_662_14_s = add nsw i32 %p_Val2_660_14_s, %tmp_1687_14_s

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_s"/></StgValue>
</operation>

<operation id="4915" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4765" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3561  %tmp_1679_14_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_14_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_10"/></StgValue>
</operation>

<operation id="4916" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4766" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3562  %tmp_1679_14_10_cast = sext i48 %tmp_1679_14_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_10_cast"/></StgValue>
</operation>

<operation id="4917" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3563  %p_Val2_659_14_10 = add i64 %p_Val2_658_14_10, %tmp_1679_14_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_10"/></StgValue>
</operation>

<operation id="4918" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4768" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3564  %tmp_2382 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2382"/></StgValue>
</operation>

<operation id="4919" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3565  %p_Val2_660_14_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_10"/></StgValue>
</operation>

<operation id="4920" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4770" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3566  %tmp_2383 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2383"/></StgValue>
</operation>

<operation id="4921" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4771" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3567  %tmp_2384 = trunc i64 %p_Val2_658_14_10 to i1

]]></Node>
<StgValue><ssdm name="tmp_2384"/></StgValue>
</operation>

<operation id="4922" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3568  %tmp_1447 = or i1 %tmp_2384, %tmp_2382

]]></Node>
<StgValue><ssdm name="tmp_1447"/></StgValue>
</operation>

<operation id="4923" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4773" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3569  %tmp_1448 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_10, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1448"/></StgValue>
</operation>

<operation id="4924" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4774" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3570  %tmp_1449 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1448, i1 %tmp_1447)

]]></Node>
<StgValue><ssdm name="tmp_1449"/></StgValue>
</operation>

<operation id="4925" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4775" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3571  %tmp_1686_14_10 = icmp ne i15 %tmp_1449, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_10"/></StgValue>
</operation>

<operation id="4926" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3572  %qb_assign_2_14_10 = and i1 %tmp_1686_14_10, %tmp_2383

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_10"/></StgValue>
</operation>

<operation id="4927" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3573  %tmp_1687_14_10 = zext i1 %qb_assign_2_14_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_10"/></StgValue>
</operation>

<operation id="4928" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3574  %p_Val2_662_14_10 = add nsw i32 %p_Val2_660_14_10, %tmp_1687_14_10

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_10"/></StgValue>
</operation>

<operation id="4929" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4779" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3575  %OP1_V_14_12 = sext i32 %BlockBuffer_val_14_25 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_12"/></StgValue>
</operation>

<operation id="4930" st_id="137" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3576  %p_Val2_658_14_11 = mul nsw i64 %OP2_V_14_11, %OP1_V_14_12

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_11"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="4931" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4781" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3577  %tmp_1679_14_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_14_10, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_11"/></StgValue>
</operation>

<operation id="4932" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4782" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3578  %tmp_1679_14_11_cast = sext i48 %tmp_1679_14_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_11_cast"/></StgValue>
</operation>

<operation id="4933" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3579  %p_Val2_659_14_11 = add i64 %p_Val2_658_14_11, %tmp_1679_14_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_11"/></StgValue>
</operation>

<operation id="4934" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4784" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3580  %tmp_2385 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2385"/></StgValue>
</operation>

<operation id="4935" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4785" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3581  %p_Val2_660_14_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_11"/></StgValue>
</operation>

<operation id="4936" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4786" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3582  %tmp_2386 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2386"/></StgValue>
</operation>

<operation id="4937" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4787" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3583  %tmp_2387 = trunc i64 %p_Val2_658_14_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_2387"/></StgValue>
</operation>

<operation id="4938" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3584  %tmp_1450 = or i1 %tmp_2387, %tmp_2385

]]></Node>
<StgValue><ssdm name="tmp_1450"/></StgValue>
</operation>

<operation id="4939" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4789" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3585  %tmp_1451 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_11, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1451"/></StgValue>
</operation>

<operation id="4940" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4790" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3586  %tmp_1452 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1451, i1 %tmp_1450)

]]></Node>
<StgValue><ssdm name="tmp_1452"/></StgValue>
</operation>

<operation id="4941" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4791" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3587  %tmp_1686_14_11 = icmp ne i15 %tmp_1452, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_11"/></StgValue>
</operation>

<operation id="4942" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3588  %qb_assign_2_14_11 = and i1 %tmp_1686_14_11, %tmp_2386

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_11"/></StgValue>
</operation>

<operation id="4943" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3589  %tmp_1687_14_11 = zext i1 %qb_assign_2_14_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_11"/></StgValue>
</operation>

<operation id="4944" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3590  %p_Val2_662_14_11 = add nsw i32 %p_Val2_660_14_11, %tmp_1687_14_11

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_11"/></StgValue>
</operation>

<operation id="4945" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4795" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3591  %OP1_V_14_13 = sext i32 %BlockBuffer_val_14_27 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_13"/></StgValue>
</operation>

<operation id="4946" st_id="138" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3592  %p_Val2_658_14_12 = mul nsw i64 %OP2_V_14_12, %OP1_V_14_13

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_12"/></StgValue>
</operation>

<operation id="4947" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4797" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3593  %tmp_1679_14_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_14_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_12"/></StgValue>
</operation>

<operation id="4948" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4798" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3594  %tmp_1679_14_12_cast = sext i48 %tmp_1679_14_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_12_cast"/></StgValue>
</operation>

<operation id="4949" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3595  %p_Val2_659_14_12 = add i64 %p_Val2_658_14_12, %tmp_1679_14_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_12"/></StgValue>
</operation>

<operation id="4950" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4800" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3596  %tmp_2388 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2388"/></StgValue>
</operation>

<operation id="4951" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4803" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3599  %tmp_2390 = trunc i64 %p_Val2_658_14_12 to i1

]]></Node>
<StgValue><ssdm name="tmp_2390"/></StgValue>
</operation>

<operation id="4952" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3600  %tmp_1453 = or i1 %tmp_2390, %tmp_2388

]]></Node>
<StgValue><ssdm name="tmp_1453"/></StgValue>
</operation>

<operation id="4953" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4805" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3601  %tmp_1454 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_12, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1454"/></StgValue>
</operation>

<operation id="4954" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4806" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3602  %tmp_1455 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1454, i1 %tmp_1453)

]]></Node>
<StgValue><ssdm name="tmp_1455"/></StgValue>
</operation>

<operation id="4955" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4807" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3603  %tmp_1686_14_12 = icmp ne i15 %tmp_1455, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_12"/></StgValue>
</operation>

<operation id="4956" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4811" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3607  %OP1_V_14_s = sext i32 %BlockBuffer_val_14_26 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_14_s"/></StgValue>
</operation>

<operation id="4957" st_id="138" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3608  %p_Val2_658_14_13 = mul nsw i64 %OP2_V_14_13, %OP1_V_14_s

]]></Node>
<StgValue><ssdm name="p_Val2_658_14_13"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="4958" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4801" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3597  %p_Val2_660_14_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_12"/></StgValue>
</operation>

<operation id="4959" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4802" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3598  %tmp_2389 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2389"/></StgValue>
</operation>

<operation id="4960" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3604  %qb_assign_2_14_12 = and i1 %tmp_1686_14_12, %tmp_2389

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_12"/></StgValue>
</operation>

<operation id="4961" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4809" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3605  %tmp_1687_14_12 = zext i1 %qb_assign_2_14_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_12"/></StgValue>
</operation>

<operation id="4962" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3606  %p_Val2_662_14_12 = add nsw i32 %p_Val2_660_14_12, %tmp_1687_14_12

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_12"/></StgValue>
</operation>

<operation id="4963" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4813" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3609  %tmp_1679_14_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_662_14_12, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_1679_14_13"/></StgValue>
</operation>

<operation id="4964" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4814" bw="64" op_0_bw="48">
<![CDATA[
.preheader.preheader.0:3610  %tmp_1679_14_13_cast = sext i48 %tmp_1679_14_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679_14_13_cast"/></StgValue>
</operation>

<operation id="4965" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4815" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:3611  %p_Val2_659_14_13 = add i64 %p_Val2_658_14_13, %tmp_1679_14_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_659_14_13"/></StgValue>
</operation>

<operation id="4966" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4816" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3612  %tmp_2391 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_659_14_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2391"/></StgValue>
</operation>

<operation id="4967" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4817" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3613  %p_Val2_660_14_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_659_14_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_660_14_13"/></StgValue>
</operation>

<operation id="4968" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4818" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:3614  %tmp_2392 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_658_14_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2392"/></StgValue>
</operation>

<operation id="4969" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4819" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:3615  %tmp_2393 = trunc i64 %p_Val2_658_14_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_2393"/></StgValue>
</operation>

<operation id="4970" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3616  %tmp_1456 = or i1 %tmp_2393, %tmp_2391

]]></Node>
<StgValue><ssdm name="tmp_1456"/></StgValue>
</operation>

<operation id="4971" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4821" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3617  %tmp_1457 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %p_Val2_658_14_13, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1457"/></StgValue>
</operation>

<operation id="4972" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4822" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:3618  %tmp_1458 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1457, i1 %tmp_1456)

]]></Node>
<StgValue><ssdm name="tmp_1458"/></StgValue>
</operation>

<operation id="4973" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4823" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3619  %tmp_1686_14_13 = icmp ne i15 %tmp_1458, 0

]]></Node>
<StgValue><ssdm name="tmp_1686_14_13"/></StgValue>
</operation>

<operation id="4974" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:3620  %qb_assign_2_14_13 = and i1 %tmp_1686_14_13, %tmp_2392

]]></Node>
<StgValue><ssdm name="qb_assign_2_14_13"/></StgValue>
</operation>

<operation id="4975" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4825" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:3621  %tmp_1687_14_13 = zext i1 %qb_assign_2_14_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_1687_14_13"/></StgValue>
</operation>

<operation id="4976" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3622  %p_Val2_662_14_13 = add nsw i32 %p_Val2_660_14_13, %tmp_1687_14_13

]]></Node>
<StgValue><ssdm name="p_Val2_662_14_13"/></StgValue>
</operation>

<operation id="4977" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4830" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader.0:3626  %tmp_406_cast = sext i18 %tmp_406 to i64

]]></Node>
<StgValue><ssdm name="tmp_406_cast"/></StgValue>
</operation>

<operation id="4978" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4831" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:3627  %src_1_val_V_addr_1 = getelementptr [65536 x i26]* %src_1_val_V, i64 0, i64 %tmp_406_cast

]]></Node>
<StgValue><ssdm name="src_1_val_V_addr_1"/></StgValue>
</operation>

<operation id="4979" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4832" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:3628  %src_2_val_V_addr_1 = getelementptr [65536 x i26]* %src_2_val_V, i64 0, i64 %tmp_406_cast

]]></Node>
<StgValue><ssdm name="src_2_val_V_addr_1"/></StgValue>
</operation>

<operation id="4980" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:3629  %src_3_val_V_addr_1 = getelementptr [65536 x i26]* %src_3_val_V, i64 0, i64 %tmp_406_cast

]]></Node>
<StgValue><ssdm name="src_3_val_V_addr_1"/></StgValue>
</operation>

<operation id="4981" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4834" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:3630  %src_4_val_V_addr_1 = getelementptr [65536 x i26]* %src_4_val_V, i64 0, i64 %tmp_406_cast

]]></Node>
<StgValue><ssdm name="src_4_val_V_addr_1"/></StgValue>
</operation>

<operation id="4982" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4835" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:3631  %dst_5_val_V_addr = getelementptr [65536 x i26]* %dst_5_val_V, i64 0, i64 %tmp_406_cast

]]></Node>
<StgValue><ssdm name="dst_5_val_V_addr"/></StgValue>
</operation>

<operation id="4983" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4836" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3632  %tmp_1459 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %p_Val2_662_14_13, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1459"/></StgValue>
</operation>

<operation id="4984" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="dst_val_V_offset_rea" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4839" bw="0" op_0_bw="26" op_1_bw="16">
<![CDATA[
branch3:0  store i26 %tmp_1459, i26* %src_3_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4985" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="dst_val_V_offset_rea" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4840" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %.preheader.preheader.07702

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4986" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="dst_val_V_offset_rea" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4842" bw="0" op_0_bw="26" op_1_bw="16">
<![CDATA[
branch2:0  store i26 %tmp_1459, i26* %src_2_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4987" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="dst_val_V_offset_rea" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4843" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %.preheader.preheader.07702

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4988" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="dst_val_V_offset_rea" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4845" bw="0" op_0_bw="26" op_1_bw="16">
<![CDATA[
branch1:0  store i26 %tmp_1459, i26* %src_1_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4989" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="dst_val_V_offset_rea" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4846" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %.preheader.preheader.07702

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4990" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="dst_val_V_offset_rea" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4848" bw="0" op_0_bw="26" op_1_bw="16">
<![CDATA[
branch4:0  store i26 %tmp_1459, i26* %src_4_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4991" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="dst_val_V_offset_rea" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4849" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %.preheader.preheader.07702

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4992" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="dst_val_V_offset_rea" val="!4"/>
<literal name="dst_val_V_offset_rea" val="!1"/>
<literal name="dst_val_V_offset_rea" val="!2"/>
<literal name="dst_val_V_offset_rea" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="4851" bw="0" op_0_bw="26" op_1_bw="16">
<![CDATA[
branch5:0  store i26 %tmp_1459, i26* %dst_5_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4993" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="dst_val_V_offset_rea" val="!4"/>
<literal name="dst_val_V_offset_rea" val="!1"/>
<literal name="dst_val_V_offset_rea" val="!2"/>
<literal name="dst_val_V_offset_rea" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="4852" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %.preheader.preheader.07702

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="4994" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
