{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v " "Source file: C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1666513045435 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1666513045435 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v " "Source file: C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1666513045471 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1666513045471 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v " "Source file: C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1666513045507 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1666513045507 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666513046173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666513046182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 23 16:17:25 2022 " "Processing started: Sun Oct 23 16:17:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666513046182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513046182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Giraffe_ADC -c Giraffe_ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Giraffe_ADC -c Giraffe_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513046182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666513047093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/uart_tx.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666513059374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513059374 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "regstyle src/Giraffe_ADC.v(132) " "Unrecognized synthesis attribute \"regstyle\" at src/Giraffe_ADC.v(132)" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 132 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513059378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/giraffe_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/giraffe_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Giraffe_ADC " "Found entity 1: Giraffe_ADC" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666513059379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513059379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "src/clk_div.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666513059383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513059383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file my_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_PLL " "Found entity 1: my_PLL" {  } { { "my_PLL.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/my_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666513059387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513059387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rdy Giraffe_ADC.v(104) " "Verilog HDL Implicit Net warning at Giraffe_ADC.v(104): created implicit net for \"uart_rdy\"" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666513059388 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(39) " "Verilog HDL Parameter Declaration warning at uart_tx.v(39): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/uart_tx.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/uart_tx.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666513059388 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Giraffe_ADC Giraffe_ADC.v(119) " "Verilog HDL Parameter Declaration warning at Giraffe_ADC.v(119): Parameter Declaration in module \"Giraffe_ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666513059392 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Giraffe_ADC Giraffe_ADC.v(120) " "Verilog HDL Parameter Declaration warning at Giraffe_ADC.v(120): Parameter Declaration in module \"Giraffe_ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 120 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666513059392 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Giraffe_ADC Giraffe_ADC.v(121) " "Verilog HDL Parameter Declaration warning at Giraffe_ADC.v(121): Parameter Declaration in module \"Giraffe_ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 121 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666513059392 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Giraffe_ADC Giraffe_ADC.v(122) " "Verilog HDL Parameter Declaration warning at Giraffe_ADC.v(122): Parameter Declaration in module \"Giraffe_ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 122 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666513059392 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Giraffe_ADC Giraffe_ADC.v(123) " "Verilog HDL Parameter Declaration warning at Giraffe_ADC.v(123): Parameter Declaration in module \"Giraffe_ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 123 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666513059392 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cnt_ena_period Giraffe_ADC.v(285) " "Verilog HDL error at Giraffe_ADC.v(285): object \"cnt_ena_period\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 285 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1666513059392 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cnt_ena_period Giraffe_ADC.v(291) " "Verilog HDL error at Giraffe_ADC.v(291): object \"cnt_ena_period\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 291 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1666513059392 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cnt_ena_period Giraffe_ADC.v(292) " "Verilog HDL error at Giraffe_ADC.v(292): object \"cnt_ena_period\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 292 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1666513059392 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cnt_ena_period Giraffe_ADC.v(297) " "Verilog HDL error at Giraffe_ADC.v(297): object \"cnt_ena_period\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 297 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1666513059392 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cnt_ena_period Giraffe_ADC.v(304) " "Verilog HDL error at Giraffe_ADC.v(304): object \"cnt_ena_period\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 304 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1666513059392 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666513059460 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 23 16:17:39 2022 " "Processing ended: Sun Oct 23 16:17:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666513059460 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666513059460 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666513059460 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513059460 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1666513060075 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513060077 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v " "Source file: C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1666513081637 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Analysis & Synthesis" 0 -1 1666513081637 ""}
