<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="manteghi08.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Alu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Alu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Alu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Alu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Alu.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Alu.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Alu.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Alu.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Alu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Alu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Alu_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Alu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Alu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_alu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_alu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1607373003" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1607373003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607373021" xil_pn:in_ck="-7990990684991971035" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1607373021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.v"/>
      <outfile xil_pn:name="arithmaticUnit.v"/>
      <outfile xil_pn:name="halfAdder.v"/>
      <outfile xil_pn:name="logicUnit.v"/>
      <outfile xil_pn:name="multiplexer4x4.v"/>
      <outfile xil_pn:name="multiplyModule.v"/>
      <outfile xil_pn:name="tb_alu.v"/>
    </transform>
    <transform xil_pn:end_ts="1607373003" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8179159865600429742" xil_pn:start_ts="1607373003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607373003" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2426618580978879948" xil_pn:start_ts="1607373003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607373003" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1736279714670026431" xil_pn:start_ts="1607373003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607373021" xil_pn:in_ck="-7990990684991971035" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1607373021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.v"/>
      <outfile xil_pn:name="arithmaticUnit.v"/>
      <outfile xil_pn:name="halfAdder.v"/>
      <outfile xil_pn:name="logicUnit.v"/>
      <outfile xil_pn:name="multiplexer4x4.v"/>
      <outfile xil_pn:name="multiplyModule.v"/>
      <outfile xil_pn:name="tb_alu.v"/>
    </transform>
    <transform xil_pn:end_ts="1607373026" xil_pn:in_ck="-7990990684991971035" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6507861217397203573" xil_pn:start_ts="1607373021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_alu_beh.prj"/>
      <outfile xil_pn:name="tb_alu_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1607373026" xil_pn:in_ck="9107257214396947142" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1358178703699118638" xil_pn:start_ts="1607373026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_alu_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1607372566" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1607372566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607373239" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4999607562756980457" xil_pn:start_ts="1607373239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607373239" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1736279714670026431" xil_pn:start_ts="1607373239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607373239" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1607373239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607373239" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1986702001532039673" xil_pn:start_ts="1607373239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607373239" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1607373239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607373239" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8934650244497886455" xil_pn:start_ts="1607373239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607373249" xil_pn:in_ck="7418488377015718314" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="8086606413106945308" xil_pn:start_ts="1607373239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.lso"/>
      <outfile xil_pn:name="Alu.ngc"/>
      <outfile xil_pn:name="Alu.ngr"/>
      <outfile xil_pn:name="Alu.prj"/>
      <outfile xil_pn:name="Alu.stx"/>
      <outfile xil_pn:name="Alu.syr"/>
      <outfile xil_pn:name="Alu.xst"/>
      <outfile xil_pn:name="Alu_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
