$date
	Sat Nov 18 11:07:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module DET $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var reg 2 % next_state [1:0] $end
$var reg 2 & state [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
1#
0"
x!
$end
#10000
0!
b0 %
b0 &
1"
#20000
0"
0#
#30000
1"
#40000
b1 %
0"
1$
#50000
b10 %
b1 &
1"
#60000
0"
#70000
b10 &
1"
#80000
b11 %
0"
0$
#90000
1!
b0 %
b11 &
1"
#100000
b1 %
0"
1$
#110000
0!
b10 %
b1 &
1"
#120000
b0 %
0"
0$
#130000
b0 &
1"
#140000
b1 %
0"
1$
#150000
b10 %
b1 &
1"
#160000
0"
#170000
b10 &
1"
#180000
0"
#190000
1"
#200000
b11 %
0"
0$
#210000
1!
b0 %
b11 &
1"
#220000
b1 %
0"
1$
#230000
0!
b10 %
b1 &
1"
#240000
0"
#250000
b10 &
1"
#260000
b11 %
0"
0$
#270000
1!
b0 %
b11 &
1"
#280000
0"
#290000
0!
b0 &
1"
#300000
0"
