Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug 29 13:32:29 2023
| Host         : GF76 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_utilization -hierarchical -file /home/albertojor/GitHub/Chisel/Tesis/freedom/builds/e300artydevkit/obj/report/utilization.txt
| Design       : E300ArtyDevKitFPGAChip
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------+---------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                       Instance                      |                    Module                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------+---------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| E300ArtyDevKitFPGAChip                              |                                       (top) |      15040 |      14394 |     586 |   60 | 9873 |      8 |      2 |          2 |
|   (E300ArtyDevKitFPGAChip)                          |                                       (top) |         10 |         10 |       0 |    0 |   39 |      0 |      0 |          0 |
|   E300ArtyDevKitPlatform                            |                      E300ArtyDevKitPlatform |      15017 |      14372 |     586 |   59 | 9808 |      8 |      2 |          2 |
|     ResetCatchAndSync_d20                           |                       ResetCatchAndSync_d20 |          5 |          5 |       0 |    0 |   20 |      0 |      0 |          0 |
|       AsyncResetSynchronizerShiftReg_w1_d20_i0      |    AsyncResetSynchronizerShiftReg_w1_d20_i0 |          5 |          5 |       0 |    0 |   20 |      0 |      0 |          0 |
|         sync_0                                      |                  AsyncResetRegVec_w1_i0_565 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_604 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_1                                      |                  AsyncResetRegVec_w1_i0_566 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_603 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_10                                     |                  AsyncResetRegVec_w1_i0_567 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_602 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_11                                     |                  AsyncResetRegVec_w1_i0_568 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_601 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_12                                     |                  AsyncResetRegVec_w1_i0_569 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_600 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_13                                     |                  AsyncResetRegVec_w1_i0_570 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_599 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_14                                     |                  AsyncResetRegVec_w1_i0_571 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_598 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_15                                     |                  AsyncResetRegVec_w1_i0_572 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_597 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_16                                     |                  AsyncResetRegVec_w1_i0_573 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_596 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_17                                     |                  AsyncResetRegVec_w1_i0_574 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_595 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_18                                     |                  AsyncResetRegVec_w1_i0_575 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_594 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_19                                     |                  AsyncResetRegVec_w1_i0_576 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_593 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_2                                      |                  AsyncResetRegVec_w1_i0_577 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_592 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_3                                      |                  AsyncResetRegVec_w1_i0_578 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_591 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_4                                      |                  AsyncResetRegVec_w1_i0_579 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_590 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_5                                      |                  AsyncResetRegVec_w1_i0_580 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_589 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_6                                      |                  AsyncResetRegVec_w1_i0_581 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_588 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_7                                      |                  AsyncResetRegVec_w1_i0_582 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_587 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_8                                      |                  AsyncResetRegVec_w1_i0_583 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_586 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         sync_9                                      |                  AsyncResetRegVec_w1_i0_584 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_585 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|     spi_dq_0_sync                                   |                  SynchronizerShiftReg_w1_d3 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|     spi_dq_1_sync                                   |                SynchronizerShiftReg_w1_d3_0 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|     spi_dq_2_sync                                   |                SynchronizerShiftReg_w1_d3_1 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|     spi_dq_3_sync                                   |                SynchronizerShiftReg_w1_d3_2 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|     sys                                             |                        E300ArtyDevKitSystem |      15009 |      14368 |     586 |   55 | 9784 |      8 |      2 |          2 |
|       (sys)                                         |                        E300ArtyDevKitSystem |        104 |        104 |       0 |    0 |    2 |      0 |      0 |          0 |
|       aon_1                                         |                              MockAONWrapper |        714 |        713 |       0 |    1 | 1012 |      0 |      0 |          0 |
|         ResetCatchAndSync_d3                        |                    ResetCatchAndSync_d3_491 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|           AsyncResetSynchronizerShiftReg_w1_d3_i0   | AsyncResetSynchronizerShiftReg_w1_d3_i0_558 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|             sync_0                                  |                  AsyncResetRegVec_w1_i0_559 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_564 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             sync_1                                  |                  AsyncResetRegVec_w1_i0_560 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_563 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             sync_2                                  |                  AsyncResetRegVec_w1_i0_561 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_562 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aon                                         |                                   TLMockAON |        705 |        705 |       0 |    0 |  890 |      0 |      0 |          0 |
|           (aon)                                     |                                   TLMockAON |          1 |          1 |       0 |    0 |  512 |      0 |      0 |          0 |
|           Queue                                     |                                    Queue_13 |        505 |        505 |       0 |    0 |   55 |      0 |      0 |          0 |
|           pmu                                       |                                         PMU |         56 |         56 |       0 |    0 |  177 |      0 |      0 |          0 |
|             (pmu)                                   |                                         PMU |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|             AsyncResetRegVec_w5_i0                  |                      AsyncResetRegVec_w5_i0 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_3                                 |                           AsyncResetReg_557 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             SRLatch_1                               |                                     SRLatch |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             SRLatch_2                               |                                 SRLatch_556 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             core                                    |                                     PMUCore |         55 |         55 |       0 |    0 |  172 |      0 |      0 |          0 |
|           rtc                                       |                                         RTC |         92 |         92 |       0 |    0 |   86 |      0 |      0 |          0 |
|             (rtc)                                   |                                         RTC |         85 |         85 |       0 |    0 |   85 |      0 |      0 |          0 |
|             AsyncResetRegVec_w1_i0                  |                  AsyncResetRegVec_w1_i0_554 |          7 |          7 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_555 |          7 |          7 |       0 |    0 |    1 |      0 |      0 |          0 |
|           wdog                                      |                               WatchdogTimer |         51 |         51 |       0 |    0 |   60 |      0 |      0 |          0 |
|             (wdog)                                  |                               WatchdogTimer |          0 |          0 |       0 |    0 |   55 |      0 |      0 |          0 |
|             AsyncResetRegVec_w1_i0                  |                  AsyncResetRegVec_w1_i0_544 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_553 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             AsyncResetRegVec_w1_i0_1                |                  AsyncResetRegVec_w1_i0_545 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_552 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|             AsyncResetRegVec_w1_i0_2                |                  AsyncResetRegVec_w1_i0_546 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_551 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             AsyncResetRegVec_w1_i0_3                |                  AsyncResetRegVec_w1_i0_547 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_550 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             AsyncResetRegVec_w1_i0_4                |                  AsyncResetRegVec_w1_i0_548 |         44 |         44 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_549 |         44 |         44 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aonrst_catch                                |                    ResetCatchAndSync_d3_492 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|           AsyncResetSynchronizerShiftReg_w1_d3_i0   | AsyncResetSynchronizerShiftReg_w1_d3_i0_537 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|             sync_0                                  |                  AsyncResetRegVec_w1_i0_538 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_543 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             sync_1                                  |                  AsyncResetRegVec_w1_i0_539 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_542 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             sync_2                                  |                  AsyncResetRegVec_w1_i0_540 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_541 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         crossing                                    |                       TLAsyncCrossingSink_1 |          5 |          5 |       0 |    0 |  114 |      0 |      0 |          0 |
|           AsyncQueueSink                            |                            AsyncQueueSink_4 |          2 |          2 |       0 |    0 |   61 |      0 |      0 |          0 |
|             deq_bits_reg                            |                 SynchronizerShiftReg_w80_d1 |          0 |          0 |       0 |    0 |   56 |      0 |      0 |          0 |
|             ridx_bin                                |                  AsyncResetRegVec_w1_i0_526 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_536 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             valid_reg                               |                  AsyncResetRegVec_w1_i0_527 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_535 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             widx_gray                               | AsyncResetSynchronizerShiftReg_w1_d3_i0_528 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_529 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_534 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_530 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_533 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_531 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_532 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           AsyncQueueSource                          |                          AsyncQueueSource_4 |          3 |          3 |       0 |    0 |   53 |      0 |      0 |          0 |
|             (AsyncQueueSource)                      |                          AsyncQueueSource_4 |          0 |          0 |       0 |    0 |   40 |      0 |      0 |          0 |
|             AsyncValidSync                          |                          AsyncValidSync_493 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|               source_valid                          | AsyncResetSynchronizerShiftReg_w1_d4_i0_517 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_518 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_525 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_519 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_524 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_520 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_523 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_3                              |                  AsyncResetRegVec_w1_i0_521 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_522 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             AsyncValidSync_1                        |                        AsyncValidSync_1_494 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               sink_extend                           | AsyncResetSynchronizerShiftReg_w1_d1_i0_514 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_515 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_516 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             AsyncValidSync_2                        |                        AsyncValidSync_2_495 |          3 |          3 |       0 |    0 |    3 |      0 |      0 |          0 |
|               sink_valid                            | AsyncResetSynchronizerShiftReg_w1_d3_i0_507 |          3 |          3 |       0 |    0 |    3 |      0 |      0 |          0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_508 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_513 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_509 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_512 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_510 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_511 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             ready_reg                               |                  AsyncResetRegVec_w1_i0_496 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_506 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             ridx_gray                               | AsyncResetSynchronizerShiftReg_w1_d3_i0_497 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_500 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_505 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_501 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_504 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_502 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_503 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             widx_bin                                |                  AsyncResetRegVec_w1_i0_498 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_499 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         dwakeup_deglitch                            |                       DeglitchShiftRegister |          2 |          1 |       0 |    1 |    2 |      0 |      0 |          0 |
|       asyncXing                                     |                                     IntXing |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_490 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|       asyncXing_1                                   |                                   IntXing_3 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_489 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|       asyncXing_2                                   |                                   IntXing_4 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_488 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|       asyncXing_3                                   |                                   IntXing_5 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_487 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|       asyncXing_4                                   |                                   IntXing_6 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_486 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|       asyncXing_5                                   |                                 IntXing_5_7 |         16 |          0 |       0 |   16 |   32 |      0 |      0 |          0 |
|         SynchronizerShiftReg_w32_d3                 |             SynchronizerShiftReg_w32_d3_485 |         16 |          0 |       0 |   16 |   32 |      0 |      0 |          0 |
|       asyncXing_6                                   |                                 IntXing_6_8 |          4 |          0 |       0 |    4 |    4 |      0 |      0 |          0 |
|         SynchronizerShiftReg_w4_d3                  |              SynchronizerShiftReg_w4_d3_484 |          4 |          0 |       0 |    4 |    4 |      0 |      0 |          0 |
|       asyncXing_7                                   |                                 IntXing_6_9 |          4 |          0 |       0 |    4 |    4 |      0 |      0 |          0 |
|         SynchronizerShiftReg_w4_d3                  |              SynchronizerShiftReg_w4_d3_483 |          4 |          0 |       0 |    4 |    4 |      0 |      0 |          0 |
|       asyncXing_8                                   |                                IntXing_6_10 |          4 |          0 |       0 |    4 |    4 |      0 |      0 |          0 |
|         SynchronizerShiftReg_w4_d3                  |                  SynchronizerShiftReg_w4_d3 |          4 |          0 |       0 |    4 |    4 |      0 |      0 |          0 |
|       asyncXing_9                                   |                                  IntXing_11 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_482 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|       clint                                         |                                       CLINT |         63 |         63 |       0 |    0 |  129 |      0 |      0 |          0 |
|       debug_1                                       |                               TLDebugModule |        763 |        763 |       0 |    0 |  871 |      0 |      0 |          0 |
|         dmInner                                     |                     TLDebugModuleInnerAsync |        691 |        691 |       0 |    0 |  742 |      0 |      0 |          0 |
|           (dmInner)                                 |                     TLDebugModuleInnerAsync |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|           AsyncQueueSink                            |                            AsyncQueueSink_3 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|             deq_bits_reg                            |                 SynchronizerShiftReg_w12_d1 |          2 |          2 |       0 |    0 |   12 |      0 |      0 |          0 |
|             ridx_bin                                |                  AsyncResetRegVec_w1_i0_471 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_481 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             valid_reg                               |                  AsyncResetRegVec_w1_i0_472 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_480 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             widx_gray                               | AsyncResetSynchronizerShiftReg_w1_d3_i0_473 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_474 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_479 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_475 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_478 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_476 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_477 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           dmInner                                   |                          TLDebugModuleInner |        577 |        577 |       0 |    0 |  629 |      0 |      0 |          0 |
|           dmactiveSync                              |                    ResetCatchAndSync_d3_419 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|             AsyncResetSynchronizerShiftReg_w1_d3_i0 | AsyncResetSynchronizerShiftReg_w1_d3_i0_464 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_465 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_470 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_466 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_469 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_467 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_468 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           dmiXing                                   |                         TLAsyncCrossingSink |        106 |        106 |       0 |    0 |   93 |      0 |      0 |          0 |
|             AsyncQueueSink                          |                            AsyncQueueSink_2 |        102 |        102 |       0 |    0 |   48 |      0 |      0 |          0 |
|               deq_bits_reg                          |                 SynchronizerShiftReg_w55_d1 |        101 |        101 |       0 |    0 |   43 |      0 |      0 |          0 |
|               ridx_bin                              |                  AsyncResetRegVec_w1_i0_453 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_463 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               valid_reg                             |                  AsyncResetRegVec_w1_i0_454 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_462 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               widx_gray                             | AsyncResetSynchronizerShiftReg_w1_d3_i0_455 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_456 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_461 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_457 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_460 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_458 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_459 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             AsyncQueueSource                        |                          AsyncQueueSource_3 |          4 |          4 |       0 |    0 |   45 |      0 |      0 |          0 |
|               (AsyncQueueSource)                    |                          AsyncQueueSource_3 |          1 |          1 |       0 |    0 |   32 |      0 |      0 |          0 |
|               AsyncValidSync                        |                          AsyncValidSync_420 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|                 source_valid                        | AsyncResetSynchronizerShiftReg_w1_d4_i0_444 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_445 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_452 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_1                            |                  AsyncResetRegVec_w1_i0_446 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_451 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_2                            |                  AsyncResetRegVec_w1_i0_447 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_450 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_3                            |                  AsyncResetRegVec_w1_i0_448 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_449 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               AsyncValidSync_1                      |                        AsyncValidSync_1_421 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sink_extend                         | AsyncResetSynchronizerShiftReg_w1_d1_i0_441 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_442 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_443 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               AsyncValidSync_2                      |                        AsyncValidSync_2_422 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|                 sink_valid                          | AsyncResetSynchronizerShiftReg_w1_d3_i0_434 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_435 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_440 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_1                            |                  AsyncResetRegVec_w1_i0_436 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_439 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_2                            |                  AsyncResetRegVec_w1_i0_437 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_438 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               ready_reg                             |                  AsyncResetRegVec_w1_i0_423 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_433 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|               ridx_gray                             | AsyncResetSynchronizerShiftReg_w1_d3_i0_424 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_427 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_432 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_428 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_431 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_429 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_430 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               widx_bin                              |                  AsyncResetRegVec_w1_i0_425 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_426 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         dmOuter                                     |                     TLDebugModuleOuterAsync |         72 |         72 |       0 |    0 |  129 |      0 |      0 |          0 |
|           AsyncQueueSource                          |                          AsyncQueueSource_2 |          2 |          2 |       0 |    0 |   17 |      0 |      0 |          0 |
|             (AsyncQueueSource)                      |                          AsyncQueueSource_2 |          0 |          0 |       0 |    0 |   12 |      0 |      0 |          0 |
|             ready_reg                               |                  AsyncResetRegVec_w1_i0_408 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_418 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             ridx_gray                               | AsyncResetSynchronizerShiftReg_w1_d3_i0_409 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_412 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_417 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_413 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_416 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_414 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_415 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             widx_bin                                |                  AsyncResetRegVec_w1_i0_410 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_411 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           asource                                   |                     TLAsyncCrossingSource_1 |         53 |         53 |       0 |    0 |   94 |      0 |      0 |          0 |
|             AsyncQueueSink                          |                            AsyncQueueSink_1 |         52 |         52 |       0 |    0 |   47 |      0 |      0 |          0 |
|               AsyncValidSync                        |                          AsyncValidSync_375 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|                 source_valid                        | AsyncResetSynchronizerShiftReg_w1_d4_i0_399 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_400 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_407 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_1                            |                  AsyncResetRegVec_w1_i0_401 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_406 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_2                            |                  AsyncResetRegVec_w1_i0_402 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_405 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_3                            |                  AsyncResetRegVec_w1_i0_403 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_404 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               AsyncValidSync_1                      |                        AsyncValidSync_1_376 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sink_extend                         | AsyncResetSynchronizerShiftReg_w1_d1_i0_396 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_397 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_398 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               AsyncValidSync_2                      |                        AsyncValidSync_2_377 |          4 |          4 |       0 |    0 |    3 |      0 |      0 |          0 |
|                 sink_valid                          | AsyncResetSynchronizerShiftReg_w1_d3_i0_389 |          4 |          4 |       0 |    0 |    3 |      0 |      0 |          0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_390 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_395 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_1                            |                  AsyncResetRegVec_w1_i0_391 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_394 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_2                            |                  AsyncResetRegVec_w1_i0_392 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                           AsyncResetReg_393 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               deq_bits_reg                          |                 SynchronizerShiftReg_w43_d1 |          2 |          2 |       0 |    0 |   34 |      0 |      0 |          0 |
|               ridx_bin                              |                  AsyncResetRegVec_w1_i0_378 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_388 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               valid_reg                             |                  AsyncResetRegVec_w1_i0_379 |         46 |         46 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_387 |         46 |         46 |       0 |    0 |    1 |      0 |      0 |          0 |
|               widx_gray                             | AsyncResetSynchronizerShiftReg_w1_d3_i0_380 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_381 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_386 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_382 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_385 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_383 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_384 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             AsyncQueueSource                        |                          AsyncQueueSource_1 |          1 |          1 |       0 |    0 |   47 |      0 |      0 |          0 |
|               (AsyncQueueSource)                    |                          AsyncQueueSource_1 |          0 |          0 |       0 |    0 |   42 |      0 |      0 |          0 |
|               ready_reg                             |                  AsyncResetRegVec_w1_i0_364 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_374 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               ridx_gray                             | AsyncResetSynchronizerShiftReg_w1_d3_i0_365 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_368 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_373 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_369 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_372 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_370 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                           AsyncResetReg_371 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               widx_bin                              |                  AsyncResetRegVec_w1_i0_366 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 reg_0                               |                           AsyncResetReg_367 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           dmOuter                                   |                          TLDebugModuleOuter |         15 |         15 |       0 |    0 |   16 |      0 |      0 |          0 |
|             DMCONTROL                               |                 AsyncResetRegVec_w32_i0_346 |         15 |         15 |       0 |    0 |   15 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_349 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_1                                 |                           AsyncResetReg_350 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_16                                |                           AsyncResetReg_351 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_17                                |                           AsyncResetReg_352 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_18                                |                           AsyncResetReg_353 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_19                                |                           AsyncResetReg_354 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_20                                |                           AsyncResetReg_355 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_21                                |                           AsyncResetReg_356 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_22                                |                           AsyncResetReg_357 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_23                                |                           AsyncResetReg_358 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_24                                |                           AsyncResetReg_359 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_25                                |                           AsyncResetReg_360 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_28                                |                           AsyncResetReg_361 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_30                                |                           AsyncResetReg_362 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_31                                |                           AsyncResetReg_363 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             debugInterrupts                         |                  AsyncResetRegVec_w1_i0_347 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_0                                 |                           AsyncResetReg_348 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           dmiXbar                                   |                                    TLXbar_7 |          3 |          3 |       0 |    0 |    2 |      0 |      0 |          0 |
|       dmiResetCatch                                 |                        ResetCatchAndSync_d3 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|         AsyncResetSynchronizerShiftReg_w1_d3_i0     | AsyncResetSynchronizerShiftReg_w1_d3_i0_339 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|           sync_0                                    |                  AsyncResetRegVec_w1_i0_340 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_0                                   |                           AsyncResetReg_345 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           sync_1                                    |                  AsyncResetRegVec_w1_i0_341 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_0                                   |                           AsyncResetReg_344 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           sync_2                                    |                  AsyncResetRegVec_w1_i0_342 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_0                                   |                           AsyncResetReg_343 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       dtm                                           |                    DebugTransportModuleJTAG |         58 |         58 |       0 |    0 |  169 |      0 |      0 |          0 |
|         (dtm)                                       |                    DebugTransportModuleJTAG |         13 |         13 |       0 |    0 |   47 |      0 |      0 |          0 |
|         JtagBypassChain                             |                             JtagBypassChain |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         JtagTapController                           |                           JtagTapController |         42 |         42 |       0 |    0 |   16 |      0 |      0 |          0 |
|           (JtagTapController)                       |                           JtagTapController |          3 |          3 |       0 |    0 |    7 |      0 |      0 |          0 |
|           irChain                                   |                        CaptureUpdateChain_2 |          0 |          0 |       0 |    0 |    5 |      0 |      0 |          0 |
|           stateMachine                              |                            JtagStateMachine |         39 |         39 |       0 |    0 |    4 |      0 |      0 |          0 |
|             currStateReg                            |                     AsyncResetRegVec_w4_i15 |         39 |         39 |       0 |    0 |    4 |      0 |      0 |          0 |
|               reg_0                                 |               AsyncResetReg__parameterized0 |         31 |         31 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_1                                 |           AsyncResetReg__parameterized0_336 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_2                                 |           AsyncResetReg__parameterized0_337 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |          0 |
|               reg_3                                 |           AsyncResetReg__parameterized0_338 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|         dmiAccessChain                              |                        CaptureUpdateChain_1 |          5 |          5 |       0 |    0 |   41 |      0 |      0 |          0 |
|         dtmInfoChain                                |                          CaptureUpdateChain |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         idcodeChain                                 |                                CaptureChain |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|       gpio_0_1                                      |                                      TLGPIO |        402 |        386 |       0 |   16 |  591 |      0 |      0 |          0 |
|         (gpio_0_1)                                  |                                      TLGPIO |         91 |         91 |       0 |    0 |  402 |      0 |      0 |          0 |
|         ieReg                                       |                     AsyncResetRegVec_w32_i0 |          6 |          6 |       0 |    0 |   32 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_304 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_1                                     |                           AsyncResetReg_305 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_10                                    |                           AsyncResetReg_306 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_11                                    |                           AsyncResetReg_307 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_12                                    |                           AsyncResetReg_308 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_13                                    |                           AsyncResetReg_309 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_14                                    |                           AsyncResetReg_310 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_15                                    |                           AsyncResetReg_311 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_16                                    |                           AsyncResetReg_312 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_17                                    |                           AsyncResetReg_313 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_18                                    |                           AsyncResetReg_314 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_19                                    |                           AsyncResetReg_315 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_2                                     |                           AsyncResetReg_316 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_20                                    |                           AsyncResetReg_317 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_21                                    |                           AsyncResetReg_318 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_22                                    |                           AsyncResetReg_319 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_23                                    |                           AsyncResetReg_320 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_24                                    |                           AsyncResetReg_321 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_25                                    |                           AsyncResetReg_322 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_26                                    |                           AsyncResetReg_323 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_27                                    |                           AsyncResetReg_324 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_28                                    |                           AsyncResetReg_325 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_29                                    |                           AsyncResetReg_326 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_3                                     |                           AsyncResetReg_327 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_30                                    |                           AsyncResetReg_328 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_31                                    |                           AsyncResetReg_329 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_4                                     |                           AsyncResetReg_330 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_5                                     |                           AsyncResetReg_331 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_6                                     |                           AsyncResetReg_332 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_7                                     |                           AsyncResetReg_333 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_8                                     |                           AsyncResetReg_334 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_9                                     |                           AsyncResetReg_335 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         inSyncReg                                   |                 SynchronizerShiftReg_w32_d3 |         74 |         58 |       0 |   16 |   29 |      0 |      0 |          0 |
|         intsource                                   |                    IntSyncCrossingSource_10 |         61 |         61 |       0 |    0 |   32 |      0 |      0 |          0 |
|           AsyncResetRegVec_w32_i0                   |                 AsyncResetRegVec_w32_i0_271 |         61 |         61 |       0 |    0 |   32 |      0 |      0 |          0 |
|             reg_0                                   |                           AsyncResetReg_272 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_1                                   |                           AsyncResetReg_273 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_10                                  |                           AsyncResetReg_274 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_11                                  |                           AsyncResetReg_275 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_12                                  |                           AsyncResetReg_276 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_13                                  |                           AsyncResetReg_277 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_14                                  |                           AsyncResetReg_278 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_15                                  |                           AsyncResetReg_279 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_16                                  |                           AsyncResetReg_280 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_17                                  |                           AsyncResetReg_281 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_18                                  |                           AsyncResetReg_282 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_19                                  |                           AsyncResetReg_283 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_2                                   |                           AsyncResetReg_284 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_20                                  |                           AsyncResetReg_285 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_21                                  |                           AsyncResetReg_286 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_22                                  |                           AsyncResetReg_287 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_23                                  |                           AsyncResetReg_288 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_24                                  |                           AsyncResetReg_289 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_25                                  |                           AsyncResetReg_290 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_26                                  |                           AsyncResetReg_291 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_27                                  |                           AsyncResetReg_292 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_28                                  |                           AsyncResetReg_293 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_29                                  |                           AsyncResetReg_294 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_3                                   |                           AsyncResetReg_295 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_30                                  |                           AsyncResetReg_296 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_31                                  |                           AsyncResetReg_297 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_4                                   |                           AsyncResetReg_298 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_5                                   |                           AsyncResetReg_299 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_6                                   |                           AsyncResetReg_300 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_7                                   |                           AsyncResetReg_301 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_8                                   |                           AsyncResetReg_302 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_9                                   |                           AsyncResetReg_303 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|         iofEnReg                                    |                 AsyncResetRegVec_w32_i0_172 |         99 |         99 |       0 |    0 |   32 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_239 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_1                                     |                           AsyncResetReg_240 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_10                                    |                           AsyncResetReg_241 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_11                                    |                           AsyncResetReg_242 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_12                                    |                           AsyncResetReg_243 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_13                                    |                           AsyncResetReg_244 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_14                                    |                           AsyncResetReg_245 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_15                                    |                           AsyncResetReg_246 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_16                                    |                           AsyncResetReg_247 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_17                                    |                           AsyncResetReg_248 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_18                                    |                           AsyncResetReg_249 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_19                                    |                           AsyncResetReg_250 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_2                                     |                           AsyncResetReg_251 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_20                                    |                           AsyncResetReg_252 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_21                                    |                           AsyncResetReg_253 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_22                                    |                           AsyncResetReg_254 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_23                                    |                           AsyncResetReg_255 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_24                                    |                           AsyncResetReg_256 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_25                                    |                           AsyncResetReg_257 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_26                                    |                           AsyncResetReg_258 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_27                                    |                           AsyncResetReg_259 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_28                                    |                           AsyncResetReg_260 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_29                                    |                           AsyncResetReg_261 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_3                                     |                           AsyncResetReg_262 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_30                                    |                           AsyncResetReg_263 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_31                                    |                           AsyncResetReg_264 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_4                                     |                           AsyncResetReg_265 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_5                                     |                           AsyncResetReg_266 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_6                                     |                           AsyncResetReg_267 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_7                                     |                           AsyncResetReg_268 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_8                                     |                           AsyncResetReg_269 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_9                                     |                           AsyncResetReg_270 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|         oeReg                                       |                 AsyncResetRegVec_w32_i0_173 |         39 |         39 |       0 |    0 |   32 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_207 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_1                                     |                           AsyncResetReg_208 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_10                                    |                           AsyncResetReg_209 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_11                                    |                           AsyncResetReg_210 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_12                                    |                           AsyncResetReg_211 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_13                                    |                           AsyncResetReg_212 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_14                                    |                           AsyncResetReg_213 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_15                                    |                           AsyncResetReg_214 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_16                                    |                           AsyncResetReg_215 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_17                                    |                           AsyncResetReg_216 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_18                                    |                           AsyncResetReg_217 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_19                                    |                           AsyncResetReg_218 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_2                                     |                           AsyncResetReg_219 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_20                                    |                           AsyncResetReg_220 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_21                                    |                           AsyncResetReg_221 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_22                                    |                           AsyncResetReg_222 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_23                                    |                           AsyncResetReg_223 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_24                                    |                           AsyncResetReg_224 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_25                                    |                           AsyncResetReg_225 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_26                                    |                           AsyncResetReg_226 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_27                                    |                           AsyncResetReg_227 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_28                                    |                           AsyncResetReg_228 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_29                                    |                           AsyncResetReg_229 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_3                                     |                           AsyncResetReg_230 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_30                                    |                           AsyncResetReg_231 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_31                                    |                           AsyncResetReg_232 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_4                                     |                           AsyncResetReg_233 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_5                                     |                           AsyncResetReg_234 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_6                                     |                           AsyncResetReg_235 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_7                                     |                           AsyncResetReg_236 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_8                                     |                           AsyncResetReg_237 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_9                                     |                           AsyncResetReg_238 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pueReg                                      |                 AsyncResetRegVec_w32_i0_174 |         32 |         32 |       0 |    0 |   32 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_175 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_1                                     |                           AsyncResetReg_176 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_10                                    |                           AsyncResetReg_177 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_11                                    |                           AsyncResetReg_178 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_12                                    |                           AsyncResetReg_179 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_13                                    |                           AsyncResetReg_180 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_14                                    |                           AsyncResetReg_181 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_15                                    |                           AsyncResetReg_182 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_16                                    |                           AsyncResetReg_183 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_17                                    |                           AsyncResetReg_184 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_18                                    |                           AsyncResetReg_185 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_19                                    |                           AsyncResetReg_186 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_2                                     |                           AsyncResetReg_187 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_20                                    |                           AsyncResetReg_188 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_21                                    |                           AsyncResetReg_189 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_22                                    |                           AsyncResetReg_190 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_23                                    |                           AsyncResetReg_191 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_24                                    |                           AsyncResetReg_192 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_25                                    |                           AsyncResetReg_193 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_26                                    |                           AsyncResetReg_194 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_27                                    |                           AsyncResetReg_195 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_28                                    |                           AsyncResetReg_196 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_29                                    |                           AsyncResetReg_197 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_3                                     |                           AsyncResetReg_198 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_30                                    |                           AsyncResetReg_199 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_31                                    |                           AsyncResetReg_200 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_4                                     |                           AsyncResetReg_201 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_5                                     |                           AsyncResetReg_202 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_6                                     |                           AsyncResetReg_203 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_7                                     |                           AsyncResetReg_204 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_8                                     |                           AsyncResetReg_205 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_9                                     |                           AsyncResetReg_206 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|       i2c_0_1                                       |                                       TLI2C |        115 |        115 |       0 |    0 |  119 |      0 |      0 |          0 |
|         (i2c_0_1)                                   |                                       TLI2C |        114 |        114 |       0 |    0 |  118 |      0 |      0 |          0 |
|         intsource                                   |                 IntSyncCrossingSource_3_169 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           AsyncResetRegVec_w1_i0                    |                  AsyncResetRegVec_w1_i0_170 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_0                                   |                           AsyncResetReg_171 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|       intsink_1                                     |                       IntSyncCrossingSink_4 |          2 |          0 |       0 |    2 |    2 |      0 |      0 |          0 |
|         SynchronizerShiftReg_w2_d3                  |                  SynchronizerShiftReg_w2_d3 |          2 |          0 |       0 |    2 |    2 |      0 |      0 |          0 |
|       intsource                                     |                     IntSyncCrossingSource_2 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         AsyncResetRegVec_w2_i0                      |                      AsyncResetRegVec_w2_i0 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_167 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_1                                     |                           AsyncResetReg_168 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       intsource_1                                   |                     IntSyncCrossingSource_3 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         AsyncResetRegVec_w1_i0                      |                  AsyncResetRegVec_w1_i0_165 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_0                                     |                           AsyncResetReg_166 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       maskROM                                       |                                   TLMaskROM |         18 |         18 |       0 |    0 |   73 |      0 |      0 |          0 |
|         (maskROM)                                   |                                   TLMaskROM |         16 |         16 |       0 |    0 |   41 |      0 |      0 |          0 |
|         rom                                         |                                     BootROM |          2 |          2 |       0 |    0 |   32 |      0 |      0 |          0 |
|       pbus                                          |                              PeripheryBus_1 |       1895 |       1693 |     202 |    0 |  587 |      0 |      0 |          0 |
|         atomics                                     |                          TLAtomicAutomata_1 |        230 |        230 |       0 |    0 |  140 |      0 |      0 |          0 |
|         buffer                                      |                                 TLBuffer_10 |        240 |        154 |      86 |    0 |    6 |      0 |      0 |          0 |
|           Queue                                     |                                 Queue_2_163 |        161 |        107 |      54 |    0 |    3 |      0 |      0 |          0 |
|           Queue_1                                   |                                 Queue_1_164 |         79 |         47 |      32 |    0 |    3 |      0 |      0 |          0 |
|         buffer_1                                    |                                 TLBuffer_11 |        131 |         41 |      90 |    0 |    6 |      0 |      0 |          0 |
|           Queue                                     |                                     Queue_2 |         82 |         24 |      58 |    0 |    3 |      0 |      0 |          0 |
|           Queue_1                                   |                                 Queue_1_162 |         49 |         17 |      32 |    0 |    3 |      0 |      0 |          0 |
|         coupler_to_device_named_gpio_0              |                         SimpleLazyModule_19 |         89 |         89 |       0 |    0 |   29 |      0 |      0 |          0 |
|           fragmenter                                |                             TLFragmenter_11 |         89 |         89 |       0 |    0 |   29 |      0 |      0 |          0 |
|             (fragmenter)                            |                             TLFragmenter_11 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |          0 |
|             Repeater                                |                              Repeater_4_161 |         88 |         88 |       0 |    0 |   18 |      0 |      0 |          0 |
|         coupler_to_device_named_i2c_0               |                         SimpleLazyModule_23 |         61 |         61 |       0 |    0 |   29 |      0 |      0 |          0 |
|           fragmenter                                |                             TLFragmenter_15 |         61 |         61 |       0 |    0 |   29 |      0 |      0 |          0 |
|             (fragmenter)                            |                             TLFragmenter_15 |          1 |          1 |       0 |    0 |   11 |      0 |      0 |          0 |
|             Repeater                                |                              Repeater_4_160 |         60 |         60 |       0 |    0 |   18 |      0 |      0 |          0 |
|         coupler_to_device_named_pwm_0               |                         SimpleLazyModule_20 |         95 |         95 |       0 |    0 |   29 |      0 |      0 |          0 |
|           fragmenter                                |                             TLFragmenter_12 |         95 |         95 |       0 |    0 |   29 |      0 |      0 |          0 |
|             (fragmenter)                            |                             TLFragmenter_12 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |          0 |
|             Repeater                                |                              Repeater_4_159 |         94 |         94 |       0 |    0 |   18 |      0 |      0 |          0 |
|         coupler_to_device_named_pwm_1               |                         SimpleLazyModule_21 |         92 |         92 |       0 |    0 |   29 |      0 |      0 |          0 |
|           fragmenter                                |                             TLFragmenter_13 |         92 |         92 |       0 |    0 |   29 |      0 |      0 |          0 |
|             (fragmenter)                            |                             TLFragmenter_13 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |          0 |
|             Repeater                                |                              Repeater_4_158 |         91 |         91 |       0 |    0 |   18 |      0 |      0 |          0 |
|         coupler_to_device_named_pwm_2               |                         SimpleLazyModule_22 |         97 |         97 |       0 |    0 |   29 |      0 |      0 |          0 |
|           fragmenter                                |                             TLFragmenter_14 |         97 |         97 |       0 |    0 |   29 |      0 |      0 |          0 |
|             (fragmenter)                            |                             TLFragmenter_14 |          4 |          4 |       0 |    0 |   11 |      0 |      0 |          0 |
|             Repeater                                |                              Repeater_4_157 |         93 |         93 |       0 |    0 |   18 |      0 |      0 |          0 |
|         coupler_to_device_named_qspi_0              |                         SimpleLazyModule_15 |        123 |        123 |       0 |    0 |   29 |      0 |      0 |          0 |
|           fragmenter                                |                              TLFragmenter_7 |        123 |        123 |       0 |    0 |   29 |      0 |      0 |          0 |
|             (fragmenter)                            |                              TLFragmenter_7 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |          0 |
|             Repeater                                |                              Repeater_4_156 |        122 |        122 |       0 |    0 |   18 |      0 |      0 |          0 |
|         coupler_to_device_named_spi_0               |                         SimpleLazyModule_17 |        118 |        118 |       0 |    0 |   29 |      0 |      0 |          0 |
|           fragmenter                                |                              TLFragmenter_9 |        118 |        118 |       0 |    0 |   29 |      0 |      0 |          0 |
|             (fragmenter)                            |                              TLFragmenter_9 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |          0 |
|             Repeater                                |                              Repeater_4_155 |        117 |        117 |       0 |    0 |   18 |      0 |      0 |          0 |
|         coupler_to_device_named_spi_1               |                         SimpleLazyModule_18 |        125 |        125 |       0 |    0 |   29 |      0 |      0 |          0 |
|           fragmenter                                |                             TLFragmenter_10 |        125 |        125 |       0 |    0 |   29 |      0 |      0 |          0 |
|             (fragmenter)                            |                             TLFragmenter_10 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |          0 |
|             Repeater                                |                              Repeater_4_154 |        124 |        124 |       0 |    0 |   18 |      0 |      0 |          0 |
|         coupler_to_mem_named_qspi_0                 |                         SimpleLazyModule_16 |         89 |         63 |      26 |    0 |   82 |      0 |      0 |          0 |
|           buffer                                    |                                 TLBuffer_12 |         34 |          8 |      26 |    0 |    7 |      0 |      0 |          0 |
|             Queue                                   |                                     Queue_7 |         34 |          8 |      26 |    0 |    7 |      0 |      0 |          0 |
|           fragmenter                                |                              TLFragmenter_8 |         53 |         53 |       0 |    0 |   49 |      0 |      0 |          0 |
|             (fragmenter)                            |                              TLFragmenter_8 |         21 |         21 |       0 |    0 |   15 |      0 |      0 |          0 |
|             Repeater                                |                                  Repeater_8 |         32 |         32 |       0 |    0 |   34 |      0 |      0 |          0 |
|           widget                                    |                             TLWidthWidget_3 |          2 |          2 |       0 |    0 |   26 |      0 |      0 |          0 |
|         coupler_to_slave_named_uart_0               |                         SimpleLazyModule_13 |         64 |         64 |       0 |    0 |   29 |      0 |      0 |          0 |
|           fragmenter                                |                              TLFragmenter_5 |         64 |         64 |       0 |    0 |   29 |      0 |      0 |          0 |
|             (fragmenter)                            |                              TLFragmenter_5 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |          0 |
|             Repeater                                |                              Repeater_4_153 |         63 |         63 |       0 |    0 |   18 |      0 |      0 |          0 |
|         coupler_to_slave_named_uart_1               |                         SimpleLazyModule_14 |         67 |         67 |       0 |    0 |   29 |      0 |      0 |          0 |
|           fragmenter                                |                              TLFragmenter_6 |         67 |         67 |       0 |    0 |   29 |      0 |      0 |          0 |
|             (fragmenter)                            |                              TLFragmenter_6 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |          0 |
|             Repeater                                |                              Repeater_4_152 |         66 |         66 |       0 |    0 |   18 |      0 |      0 |          0 |
|         out_xbar                                    |                                    TLXbar_4 |        239 |        239 |       0 |    0 |   34 |      0 |      0 |          0 |
|         wrapped_error_device                        |                         SimpleLazyModule_11 |         47 |         47 |       0 |    0 |   29 |      0 |      0 |          0 |
|           error                                     |                                     TLError |         47 |         47 |       0 |    0 |   29 |      0 |      0 |          0 |
|             (error)                                 |                                     TLError |         10 |         10 |       0 |    0 |   20 |      0 |      0 |          0 |
|             a                                       |                                     Queue_4 |         37 |         37 |       0 |    0 |    9 |      0 |      0 |          0 |
|       plic                                          |                                      TLPLIC |        914 |        914 |       0 |    0 |  393 |      0 |      0 |          0 |
|         (plic)                                      |                                      TLPLIC |        337 |        337 |       0 |    0 |  272 |      0 |      0 |          0 |
|         LevelGateway                                |                                LevelGateway |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_1                              |                            LevelGateway_101 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_10                             |                            LevelGateway_102 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_11                             |                            LevelGateway_103 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_12                             |                            LevelGateway_104 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_13                             |                            LevelGateway_105 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_14                             |                            LevelGateway_106 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_15                             |                            LevelGateway_107 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_16                             |                            LevelGateway_108 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_17                             |                            LevelGateway_109 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_18                             |                            LevelGateway_110 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_19                             |                            LevelGateway_111 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_2                              |                            LevelGateway_112 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_20                             |                            LevelGateway_113 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_21                             |                            LevelGateway_114 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_22                             |                            LevelGateway_115 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_23                             |                            LevelGateway_116 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_24                             |                            LevelGateway_117 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_25                             |                            LevelGateway_118 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_26                             |                            LevelGateway_119 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_27                             |                            LevelGateway_120 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_28                             |                            LevelGateway_121 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_29                             |                            LevelGateway_122 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_3                              |                            LevelGateway_123 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_30                             |                            LevelGateway_124 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_31                             |                            LevelGateway_125 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_32                             |                            LevelGateway_126 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_33                             |                            LevelGateway_127 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_34                             |                            LevelGateway_128 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_35                             |                            LevelGateway_129 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_36                             |                            LevelGateway_130 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_37                             |                            LevelGateway_131 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_38                             |                            LevelGateway_132 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_39                             |                            LevelGateway_133 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_4                              |                            LevelGateway_134 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_40                             |                            LevelGateway_135 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_41                             |                            LevelGateway_136 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_42                             |                            LevelGateway_137 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_43                             |                            LevelGateway_138 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_44                             |                            LevelGateway_139 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_45                             |                            LevelGateway_140 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_46                             |                            LevelGateway_141 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_47                             |                            LevelGateway_142 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_48                             |                            LevelGateway_143 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_49                             |                            LevelGateway_144 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_5                              |                            LevelGateway_145 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_50                             |                            LevelGateway_146 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_51                             |                            LevelGateway_147 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_6                              |                            LevelGateway_148 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_7                              |                            LevelGateway_149 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_8                              |                            LevelGateway_150 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         LevelGateway_9                              |                            LevelGateway_151 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         Queue                                       |                                     Queue_8 |        577 |        577 |       0 |    0 |   69 |      0 |      0 |          0 |
|       pwm_0_1                                       |                                       TLPWM |         85 |         85 |       0 |    0 |   85 |      0 |      0 |          0 |
|         intsource                                   |                 IntSyncCrossingSource_11_95 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|           AsyncResetRegVec_w4_i0                    |                   AsyncResetRegVec_w4_i0_96 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|             reg_0                                   |                            AsyncResetReg_97 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_1                                   |                            AsyncResetReg_98 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_2                                   |                            AsyncResetReg_99 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_3                                   |                           AsyncResetReg_100 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pwm                                         |                                    PWMTimer |         85 |         85 |       0 |    0 |   81 |      0 |      0 |          0 |
|       pwm_1_1                                       |                                     TLPWM_1 |        141 |        141 |       0 |    0 |  125 |      0 |      0 |          0 |
|         intsource                                   |                 IntSyncCrossingSource_11_88 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|           AsyncResetRegVec_w4_i0                    |                   AsyncResetRegVec_w4_i0_90 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|             reg_0                                   |                            AsyncResetReg_91 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_1                                   |                            AsyncResetReg_92 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_2                                   |                            AsyncResetReg_93 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_3                                   |                            AsyncResetReg_94 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pwm                                         |                               PWMTimer_1_89 |        141 |        141 |       0 |    0 |  121 |      0 |      0 |          0 |
|       pwm_2_1                                       |                                     TLPWM_2 |        141 |        141 |       0 |    0 |  125 |      0 |      0 |          0 |
|         intsource                                   |                    IntSyncCrossingSource_11 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|           AsyncResetRegVec_w4_i0                    |                      AsyncResetRegVec_w4_i0 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|             reg_0                                   |                            AsyncResetReg_84 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_1                                   |                            AsyncResetReg_85 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_2                                   |                            AsyncResetReg_86 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_3                                   |                            AsyncResetReg_87 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pwm                                         |                                  PWMTimer_1 |        141 |        141 |       0 |    0 |  121 |      0 |      0 |          0 |
|       qspi_0_1                                      |                                  TLSPIFlash |        339 |        327 |      12 |    0 |  262 |      0 |      0 |          0 |
|         (qspi_0_1)                                  |                                  TLSPIFlash |         22 |         22 |       0 |    0 |  152 |      0 |      0 |          0 |
|         arb                                         |                                  SPIArbiter |         22 |         22 |       0 |    0 |    2 |      0 |      0 |          0 |
|         fifo                                        |                                  SPIFIFO_76 |         39 |         27 |      12 |    0 |   17 |      0 |      0 |          0 |
|           (fifo)                                    |                                  SPIFIFO_76 |          3 |          3 |       0 |    0 |    3 |      0 |      0 |          0 |
|           rxq                                       |                                 Queue_14_82 |         18 |         12 |       6 |    0 |    7 |      0 |      0 |          0 |
|           txq                                       |                                 Queue_14_83 |         18 |         12 |       6 |    0 |    7 |      0 |      0 |          0 |
|         flash                                       |                                 SPIFlashMap |         69 |         69 |       0 |    0 |    7 |      0 |      0 |          0 |
|         intsource                                   |                  IntSyncCrossingSource_3_77 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           AsyncResetRegVec_w1_i0                    |                   AsyncResetRegVec_w1_i0_80 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_0                                   |                            AsyncResetReg_81 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mac                                         |                                 SPIMedia_78 |        188 |        188 |       0 |    0 |   83 |      0 |      0 |          0 |
|           (mac)                                     |                                 SPIMedia_78 |          3 |          3 |       0 |    0 |    7 |      0 |      0 |          0 |
|           phy                                       |                              SPIPhysical_79 |        185 |        185 |       0 |    0 |   76 |      0 |      0 |          0 |
|       rtc                                           |               SynchronizerShiftReg_w1_d3_12 |          2 |          1 |       0 |    1 |    1 |      0 |      0 |          0 |
|       sbus                                          |                                   SystemBus |       2251 |       2161 |      90 |    0 |  444 |      0 |      0 |          0 |
|         (sbus)                                      |                                   SystemBus |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         control_bus                                 |                                PeripheryBus |       2245 |       2155 |      90 |    0 |  444 |      0 |      0 |          0 |
|           atomics                                   |                            TLAtomicAutomata |        230 |        230 |       0 |    0 |  140 |      0 |      0 |          0 |
|           buffer                                    |                                    TLBuffer |        211 |        121 |      90 |    0 |    6 |      0 |      0 |          0 |
|             Queue                                   |                                    Queue_74 |        130 |         72 |      58 |    0 |    3 |      0 |      0 |          0 |
|             Queue_1                                 |                                  Queue_1_75 |         81 |         49 |      32 |    0 |    3 |      0 |      0 |          0 |
|           coupler_to_slave_named_MaskROM            |                          SimpleLazyModule_6 |        656 |        656 |       0 |    0 |   26 |      0 |      0 |          0 |
|             fragmenter                              |                              TLFragmenter_3 |        656 |        656 |       0 |    0 |   26 |      0 |      0 |          0 |
|               (fragmenter)                          |                              TLFragmenter_3 |          6 |          6 |       0 |    0 |   11 |      0 |      0 |          0 |
|               Repeater                              |                                  Repeater_3 |        650 |        650 |       0 |    0 |   15 |      0 |      0 |          0 |
|           coupler_to_slave_named_aon                |                          SimpleLazyModule_7 |         44 |         44 |       0 |    0 |  143 |      0 |      0 |          0 |
|             asource                                 |                       TLAsyncCrossingSource |         18 |         18 |       0 |    0 |  114 |      0 |      0 |          0 |
|               AsyncQueueSink                        |                              AsyncQueueSink |         15 |         15 |       0 |    0 |   53 |      0 |      0 |          0 |
|                 AsyncValidSync                      |                              AsyncValidSync |          1 |          1 |       0 |    0 |    4 |      0 |      0 |          0 |
|                   source_valid                      |     AsyncResetSynchronizerShiftReg_w1_d4_i0 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |          0 |
|                     sync_0                          |                   AsyncResetRegVec_w1_i0_66 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                       reg_0                         |                            AsyncResetReg_73 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     sync_1                          |                   AsyncResetRegVec_w1_i0_67 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                       reg_0                         |                            AsyncResetReg_72 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     sync_2                          |                   AsyncResetRegVec_w1_i0_68 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                       reg_0                         |                            AsyncResetReg_71 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     sync_3                          |                   AsyncResetRegVec_w1_i0_69 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                       reg_0                         |                            AsyncResetReg_70 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 AsyncValidSync_1                    |                            AsyncValidSync_1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sink_extend                       |     AsyncResetSynchronizerShiftReg_w1_d1_i0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     sync_0                          |                   AsyncResetRegVec_w1_i0_64 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                       reg_0                         |                            AsyncResetReg_65 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 AsyncValidSync_2                    |                            AsyncValidSync_2 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|                   sink_valid                        |  AsyncResetSynchronizerShiftReg_w1_d3_i0_57 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|                     sync_0                          |                   AsyncResetRegVec_w1_i0_58 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|                       reg_0                         |                            AsyncResetReg_63 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     sync_1                          |                   AsyncResetRegVec_w1_i0_59 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                       reg_0                         |                            AsyncResetReg_62 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     sync_2                          |                   AsyncResetRegVec_w1_i0_60 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                       reg_0                         |                            AsyncResetReg_61 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 deq_bits_reg                        |                 SynchronizerShiftReg_w48_d1 |         10 |         10 |       0 |    0 |   40 |      0 |      0 |          0 |
|                 ridx_bin                            |                   AsyncResetRegVec_w1_i0_46 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                            AsyncResetReg_56 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 valid_reg                           |                   AsyncResetRegVec_w1_i0_47 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                            AsyncResetReg_55 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 widx_gray                           |  AsyncResetSynchronizerShiftReg_w1_d3_i0_48 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|                   sync_0                            |                   AsyncResetRegVec_w1_i0_49 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                            AsyncResetReg_54 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_1                            |                   AsyncResetRegVec_w1_i0_50 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                            AsyncResetReg_53 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_2                            |                   AsyncResetRegVec_w1_i0_51 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                            AsyncResetReg_52 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               AsyncQueueSource                      |                            AsyncQueueSource |          4 |          4 |       0 |    0 |   61 |      0 |      0 |          0 |
|                 (AsyncQueueSource)                  |                            AsyncQueueSource |          1 |          1 |       0 |    0 |   56 |      0 |      0 |          0 |
|                 ready_reg                           |                   AsyncResetRegVec_w1_i0_36 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                            AsyncResetReg_45 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 ridx_gray                           |     AsyncResetSynchronizerShiftReg_w1_d3_i0 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|                   sync_0                            |                   AsyncResetRegVec_w1_i0_39 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                            AsyncResetReg_44 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_1                            |                   AsyncResetRegVec_w1_i0_40 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                            AsyncResetReg_43 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   sync_2                            |                   AsyncResetRegVec_w1_i0_41 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     reg_0                           |                            AsyncResetReg_42 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                 widx_bin                            |                   AsyncResetRegVec_w1_i0_37 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                   reg_0                             |                            AsyncResetReg_38 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             fragmenter                              |                              TLFragmenter_4 |         26 |         26 |       0 |    0 |   29 |      0 |      0 |          0 |
|               (fragmenter)                          |                              TLFragmenter_4 |          7 |          7 |       0 |    0 |   11 |      0 |      0 |          0 |
|               Repeater                              |                                  Repeater_4 |         19 |         19 |       0 |    0 |   18 |      0 |      0 |          0 |
|           coupler_to_slave_named_clint              |                          SimpleLazyModule_3 |        103 |        103 |       0 |    0 |   33 |      0 |      0 |          0 |
|             fragmenter                              |                              TLFragmenter_1 |        103 |        103 |       0 |    0 |   33 |      0 |      0 |          0 |
|               (fragmenter)                          |                              TLFragmenter_1 |          1 |          1 |       0 |    0 |   11 |      0 |      0 |          0 |
|               Repeater                              |                                  Repeater_1 |        102 |        102 |       0 |    0 |   22 |      0 |      0 |          0 |
|           coupler_to_slave_named_debug              |                          SimpleLazyModule_4 |        806 |        806 |       0 |    0 |   29 |      0 |      0 |          0 |
|             fragmenter                              |                              TLFragmenter_2 |        806 |        806 |       0 |    0 |   29 |      0 |      0 |          0 |
|               (fragmenter)                          |                              TLFragmenter_2 |          1 |          1 |       0 |    0 |   11 |      0 |      0 |          0 |
|               Repeater                              |                                  Repeater_2 |        805 |        805 |       0 |    0 |   18 |      0 |      0 |          0 |
|           coupler_to_slave_named_plic               |                          SimpleLazyModule_2 |         33 |         33 |       0 |    0 |   43 |      0 |      0 |          0 |
|             fragmenter                              |                                TLFragmenter |         33 |         33 |       0 |    0 |   43 |      0 |      0 |          0 |
|               (fragmenter)                          |                                TLFragmenter |          6 |          6 |       0 |    0 |   11 |      0 |      0 |          0 |
|               Repeater                              |                                 Repeater_35 |         27 |         27 |       0 |    0 |   32 |      0 |      0 |          0 |
|           out_xbar                                  |                                    TLXbar_2 |        166 |        166 |       0 |    0 |   24 |      0 |      0 |          0 |
|       spi_0_1                                       |                                       TLSPI |        211 |        199 |      12 |    0 |  197 |      0 |      0 |          0 |
|         (spi_0_1)                                   |                                       TLSPI |         12 |         12 |       0 |    0 |   89 |      0 |      0 |          0 |
|         fifo                                        |                                  SPIFIFO_29 |         38 |         26 |      12 |    0 |   17 |      0 |      0 |          0 |
|           (fifo)                                    |                                  SPIFIFO_29 |          6 |          6 |       0 |    0 |    3 |      0 |      0 |          0 |
|           rxq                                       |                                 Queue_14_33 |         15 |          9 |       6 |    0 |    7 |      0 |      0 |          0 |
|           txq                                       |                                 Queue_14_34 |         17 |         11 |       6 |    0 |    7 |      0 |      0 |          0 |
|         intsource                                   |                  IntSyncCrossingSource_3_30 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           AsyncResetRegVec_w1_i0                    |                   AsyncResetRegVec_w1_i0_31 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_0                                   |                            AsyncResetReg_32 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mac                                         |                                  SPIMedia_1 |        161 |        161 |       0 |    0 |   90 |      0 |      0 |          0 |
|           (mac)                                     |                                  SPIMedia_1 |          7 |          7 |       0 |    0 |   11 |      0 |      0 |          0 |
|           phy                                       |                               SPIPhysical_1 |        154 |        154 |       0 |    0 |   79 |      0 |      0 |          0 |
|       spi_1_1                                       |                                     TLSPI_1 |        199 |        187 |      12 |    0 |  191 |      0 |      0 |          0 |
|         (spi_1_1)                                   |                                     TLSPI_1 |         10 |         10 |       0 |    0 |   85 |      0 |      0 |          0 |
|         fifo                                        |                                     SPIFIFO |         34 |         22 |      12 |    0 |   17 |      0 |      0 |          0 |
|           (fifo)                                    |                                     SPIFIFO |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|           rxq                                       |                                 Queue_14_27 |         15 |          9 |       6 |    0 |    7 |      0 |      0 |          0 |
|           txq                                       |                                 Queue_14_28 |         19 |         13 |       6 |    0 |    7 |      0 |      0 |          0 |
|         intsource                                   |                  IntSyncCrossingSource_3_24 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           AsyncResetRegVec_w1_i0                    |                   AsyncResetRegVec_w1_i0_25 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_0                                   |                            AsyncResetReg_26 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mac                                         |                                    SPIMedia |        155 |        155 |       0 |    0 |   88 |      0 |      0 |          0 |
|           (mac)                                     |                                    SPIMedia |          1 |          1 |       0 |    0 |    7 |      0 |      0 |          0 |
|           phy                                       |                                 SPIPhysical |        155 |        155 |       0 |    0 |   81 |      0 |      0 |          0 |
|       tile                                          |                                  RocketTile |       6370 |       6135 |     234 |    1 | 4130 |      8 |      2 |          2 |
|         (tile)                                      |                                  RocketTile |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         buffer                                      |                                 TLBuffer_15 |        173 |         85 |      88 |    0 |    6 |      0 |      0 |          0 |
|           Queue                                     |                                       Queue |         92 |         34 |      58 |    0 |    3 |      0 |      0 |          0 |
|           Queue_1                                   |                                     Queue_1 |         81 |         51 |      30 |    0 |    3 |      0 |      0 |          0 |
|         buffer_1                                    |                                 TLBuffer_16 |        106 |         20 |      86 |    0 |    6 |      0 |      0 |          0 |
|           Queue                                     |                                    Queue_11 |         68 |         10 |      58 |    0 |    3 |      0 |      0 |          0 |
|           Queue_1                                   |                                    Queue_12 |         38 |         10 |      28 |    0 |    3 |      0 |      0 |          0 |
|         core                                        |                                      Rocket |       2558 |       2514 |      44 |    0 | 1351 |      0 |      0 |          2 |
|           (core)                                    |                                      Rocket |        650 |        606 |      44 |    0 |  465 |      0 |      0 |          0 |
|           csr                                       |                                     CSRFile |       1472 |       1472 |       0 |    0 |  707 |      0 |      0 |          0 |
|           div                                       |                                      MulDiv |        395 |        395 |       0 |    0 |  116 |      0 |      0 |          2 |
|           ibuf                                      |                                        IBuf |         43 |         43 |       0 |    0 |   63 |      0 |      0 |          0 |
|         dcache                                      |                                      DCache |        610 |        610 |       0 |    0 |  274 |      4 |      0 |          0 |
|           (dcache)                                  |                                      DCache |        462 |        462 |       0 |    0 |  274 |      0 |      0 |          0 |
|           data                                      |                             DCacheDataArray |         53 |         53 |       0 |    0 |    0 |      4 |      0 |          0 |
|           tlb                                       |                                         TLB |         96 |         96 |       0 |    0 |    0 |      0 |      0 |          0 |
|             pmp                                     |                               PMPChecker_23 |         96 |         96 |       0 |    0 |    0 |      0 |      0 |          0 |
|         dcacheArb                                   |                           HellaCacheArbiter |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|         dtim_adapter                                |                         ScratchpadSlavePort |         87 |         87 |       0 |    0 |  117 |      0 |      0 |          0 |
|         fragmenter                                  |                             TLFragmenter_16 |         38 |         38 |       0 |    0 |   31 |      0 |      0 |          0 |
|           (fragmenter)                              |                             TLFragmenter_16 |          7 |          7 |       0 |    0 |   11 |      0 |      0 |          0 |
|           Repeater                                  |                                    Repeater |         31 |         31 |       0 |    0 |   20 |      0 |      0 |          0 |
|         fragmenter_1                                |                             TLFragmenter_17 |         41 |         41 |       0 |    0 |   54 |      0 |      0 |          0 |
|           (fragmenter_1)                            |                             TLFragmenter_17 |          6 |          6 |       0 |    0 |   11 |      0 |      0 |          0 |
|           Repeater                                  |                                 Repeater_18 |         35 |         35 |       0 |    0 |   43 |      0 |      0 |          0 |
|         frontend                                    |                                    Frontend |       2924 |       2908 |      16 |    0 | 2267 |      4 |      2 |          0 |
|           (frontend)                                |                                    Frontend |        134 |        134 |       0 |    0 |  103 |      0 |      0 |          0 |
|           btb                                       |                                         BTB |       1085 |       1069 |      16 |    0 | 1370 |      0 |      0 |          0 |
|           fq                                        |                                  ShiftQueue |        348 |        348 |       0 |    0 |  405 |      0 |      0 |          0 |
|           icache                                    |                                      ICache |       1261 |       1261 |       0 |    0 |  389 |      4 |      2 |          0 |
|           tlb                                       |                                       TLB_1 |        101 |        101 |       0 |    0 |    0 |      0 |      0 |          0 |
|             pmp                                     |                                  PMPChecker |        101 |        101 |       0 |    0 |    0 |      0 |      0 |          0 |
|         intsink                                     |                         IntSyncCrossingSink |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|           SynchronizerShiftReg_w1_d3                |               SynchronizerShiftReg_w1_d3_22 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |          0 |
|         tlMasterXbar                                |                                    TLXbar_8 |         48 |         48 |       0 |    0 |   13 |      0 |      0 |          0 |
|         tlSlaveXbar                                 |                                    TLXbar_9 |         52 |         52 |       0 |    0 |    8 |      0 |      0 |          0 |
|       uart_0_1                                      |                                      TLUART |         98 |         86 |      12 |    0 |  110 |      0 |      0 |          0 |
|         (uart_0_1)                                  |                                      TLUART |          0 |          0 |       0 |    0 |   29 |      0 |      0 |          0 |
|         intsource                                   |                  IntSyncCrossingSource_3_15 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           AsyncResetRegVec_w1_i0                    |                   AsyncResetRegVec_w1_i0_20 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_0                                   |                            AsyncResetReg_21 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         rxm                                         |                                   UARTRx_16 |         35 |         35 |       0 |    0 |   36 |      0 |      0 |          0 |
|         rxq                                         |                                 Queue_14_17 |         19 |         13 |       6 |    0 |    7 |      0 |      0 |          0 |
|         txm                                         |                                   UARTTx_18 |         28 |         28 |       0 |    0 |   30 |      0 |      0 |          0 |
|         txq                                         |                                 Queue_14_19 |         16 |         10 |       6 |    0 |    7 |      0 |      0 |          0 |
|       uart_1_1                                      |                                    TLUART_1 |         98 |         86 |      12 |    0 |  110 |      0 |      0 |          0 |
|         (uart_1_1)                                  |                                    TLUART_1 |          0 |          0 |       0 |    0 |   29 |      0 |      0 |          0 |
|         intsource                                   |                  IntSyncCrossingSource_3_13 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           AsyncResetRegVec_w1_i0                    |                      AsyncResetRegVec_w1_i0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             reg_0                                   |                               AsyncResetReg |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         rxm                                         |                                      UARTRx |         35 |         35 |       0 |    0 |   36 |      0 |      0 |          0 |
|         rxq                                         |                                    Queue_14 |         19 |         13 |       6 |    0 |    7 |      0 |      0 |          0 |
|         txm                                         |                                      UARTTx |         28 |         28 |       0 |    0 |   30 |      0 |      0 |          0 |
|         txq                                         |                                 Queue_14_14 |         16 |         10 |       6 |    0 |    7 |      0 |      0 |          0 |
|   fpga_power_on                                     |                        PowerOnResetFPGAOnly |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|   ip_mmcm                                           |                                        mmcm |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|     inst                                            |                                mmcm_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   ip_reset_sys                                      |                                   reset_sys |         14 |         13 |       0 |    1 |   25 |      0 |      0 |          0 |
|     U0                                              |                              proc_sys_reset |         14 |         13 |       0 |    1 |   25 |      0 |      0 |          0 |
|       (U0)                                          |                              proc_sys_reset |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       EXT_LPF                                       |                                         lpf |          4 |          3 |       0 |    1 |    9 |      0 |      0 |          0 |
|         (EXT_LPF)                                   |                                         lpf |          2 |          1 |       0 |    1 |    5 |      0 |      0 |          0 |
|         ACTIVE_LOW_EXT.ACT_LO_EXT                   |                                    cdc_sync |          2 |          2 |       0 |    0 |    4 |      0 |      0 |          0 |
|       SEQ                                           |                                sequence_psr |         10 |         10 |       0 |    0 |   15 |      0 |      0 |          0 |
|         (SEQ)                                       |                                sequence_psr |          5 |          5 |       0 |    0 |    9 |      0 |      0 |          0 |
|         SEQ_COUNTER                                 |                                     upcnt_n |          5 |          5 |       0 |    0 |    6 |      0 |      0 |          0 |
+-----------------------------------------------------+---------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug 29 13:32:30 2023
| Host         : GF76 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_clock_utilization -file /home/albertojor/GitHub/Chisel/Tesis/freedom/builds/e300artydevkit/obj/report/utilization.txt -append
| Design       : E300ArtyDevKitFPGAChip
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Device Cell Placement Summary for Global Clock g1
9. Device Cell Placement Summary for Global Clock g2
10. Device Cell Placement Summary for Global Clock g3
11. Device Cell Placement Summary for Global Clock g4
12. Clock Region Cell Placement per Global Clock: Region X0Y1
13. Clock Region Cell Placement per Global Clock: Region X1Y1
14. Clock Region Cell Placement per Global Clock: Region X0Y2
15. Clock Region Cell Placement per Global Clock: Region X1Y2
16. Clock Region Cell Placement per Global Clock: Region X0Y3
17. Clock Region Cell Placement per Global Clock: Region X1Y3

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    5 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        96 |   0 |            0 |      0 |
| BUFIO    |    0 |        24 |   0 |            0 |      0 |
| BUFMR    |    0 |        12 |   0 |            0 |      0 |
| BUFR     |    0 |        24 |   0 |            0 |      0 |
| MMCM     |    1 |         6 |   0 |            0 |      0 |
| PLL      |    0 |         6 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-----------------+----------------------------+--------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock           | Driver Pin                 | Net                            |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-----------------+----------------------------+--------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 6 |        8807 |               0 |       30.782 | clk_out3_mmcm_1 | ip_mmcm/inst/clkout3_buf/O | ip_mmcm/inst/clk_out3          |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |                 3 |        1011 |               1 |              |                 | slow_clock_BUFG_inst/O     | slow_clock_BUFG                |
| g2        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |                 4 |         301 |               0 |      100.000 | JTCK            | IOBUF_6_O_BUFG_inst/O      | IOBUF_6_O_BUFG                 |
| g3        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y18 | n/a          |                 2 |          35 |               0 |      119.158 | clk_out1_mmcm_1 | ip_mmcm/inst/clkout1_buf/O | ip_mmcm/inst/clk_out1          |
| g4        | src4      | BUFG/O          | None       | BUFGCTRL_X0Y19 | n/a          |                 1 |           1 |               0 |       60.000 | clkfbout_mmcm_1 | ip_mmcm/inst/clkf_buf/O    | ip_mmcm/inst/clkfbout_buf_mmcm |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-----------------+----------------------------+--------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------+----------------------------+
| Source Id | Global Id | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                          | Net                        |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------+----------------------------+
| src0      | g0        | MMCME2_ADV/CLKOUT2  | None       | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              30.782 | Multiple     | ip_mmcm/inst/mmcm_adv_inst/CLKOUT2  | ip_mmcm/inst/clk_out3_mmcm |
| src1      | g1        | FDRE/Q              | None       | SLICE_X55Y96    | X1Y1         |           1 |               1 |                     |              | slow_clock_reg/Q                    | slow_clock                 |
| src2      | g2        | IBUF/O              | IOB_X1Y124 | IOB_X1Y124      | X1Y2         |           1 |               0 |             100.000 | JTCK         | IOBUF_6/IBUF/O                      | IOBUF_6/O                  |
| src3      | g3        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |             119.158 | Multiple     | ip_mmcm/inst/mmcm_adv_inst/CLKOUT0  | ip_mmcm/inst/clk_out1_mmcm |
| src4      | g4        | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              60.000 | Multiple     | ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT | ip_mmcm/inst/clkfbout_mmcm |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------+----------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                       | Net                                                                                      |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
| 0        | FDCE/Q          | None       | SLICE_X53Y165/CFF | X1Y3         |           1 |               3 |              |       | E300ArtyDevKitPlatform/sys/aon_1/aon/wdog/AsyncResetRegVec_w1_i0_4/reg_0/q_reg/Q | E300ArtyDevKitPlatform/sys/aon_1/aon/wdog/AsyncResetRegVec_w1_i0_4/reg_0/aon_io_wdog_rst |
| 1        | FDRE/Q          | None       | SLICE_X61Y162/CFF | X1Y3         |           1 |               2 |              |       | ip_reset_sys/U0/PR_OUT_DFF[0].FDRE_PER/Q                                         | ip_reset_sys/U0/peripheral_reset[0]                                                      |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2600 |    0 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1500 |    0 |   550 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    5 |    50 |  181 |  2000 |   40 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  494 |  1900 |  154 |   650 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1867 |  2000 |  369 |   600 |    0 |    20 |    0 |    10 |    2 |    20 |
| X1Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 2318 |  1900 |  886 |   650 |    1 |    60 |    8 |    30 |    0 |    40 |
| X0Y3              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 4161 |  2600 |  920 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    4 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |  855 |  1350 |  334 |   500 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  3 |  4 |
| Y2 |  3 |  3 |
| Y1 |  1 |  2 |
| Y0 |  0 |  0 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                   |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
| g0        | BUFG/O          | n/a               | Multiple |      30.782 | {0.000 15.391} |        8630 |        0 |              0 |        0 | ip_mmcm/inst/clk_out3 |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+-----------------------+
|    | X0    | X1    | HORIZONTAL PROG DELAY |
+----+-------+-------+-----------------------+
| Y3 |  3576 |   239 |                     0 |
| Y2 |  1856 |  2293 |                     0 |
| Y1 |   181 |   485 |                     0 |
| Y0 |     0 |     0 |                     - |
+----+-------+-------+-----------------------+


8. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net             |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
| g1        | BUFG/O          | n/a               |       |             |               |        1012 |        0 |              0 |        0 | slow_clock_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------+-----------------------+
|    | X0   | X1   | HORIZONTAL PROG DELAY |
+----+------+------+-----------------------+
| Y3 |  568 |  443 |                     0 |
| Y2 |    1 |    0 |                     0 |
| Y1 |    0 |    0 |                     - |
| Y0 |    0 |    0 |                     - |
+----+------+------+-----------------------+


9. Device Cell Placement Summary for Global Clock g2
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net            |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+----------------+
| g2        | BUFG/O          | n/a               | JTCK  |     100.000 | {0.000 50.000} |         301 |        0 |              0 |        0 | IOBUF_6_O_BUFG |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------+-----------------------+
|    | X0   | X1   | HORIZONTAL PROG DELAY |
+----+------+------+-----------------------+
| Y3 |  103 |  148 |                     0 |
| Y2 |   15 |   35 |                     0 |
| Y1 |    0 |    0 |                     - |
| Y0 |    0 |    0 |                     - |
+----+------+------+-----------------------+


10. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                   |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
| g3        | BUFG/O          | n/a               | Multiple |     119.158 | {0.000 59.579} |          35 |        0 |              0 |        0 | ip_mmcm/inst/clk_out1 |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+-----------------------+
|    | X0 | X1  | HORIZONTAL PROG DELAY |
+----+----+-----+-----------------------+
| Y3 |  0 |  26 |                     0 |
| Y2 |  0 |   0 |                     - |
| Y1 |  0 |   9 |                     0 |
| Y0 |  0 |   0 |                     - |
+----+----+-----+-----------------------+


11. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                            |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
| g4        | BUFG/O          | n/a               | Multiple |      60.000 | {0.000 30.000} |           0 |        0 |              1 |        0 | ip_mmcm/inst/clkfbout_buf_mmcm |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y3 |  0 |  0 |                     - |
| Y2 |  0 |  1 |                     0 |
| Y1 |  0 |  0 |                     - |
| Y0 |  0 |  0 |                     - |
+----+----+----+-----------------------+


12. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |         181 |               0 | 181 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |         485 |               0 | 485 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
| g3        | n/a   | BUFG/O          | None       |           9 |               0 |   9 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |        1856 |               0 | 1852 |           2 |    0 |   2 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
| g1        | n/a   | BUFG/O          | None       |           0 |               1 |    0 |           1 |    0 |   0 |  0 |    0 |   0 |       0 | slow_clock_BUFG       |
| g2        | n/a   | BUFG/O          | None       |          15 |               0 |   15 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | IOBUF_6_O_BUFG        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


15. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+--------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+--------------------------------+
| g0        | n/a   | BUFG/O          | None       |        2293 |               0 | 2283 |           0 |    9 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3          |
| g2        | n/a   | BUFG/O          | None       |          35 |               0 |   35 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | IOBUF_6_O_BUFG                 |
| g4        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | ip_mmcm/inst/clkfbout_buf_mmcm |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+--------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |        3576 |               0 | 3491 |          85 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
| g1        | n/a   | BUFG/O          | None       |         568 |               0 |  567 |           1 |    0 |   0 |  0 |    0 |   0 |       0 | slow_clock_BUFG       |
| g2        | n/a   | BUFG/O          | None       |         103 |               0 |  103 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | IOBUF_6_O_BUFG        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


17. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |         239 |               0 | 239 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
| g1        | n/a   | BUFG/O          | None       |         443 |               0 | 443 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | slow_clock_BUFG       |
| g2        | n/a   | BUFG/O          | None       |         148 |               0 | 148 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | IOBUF_6_O_BUFG        |
| g3        | n/a   | BUFG/O          | None       |          26 |               0 |  25 |           1 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells slow_clock_BUFG_inst]
set_property LOC BUFGCTRL_X0Y19 [get_cells ip_mmcm/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells ip_mmcm/inst/clkout3_buf]
set_property LOC BUFGCTRL_X0Y18 [get_cells ip_mmcm/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells IOBUF_6_O_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports CLK100MHZ]

# Clock net "slow_clock_BUFG" driven by instance "slow_clock_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_slow_clock_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_slow_clock_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="slow_clock_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_slow_clock_BUFG}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ip_mmcm/inst/clk_out3" driven by instance "ip_mmcm/inst/clkout3_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out3}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out3}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out3"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out3}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ip_mmcm/inst/clk_out1" driven by instance "ip_mmcm/inst/clkout1_buf" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out1}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "IOBUF_6_O_BUFG" driven by instance "IOBUF_6_O_BUFG_inst" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_IOBUF_6_O_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_IOBUF_6_O_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="IOBUF_6_O_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_IOBUF_6_O_BUFG}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug 29 13:32:30 2023
| Host         : GF76 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_ram_utilization -file /home/albertojor/GitHub/Chisel/Tesis/freedom/builds/e300artydevkit/obj/report/utilization.txt -append -detail
| Design       : E300ArtyDevKitFPGAChip
| Device       : xc7a100tcsg324-1
| Speed File   : -1
------------------------------------------------------------------------------------------------------------------------------------------------------------

RAM Usage Information

Table of Contents
-----------------
1. Summary
2. Memory Description
3. Memory Utilization - Inferred
4. Memory Performance - Inferred
5. Block Ram / URAM Memory Power - Inferred

1. Summary
----------

+--------------------------+------------+-----------+-------+-----------+
| Memory Type              | Total Used | Available | Util% | Inferred% |
+--------------------------+------------+-----------+-------+-----------+
| BlockRAM                 |          9 |       135 |  6.67 |    100.00 |
|  RAMB36E1                |          8 |           |       |    100.00 |
|  RAMB18E1                |          2 |           |       |    100.00 |
| LUTMs as Distributed RAM |        586 |     19000 |  3.08 |    100.00 |
|  LUTMs as RAM32X1D       |         54 |           |       |    100.00 |
|  LUTMs as RAM32M         |        516 |           |       |    100.00 |
|  LUTMs as RAM128X1D      |         16 |           |       |    100.00 |
+--------------------------+------------+-----------+-------+-----------+
*  Each RAMB18 is calculated as 0.5 BlockRAM
**  Tables 2, 3, 4 and 5 cover RAMs inferred by Vivado Synthesis using XPMs or RTL inference
***  XRAMs are not reported for detailed tables


2. Memory Description
---------------------

+------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+
| Memory Name                                                            | Array Size | Memory Type | Port 1 Dimension / Map | Port 2 Dimension / Map |
+------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0        |      65536 | RAM_SDP     | 2048x32                | 2048x32                |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_0 |      36864 |             |  A:A:2048x18           |  B:B:2048x18           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1 |      28672 |             |  A:A:2048x14           |  B:B:2048x14           |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1        |      65536 | RAM_SDP     | 2048x32                | 2048x32                |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0 |      36864 |             |  A:A:2048x18           |  B:B:2048x18           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1 |      28672 |             |  A:A:2048x14           |  B:B:2048x14           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0            |      32768 | RAM_SDP     | 4096x8                 | 4096x8                 |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg       |      32768 |             |  A:A:4096x8            |  B:B:4096x8            |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1            |      32768 | RAM_SDP     | 4096x8                 | 4096x8                 |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg       |      32768 |             |  A:A:4096x8            |  B:B:4096x8            |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2            |      32768 | RAM_SDP     | 4096x8                 | 4096x8                 |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg       |      32768 |             |  A:A:4096x8            |  B:B:4096x8            |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3            |      32768 | RAM_SDP     | 4096x8                 | 4096x8                 |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg       |      32768 |             |  A:A:4096x8            |  B:B:4096x8            |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0            |       2560 | RAM_SDP     | 512x20                 | 512x20                 |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg       |      10240 |             |  B:B:128x20            |  A:A:128x20            |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1            |       2560 | RAM_SDP     | 512x20                 | 512x20                 |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1_reg       |      10240 |             |  B:B:128x20            |  A:A:128x20            |
+------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+


3. Memory Utilization - Inferred
--------------------------------

+------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+
| Memory Name                                                            | Primitive | Available Bits | Used Bits | Bit Util% | A Depth | A Depth Avail | A Depth Util% | A Width | A Width Avail | A Width Util% | B Depth | B Depth Avail | B Depth Util% | B Width | B Width Avail | B Width Util% |
+------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0        |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_0 | RAMB36E1  |          36864 |     36864 |    100.00 |    2048 |          2048 |        100.00 |      18 |            18 |        100.00 |    2048 |          2048 |        100.00 |      18 |            18 |        100.00 |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1 | RAMB36E1  |          36864 |     28672 |     77.78 |    2048 |          2048 |        100.00 |      14 |            18 |         77.78 |    2048 |          2048 |        100.00 |      14 |            18 |         77.78 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1        |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0 | RAMB36E1  |          36864 |     36864 |    100.00 |    2048 |          2048 |        100.00 |      18 |            18 |        100.00 |    2048 |          2048 |        100.00 |      18 |            18 |        100.00 |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1 | RAMB36E1  |          36864 |     28672 |     77.78 |    2048 |          2048 |        100.00 |      14 |            18 |         77.78 |    2048 |          2048 |        100.00 |      14 |            18 |         77.78 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg       | RAMB36E1  |          36864 |     32768 |     88.89 |    4096 |          4096 |        100.00 |       8 |             9 |         88.89 |    4096 |          4096 |        100.00 |       8 |             9 |         88.89 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg       | RAMB36E1  |          36864 |     32768 |     88.89 |    4096 |          4096 |        100.00 |       8 |             9 |         88.89 |    4096 |          4096 |        100.00 |       8 |             9 |         88.89 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg       | RAMB36E1  |          36864 |     32768 |     88.89 |    4096 |          4096 |        100.00 |       8 |             9 |         88.89 |    4096 |          4096 |        100.00 |       8 |             9 |         88.89 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg       | RAMB36E1  |          36864 |     32768 |     88.89 |    4096 |          4096 |        100.00 |       8 |             9 |         88.89 |    4096 |          4096 |        100.00 |       8 |             9 |         88.89 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg       | RAMB18E1  |          18432 |      2560 |     13.89 |     128 |           512 |         25.00 |      20 |            36 |         55.56 |     128 |           512 |         25.00 |      20 |            36 |         55.56 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1_reg       | RAMB18E1  |          18432 |      2560 |     13.89 |     128 |           512 |         25.00 |      20 |            36 |         55.56 |     128 |           512 |         25.00 |      20 |            36 |         55.56 |
+------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+


4. Memory Performance - Inferred
--------------------------------

+------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| Memory Name                                                            | Primitive | Port 1 Dimension / Map | Port 2 Dimension / Map | Port A Type | Port A Requirement (ns) | Port B Type | Port B Requirement (ns) | A Cascade | IREG_A | OREG_A | DOA_REG | B Cascade | IREG_B | OREG_B | DOB_REG |
+------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0        |           | 2048x32                | 2048x32                |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_0 | RAMB36E1  |  A:A:2048x18           |  B:B:2048x18           |       Write |                    30.8 |        Read |                    30.8 |           |        |        |       0 |           |        |        |       1 |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1 | RAMB36E1  |  A:A:2048x14           |  B:B:2048x14           |       Write |                    30.8 |        Read |                    30.8 |           |        |        |       0 |           |        |        |       1 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1        |           | 2048x32                | 2048x32                |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0 | RAMB36E1  |  A:A:2048x18           |  B:B:2048x18           |       Write |                    30.8 |        Read |                    30.8 |           |        |        |       0 |           |        |        |       1 |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1 | RAMB36E1  |  A:A:2048x14           |  B:B:2048x14           |       Write |                    30.8 |        Read |                    30.8 |           |        |        |       0 |           |        |        |       1 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0            |           | 4096x8                 | 4096x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg       | RAMB36E1  |  A:A:4096x8            |  B:B:4096x8            |       Write |                    30.8 |        Read |                    30.8 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1            |           | 4096x8                 | 4096x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg       | RAMB36E1  |  A:A:4096x8            |  B:B:4096x8            |       Write |                    30.8 |        Read |                    30.8 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2            |           | 4096x8                 | 4096x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg       | RAMB36E1  |  A:A:4096x8            |  B:B:4096x8            |       Write |                    30.8 |        Read |                    30.8 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3            |           | 4096x8                 | 4096x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg       | RAMB36E1  |  A:A:4096x8            |  B:B:4096x8            |       Write |                    30.8 |        Read |                    30.8 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0            |           | 512x20                 | 512x20                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg       | RAMB18E1  |  B:B:128x20            |  A:A:128x20            |        Read |                    30.8 |       Write |                    30.8 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1            |           | 512x20                 | 512x20                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1_reg       | RAMB18E1  |  B:B:128x20            |  A:A:128x20            |        Read |                    30.8 |       Write |                    30.8 |           |        |        |       0 |           |        |        |       0 |
+------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+


5. Block Ram / URAM Memory Power - Inferred
-------------------------------------------

+------------------------------------------------------------------------+-----------+------------------------+------------------------+--------------------+---------------+-------------------+-----------+--------------------+---------------+-------------------+-----------+
| Memory Name                                                            | Primitive | Port 1 Dimension / Map | Port 2 Dimension / Map | Port A Power Gated | Port A Enable | Port A WRITE_MODE | A Cascade | Port B Power Gated | Port B Enable | Port B WRITE_MODE | B Cascade |
+------------------------------------------------------------------------+-----------+------------------------+------------------------+--------------------+---------------+-------------------+-----------+--------------------+---------------+-------------------+-----------+
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0        |           | 2048x32                | 2048x32                |                    |               |                   |           |                    |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_0 | RAMB36E1  |  A:A:2048x18           |  B:B:2048x18           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1 | RAMB36E1  |  A:A:2048x14           |  B:B:2048x14           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1        |           | 2048x32                | 2048x32                |                    |               |                   |           |                    |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0 | RAMB36E1  |  A:A:2048x18           |  B:B:2048x18           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1 | RAMB36E1  |  A:A:2048x14           |  B:B:2048x14           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0            |           | 4096x8                 | 4096x8                 |                    |               |                   |           |                    |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg       | RAMB36E1  |  A:A:4096x8            |  B:B:4096x8            |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1            |           | 4096x8                 | 4096x8                 |                    |               |                   |           |                    |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg       | RAMB36E1  |  A:A:4096x8            |  B:B:4096x8            |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2            |           | 4096x8                 | 4096x8                 |                    |               |                   |           |                    |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg       | RAMB36E1  |  A:A:4096x8            |  B:B:4096x8            |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3            |           | 4096x8                 | 4096x8                 |                    |               |                   |           |                    |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg       | RAMB36E1  |  A:A:4096x8            |  B:B:4096x8            |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0            |           | 512x20                 | 512x20                 |                    |               |                   |           |                    |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg       | RAMB18E1  |  B:B:128x20            |  A:A:128x20            |        ENBWREN=AUG |         POWER |        READ_FIRST |           |        ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1            |           | 512x20                 | 512x20                 |                    |               |                   |           |                    |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1_reg       | RAMB18E1  |  B:B:128x20            |  A:A:128x20            |        ENBWREN=AUG |         POWER |        READ_FIRST |           |        ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
+------------------------------------------------------------------------+-----------+------------------------+------------------------+--------------------+---------------+-------------------+-----------+--------------------+---------------+-------------------+-----------+


