* test multiple gates with same output node
INPUTS
GATES
X1 OUT1 GND GND
X2 OUT1 VDD VDD
OUTPUTS