<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='559' type='std::vector&lt;std::vector&lt;unsigned int&gt; &gt;'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='745' u='m' c='_ZNK4llvm14CodeGenRegBank30getNumRegClassPressureSetListsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='753' u='m' c='_ZNK4llvm14CodeGenRegBank19getRCPressureSetIDsEj'/>
<offset>7040</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='553'>// Map RegisterClass index to the index of the RegUnitSet that contains the
    // class&apos;s units and any inferred RegUnit supersets.
    //
    // NOTE: This could grow beyond the number of register classes when we map
    // register units to lists of unit sets. If the list of unit sets does not
    // already exist for a register class, we create a new entry in this vector.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1818' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1971' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1996' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2000' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2017' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2019' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2024' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2026' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2027' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
