
<html><head><title>Configuring Chip Assembly Routing Settings</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="parula" />
<meta name="CreateDate" content="2023-10-05" />
<meta name="CreateTime" content="1696517529" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the use model and procedures for the automated chip assembly routing technologies" />
<meta name="DocTitle" content="Virtuoso Automated Chip Assembly Routing Flow Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Configuring Chip Assembly Routing Settings" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="ChipAssemblyrouting" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-05" />
<meta name="ModifiedTime" content="1696517529" />
<meta name="NextFile" content="chipAssembly_tk_Checking_Routability_of_the_Placed_Layout.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Layout" />
<meta name="PrevFile" content="chipAssembly.html" />
<meta name="c_product" content="Virtuoso Layout Suite" />
<meta name="Product" content="Virtuoso Layout Suite" />
<meta name="ProductFamily" content="Virtuoso Layout Suite" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Automated Chip Assembly Routing Flow Guide -- Configuring Chip Assembly Routing Settings" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Standard Cell Routing,Routing Environment,Device Routing,Chip Routing,Automatic Device Placement and Routing" />
<meta name="prod_subfeature" content="Routing,Chip,Standard Cell" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="ChipAssemblyroutingIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="ChipAssemblyroutingTOC.html">Contents</a></li><li><a class="prev" href="chipAssembly.html" title="Chip Assembly Routing Configuration">Chip Assembly Routing Configur ...</a></li><li style="float: right;"><a class="viewPrint" href="ChipAssemblyrouting.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chipAssembly_tk_Checking_Routability_of_the_Placed_Layout.html" title="Checking Layout Routability in Chip Assembly">Checking Layout Routability in ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Automated Chip Assembly Routing Flow Guide<br />Product Version IC23.1, October 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:tk_Configuring_Router_Settings" title="Configuring Chip Assembly Routing Settings"></a><h2>
<a id="pgfId-1200035"></a><a id="41296"></a>Configuring Chip Assembly Routing Settings</h2>

<p>
<a id="pgfId-1209677"></a>Before running the chip assembly router, you need to specify the, you can specify the various routing options made available in the Routing assistant for chip assembly routing. To configure router settings:</p>
<ol><li>
<a id="pgfId-1200083"></a>Open the required design in Layout MXL.</li><li>
<a id="pgfId-1200084"></a>Choose <em>Window</em> &#8211; <em>Assistants</em> &#8211; <em>Routing</em>. <br />
<a id="pgfId-1211152"></a>Alternatively, right-click anywhere on the layout window menu bar and choose <em>Assistants</em> &#8211; <em>Routing</em>.<br />
<a id="pgfId-1229579"></a>The Routing Assistant appears.</li><li>
<a id="pgfId-1229626"></a>Select Chip Assembly from the Change routing type drop-down list.<br />
<a id="pgfId-1200550"></a><div class="webflare-div-image">
<img width="634" height="612" src="images/chipAssembly-2.gif" /></div></li><li>
<a id="pgfId-1200101"></a>In the <em>Setup</em> tab, Select <em>Protect existing routing </em>to protect any existing routing in the design.</li><li>
<a id="pgfId-1209367"></a>Select <em>Cut keepouts</em> to specify whether the blockages should be cut out for pin access. </li><li>
<a id="pgfId-1200102"></a>Select <em>Taper </em>to specify how the router should connect to pins, <em>Taper</em> <em>Up</em> and <em>Taper Down</em>. </li><li>
<a id="pgfId-1200338"></a>Specify how a via should fit on pins and how vias are stacked. The available options are: <em>Any fit</em>, <em>Overlap Pin</em>, <em>Via Within pin</em>, and <em>Centered</em>.</li><li>
<a id="pgfId-1200343"></a>Select <em>Offset vias</em> to allow offset vias to the wires. The vias can either be square or rectangular.</li><li>
<a id="pgfId-1200297"></a>Specify an option to align stacked vias at the center point. The available options are: <em>Do not use</em>, <em>Any Overlap</em>, and <em>Exact</em>. </li><li>
<a id="pgfId-1200532"></a>Select <em>Stack cuts</em> to stack vias allowing cut shapes to overlap or space via cuts according to the inter-layer cut clearance rule. This option is available only if the <em>Stack</em> option is set to <em>Any overlap</em>.</li><li>
<a id="pgfId-1200578"></a>Select <em>Cover obstructions</em> to consider the cover obstruction information in the design. This information is created by the Cover Obstruction Manager.</li><li>
<a id="pgfId-1203221"></a>Specify the pre-route and post-route command files to be run before and after running the router in the <em>Use pre-route command file</em> and <em>Use post-route command file</em> fields.</li><li>
<a id="pgfId-1200103"></a>Set the routing layer range using the <em>Bottom</em> and <em>Top</em> drop-down lists. </li><li>
<a id="pgfId-1209733"></a>Specify the minimum number of cuts in the <em>Min num cuts</em> field.</li><li>
<a id="pgfId-1203363"></a>Select <em>Enable track-based routing</em> to enable routing with track patterns.</li><li>
<a id="pgfId-1212762"></a>Change the layer direction, cost, minimum width, minimum spacing, maximum length, and maximum width of the routing layer in the <em>Layers</em> table. <br />
<a id="pgfId-1200858"></a>Once the router settings are configured, you can run the pre-routing check.</li></ol>























<h4><em>
<a id="pgfId-1203478"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1227787"></a><a href="introduction.html#17547">Chip Assembly Routing</a></p>
<p>
<a id="pgfId-1227791"></a><a href="RoutingAssistant_re_Routing_Assistant_User_Interface_for_Chip_Assembly_Routing_Flow.html#35828">Routing Assistant User Interface for Chip Assembly Routing Flow</a></p>
<p>
<a id="pgfId-1227799"></a><a href="chipAssembly_tk_Checking_Routability_of_the_Placed_Layout.html#12778">Checking Layout Routability in Chip Assembly</a></p>
<p>
<a id="pgfId-1227803"></a><a href="chipAssembly_tk_Routing_in_Automatic_Mode.html#18341">Routing in Automatic Mode</a></p>
<p>
<a id="pgfId-1227807"></a><a href="chipAssembly_tk_Generating_Shields.html#96202">Generating Shields</a></p>
<p>
<a id="pgfId-1227776"></a><a href="chipAssembly_tk_Viewing_and_Analyzing_Routing_Results.html#65070">Viewing and Analyzing Chip Assembly Routing Results</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chipAssembly.html" id="prev" title="Chip Assembly Routing Configuration">Chip Assembly Routing Configur ...</a></em></b><b><em><a href="chipAssembly_tk_Checking_Routability_of_the_Placed_Layout.html" id="nex" title="Checking Layout Routability in Chip Assembly">Checking Layout Routability in ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>