

================================================================
== Vitis HLS Report for 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'
================================================================
* Date:           Fri Jun  7 14:53:01 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        img_inter
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.649 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76802|    76802|  0.768 ms|  0.768 ms|  76802|  76802|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |    76800|    76800|         2|          1|          1|  76800|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      399|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|      114|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      114|      507|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln44_1_fu_204_p2     |         +|   0|  0|  24|          17|          15|
    |add_ln44_2_fu_183_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln44_fu_361_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln45_1_fu_258_p2     |         +|   0|  0|  24|          17|           6|
    |add_ln45_2_fu_311_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln45_fu_385_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln46_fu_305_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln47_1_fu_431_p2     |         +|   0|  0|  17|          62|          62|
    |add_ln47_2_fu_459_p2     |         +|   0|  0|  17|          17|          17|
    |add_ln47_fu_422_p2       |         +|   0|  0|  17|          62|          62|
    |add_ln48_fu_299_p2       |         +|   0|  0|  24|          17|           1|
    |sub_ln47_fu_453_p2       |         -|   0|  0|  17|          17|          17|
    |and_ln44_fu_244_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_177_p2      |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln45_fu_210_p2      |      icmp|   0|  0|  13|          16|          15|
    |icmp_ln46_fu_238_p2      |      icmp|   0|  0|  10|           6|           6|
    |or_ln45_fu_272_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln44_1_fu_367_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln44_2_fu_224_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln44_3_fu_374_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln44_4_fu_250_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln44_fu_216_p3    |    select|   0|  0|  17|           1|          17|
    |select_ln45_1_fu_278_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln45_2_fu_391_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln45_3_fu_286_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln45_4_fu_317_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln45_fu_264_p3    |    select|   0|  0|  17|           1|          17|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_232_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 399|         313|         329|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_84                  |   9|          2|   10|         20|
    |idx_1_fu_88              |   9|          2|   17|         34|
    |idx_fu_80                |   9|          2|   17|         34|
    |indvar_flatten23_fu_92   |   9|          2|   16|         32|
    |indvar_flatten39_fu_104  |   9|          2|   17|         34|
    |indvars_iv547_fu_100     |   9|          2|   17|         34|
    |j_fu_76                  |   9|          2|    6|         12|
    |k_fu_96                  |   9|          2|    2|          4|
    |y_WEN_A                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24|  109|        218|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln44_reg_550         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_84                  |  10|   0|   10|          0|
    |icmp_ln45_reg_544        |   1|   0|    1|          0|
    |idx_1_fu_88              |  17|   0|   17|          0|
    |idx_fu_80                |  17|   0|   17|          0|
    |indvar_flatten23_fu_92   |  16|   0|   16|          0|
    |indvar_flatten39_fu_104  |  17|   0|   17|          0|
    |indvars_iv547_fu_100     |  17|   0|   17|          0|
    |j_fu_76                  |   6|   0|    6|          0|
    |k_fu_96                  |   2|   0|    2|          0|
    |select_ln45_1_reg_555    |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 114|   0|  114|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                    Source Object                                   |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|y_Addr_A         |  out|   32|        bram|                                                                                   y|         array|
|y_EN_A           |  out|    1|        bram|                                                                                   y|         array|
|y_WEN_A          |  out|    4|        bram|                                                                                   y|         array|
|y_Din_A          |  out|   32|        bram|                                                                                   y|         array|
|y_Dout_A         |   in|   32|        bram|                                                                                   y|         array|
|tmpy_V_address0  |  out|   17|   ap_memory|                                                                              tmpy_V|         array|
|tmpy_V_ce0       |  out|    1|   ap_memory|                                                                              tmpy_V|         array|
|tmpy_V_q0        |   in|   12|   ap_memory|                                                                              tmpy_V|         array|
+-----------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 6 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx_1 = alloca i32 1"   --->   Operation 8 'alloca' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten23 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvars_iv547 = alloca i32 1"   --->   Operation 11 'alloca' 'indvars_iv547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten39 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %y, void @empty_10, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten39"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %indvars_iv547"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten23"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %idx_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %idx"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten39_load = load i17 %indvar_flatten39" [../src/tomatrix.cpp:44]   --->   Operation 23 'load' 'indvar_flatten39_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.94ns)   --->   "%icmp_ln44 = icmp_eq  i17 %indvar_flatten39_load, i17 76800" [../src/tomatrix.cpp:44]   --->   Operation 25 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.12ns)   --->   "%add_ln44_2 = add i17 %indvar_flatten39_load, i17 1" [../src/tomatrix.cpp:44]   --->   Operation 26 'add' 'add_ln44_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split5, void %_Z9tomatrixIP6ap_intILi23EEPA40_A3_S_ILi24EE.exit.exitStub" [../src/tomatrix.cpp:44]   --->   Operation 27 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [../src/tomatrix.cpp:46]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%idx_load = load i17 %idx" [../src/tomatrix.cpp:44]   --->   Operation 29 'load' 'idx_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%idx_1_load = load i17 %idx_1" [../src/tomatrix.cpp:44]   --->   Operation 30 'load' 'idx_1_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten23_load = load i16 %indvar_flatten23" [../src/tomatrix.cpp:45]   --->   Operation 31 'load' 'indvar_flatten23_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvars_iv547_load = load i17 %indvars_iv547" [../src/tomatrix.cpp:44]   --->   Operation 32 'load' 'indvars_iv547_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.12ns)   --->   "%add_ln44_1 = add i17 %indvars_iv547_load, i17 25600" [../src/tomatrix.cpp:44]   --->   Operation 33 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.95ns)   --->   "%icmp_ln45 = icmp_eq  i16 %indvar_flatten23_load, i16 25600" [../src/tomatrix.cpp:45]   --->   Operation 34 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.32ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i17 %add_ln44_1, i17 %idx_1_load" [../src/tomatrix.cpp:44]   --->   Operation 35 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%select_ln44_2 = select i1 %icmp_ln45, i17 %add_ln44_1, i17 %idx_load" [../src/tomatrix.cpp:44]   --->   Operation 36 'select' 'select_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln44 = xor i1 %icmp_ln45, i1 1" [../src/tomatrix.cpp:44]   --->   Operation 37 'xor' 'xor_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.71ns)   --->   "%icmp_ln46 = icmp_eq  i6 %j_load, i6 40" [../src/tomatrix.cpp:46]   --->   Operation 38 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %icmp_ln46, i1 %xor_ln44" [../src/tomatrix.cpp:44]   --->   Operation 39 'and' 'and_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.32ns)   --->   "%select_ln44_4 = select i1 %icmp_ln45, i17 %add_ln44_1, i17 %indvars_iv547_load" [../src/tomatrix.cpp:44]   --->   Operation 40 'select' 'select_ln44_4' <Predicate = (!icmp_ln44)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.12ns)   --->   "%add_ln45_1 = add i17 %select_ln44, i17 40" [../src/tomatrix.cpp:45]   --->   Operation 41 'add' 'add_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %and_ln44, i17 %add_ln45_1, i17 %select_ln44_2" [../src/tomatrix.cpp:45]   --->   Operation 42 'select' 'select_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_1)   --->   "%or_ln45 = or i1 %and_ln44, i1 %icmp_ln45" [../src/tomatrix.cpp:45]   --->   Operation 43 'or' 'or_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln45_1 = select i1 %or_ln45, i6 0, i6 %j_load" [../src/tomatrix.cpp:45]   --->   Operation 44 'select' 'select_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.32ns)   --->   "%select_ln45_3 = select i1 %and_ln44, i17 %add_ln45_1, i17 %select_ln44" [../src/tomatrix.cpp:45]   --->   Operation 45 'select' 'select_ln45_3' <Predicate = (!icmp_ln44)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%idx_5_cast = zext i17 %select_ln45" [../src/tomatrix.cpp:45]   --->   Operation 46 'zext' 'idx_5_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmpy_V_addr = getelementptr i12 %tmpy_V, i64 0, i64 %idx_5_cast"   --->   Operation 47 'getelementptr' 'tmpy_V_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.29ns)   --->   "%tmpy_V_load = load i17 %tmpy_V_addr"   --->   Operation 48 'load' 'tmpy_V_load' <Predicate = (!icmp_ln44)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 76800> <RAM>
ST_2 : Operation 49 [1/1] (1.12ns)   --->   "%add_ln48 = add i17 %select_ln45, i17 1" [../src/tomatrix.cpp:48]   --->   Operation 49 'add' 'add_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.84ns)   --->   "%add_ln46 = add i6 %select_ln45_1, i6 1" [../src/tomatrix.cpp:46]   --->   Operation 50 'add' 'add_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.12ns)   --->   "%add_ln45_2 = add i16 %indvar_flatten23_load, i16 1" [../src/tomatrix.cpp:45]   --->   Operation 51 'add' 'add_ln45_2' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.29ns)   --->   "%select_ln45_4 = select i1 %icmp_ln45, i16 1, i16 %add_ln45_2" [../src/tomatrix.cpp:45]   --->   Operation 52 'select' 'select_ln45_4' <Predicate = (!icmp_ln44)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln44 = store i17 %add_ln44_2, i17 %indvar_flatten39" [../src/tomatrix.cpp:44]   --->   Operation 53 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln44 = store i17 %select_ln44_4, i17 %indvars_iv547" [../src/tomatrix.cpp:44]   --->   Operation 54 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln45 = store i16 %select_ln45_4, i16 %indvar_flatten23" [../src/tomatrix.cpp:45]   --->   Operation 55 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln45 = store i17 %select_ln45_3, i17 %idx_1" [../src/tomatrix.cpp:45]   --->   Operation 56 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln48 = store i17 %add_ln48, i17 %idx" [../src/tomatrix.cpp:48]   --->   Operation 57 'store' 'store_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln46 = store i6 %add_ln46, i6 %j" [../src/tomatrix.cpp:46]   --->   Operation 58 'store' 'store_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [../src/tomatrix.cpp:44]   --->   Operation 59 'load' 'i_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%k_load = load i2 %k" [../src/tomatrix.cpp:44]   --->   Operation 60 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.62ns)   --->   "%add_ln44 = add i2 %k_load, i2 1" [../src/tomatrix.cpp:44]   --->   Operation 61 'add' 'add_ln44' <Predicate = (icmp_ln45)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.37ns)   --->   "%select_ln44_1 = select i1 %icmp_ln45, i10 0, i10 %i_load" [../src/tomatrix.cpp:44]   --->   Operation 64 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.34ns)   --->   "%select_ln44_3 = select i1 %icmp_ln45, i2 %add_ln44, i2 %k_load" [../src/tomatrix.cpp:44]   --->   Operation 65 'select' 'select_ln44_3' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i2 %select_ln44_3" [../src/tomatrix.cpp:45]   --->   Operation 66 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.93ns)   --->   "%add_ln45 = add i10 %select_ln44_1, i10 1" [../src/tomatrix.cpp:45]   --->   Operation 68 'add' 'add_ln45' <Predicate = (and_ln44)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_2_VITIS_LOOP_46_3_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.37ns)   --->   "%select_ln45_2 = select i1 %and_ln44, i10 %add_ln45, i10 %select_ln44_1" [../src/tomatrix.cpp:45]   --->   Operation 70 'select' 'select_ln45_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %select_ln45_2, i5 0" [../src/tomatrix.cpp:47]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i15 %tmp" [../src/tomatrix.cpp:47]   --->   Operation 72 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %select_ln45_2, i3 0" [../src/tomatrix.cpp:47]   --->   Operation 73 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i13 %tmp_1" [../src/tomatrix.cpp:47]   --->   Operation 74 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47 = add i62 %zext_ln47, i62 %zext_ln47_1" [../src/tomatrix.cpp:47]   --->   Operation 75 'add' 'add_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i6 %select_ln45_1" [../src/tomatrix.cpp:47]   --->   Operation 77 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln47_1 = add i62 %add_ln47, i62 %zext_ln47_2" [../src/tomatrix.cpp:47]   --->   Operation 78 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i62 %add_ln47_1" [../src/tomatrix.cpp:47]   --->   Operation 79 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i62 %add_ln47_1" [../src/tomatrix.cpp:47]   --->   Operation 80 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %trunc_ln47_1, i2 0" [../src/tomatrix.cpp:47]   --->   Operation 81 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln47 = sub i17 %p_shl4_cast, i17 %trunc_ln47" [../src/tomatrix.cpp:47]   --->   Operation 82 'sub' 'sub_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln47_2 = add i17 %sub_ln47, i17 %zext_ln45" [../src/tomatrix.cpp:47]   --->   Operation 83 'add' 'add_ln47_2' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i17 %add_ln47_2" [../src/tomatrix.cpp:47]   --->   Operation 84 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i24 %y, i64 0, i64 %zext_ln47_3" [../src/tomatrix.cpp:47]   --->   Operation 85 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/tomatrix.cpp:43]   --->   Operation 86 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (1.29ns)   --->   "%tmpy_V_load = load i17 %tmpy_V_addr"   --->   Operation 87 'load' 'tmpy_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 76800> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i12 %tmpy_V_load"   --->   Operation 88 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.29ns)   --->   "%store_ln47 = store i24 %sext_ln70, i17 %y_addr" [../src/tomatrix.cpp:47]   --->   Operation 89 'store' 'store_ln47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 76800> <RAM>
ST_3 : Operation 90 [1/1] (0.46ns)   --->   "%store_ln44 = store i2 %select_ln44_3, i2 %k" [../src/tomatrix.cpp:44]   --->   Operation 90 'store' 'store_ln44' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 91 [1/1] (0.46ns)   --->   "%store_ln45 = store i10 %select_ln45_2, i10 %i" [../src/tomatrix.cpp:45]   --->   Operation 91 'store' 'store_ln45' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ tmpy_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0110]
idx                   (alloca           ) [ 0110]
i                     (alloca           ) [ 0111]
idx_1                 (alloca           ) [ 0110]
indvar_flatten23      (alloca           ) [ 0110]
k                     (alloca           ) [ 0111]
indvars_iv547         (alloca           ) [ 0110]
indvar_flatten39      (alloca           ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten39_load (load             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
icmp_ln44             (icmp             ) [ 0110]
add_ln44_2            (add              ) [ 0000]
br_ln44               (br               ) [ 0000]
j_load                (load             ) [ 0000]
idx_load              (load             ) [ 0000]
idx_1_load            (load             ) [ 0000]
indvar_flatten23_load (load             ) [ 0000]
indvars_iv547_load    (load             ) [ 0000]
add_ln44_1            (add              ) [ 0000]
icmp_ln45             (icmp             ) [ 0101]
select_ln44           (select           ) [ 0000]
select_ln44_2         (select           ) [ 0000]
xor_ln44              (xor              ) [ 0000]
icmp_ln46             (icmp             ) [ 0000]
and_ln44              (and              ) [ 0101]
select_ln44_4         (select           ) [ 0000]
add_ln45_1            (add              ) [ 0000]
select_ln45           (select           ) [ 0000]
or_ln45               (or               ) [ 0000]
select_ln45_1         (select           ) [ 0101]
select_ln45_3         (select           ) [ 0000]
idx_5_cast            (zext             ) [ 0000]
tmpy_V_addr           (getelementptr    ) [ 0101]
add_ln48              (add              ) [ 0000]
add_ln46              (add              ) [ 0000]
add_ln45_2            (add              ) [ 0000]
select_ln45_4         (select           ) [ 0000]
store_ln44            (store            ) [ 0000]
store_ln44            (store            ) [ 0000]
store_ln45            (store            ) [ 0000]
store_ln45            (store            ) [ 0000]
store_ln48            (store            ) [ 0000]
store_ln46            (store            ) [ 0000]
i_load                (load             ) [ 0000]
k_load                (load             ) [ 0000]
add_ln44              (add              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
empty                 (speclooptripcount) [ 0000]
select_ln44_1         (select           ) [ 0000]
select_ln44_3         (select           ) [ 0000]
zext_ln45             (zext             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
add_ln45              (add              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
select_ln45_2         (select           ) [ 0000]
tmp                   (bitconcatenate   ) [ 0000]
zext_ln47             (zext             ) [ 0000]
tmp_1                 (bitconcatenate   ) [ 0000]
zext_ln47_1           (zext             ) [ 0000]
add_ln47              (add              ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
zext_ln47_2           (zext             ) [ 0000]
add_ln47_1            (add              ) [ 0000]
trunc_ln47            (trunc            ) [ 0000]
trunc_ln47_1          (trunc            ) [ 0000]
p_shl4_cast           (bitconcatenate   ) [ 0000]
sub_ln47              (sub              ) [ 0000]
add_ln47_2            (add              ) [ 0000]
zext_ln47_3           (zext             ) [ 0000]
y_addr                (getelementptr    ) [ 0000]
specloopname_ln43     (specloopname     ) [ 0000]
tmpy_V_load           (load             ) [ 0000]
sext_ln70             (sext             ) [ 0000]
store_ln47            (store            ) [ 0000]
store_ln44            (store            ) [ 0000]
store_ln45            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmpy_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmpy_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_45_2_VITIS_LOOP_46_3_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="j_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="idx_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="idx_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten23_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten23/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="k_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvars_iv547_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv547/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten39_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten39/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmpy_V_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="17" slack="0"/>
<pin id="112" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpy_V_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="17" slack="0"/>
<pin id="117" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmpy_V_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="y_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="24" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="17" slack="0"/>
<pin id="125" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln47_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="17" slack="0"/>
<pin id="130" dir="0" index="1" bw="24" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="17" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="17" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="17" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="10" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="17" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="6" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_flatten39_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="17" slack="1"/>
<pin id="176" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten39_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln44_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="17" slack="0"/>
<pin id="179" dir="0" index="1" bw="17" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln44_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="17" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="1"/>
<pin id="191" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="idx_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="17" slack="1"/>
<pin id="194" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="idx_1_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="17" slack="1"/>
<pin id="197" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_1_load/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten23_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="1"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten23_load/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="indvars_iv547_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="17" slack="1"/>
<pin id="203" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv547_load/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln44_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="17" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln45_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln44_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="17" slack="0"/>
<pin id="219" dir="0" index="2" bw="17" slack="0"/>
<pin id="220" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln44_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="17" slack="0"/>
<pin id="227" dir="0" index="2" bw="17" slack="0"/>
<pin id="228" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xor_ln44_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln46_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="and_ln44_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln44_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="17" slack="0"/>
<pin id="253" dir="0" index="2" bw="17" slack="0"/>
<pin id="254" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_4/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln45_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="17" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln45_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="17" slack="0"/>
<pin id="267" dir="0" index="2" bw="17" slack="0"/>
<pin id="268" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln45_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln45_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln45_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="17" slack="0"/>
<pin id="289" dir="0" index="2" bw="17" slack="0"/>
<pin id="290" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_3/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="idx_5_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="17" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_5_cast/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln48_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="17" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln46_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln45_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_2/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="select_ln45_4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="16" slack="0"/>
<pin id="320" dir="0" index="2" bw="16" slack="0"/>
<pin id="321" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_4/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln44_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="17" slack="0"/>
<pin id="327" dir="0" index="1" bw="17" slack="1"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln44_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="17" slack="0"/>
<pin id="332" dir="0" index="1" bw="17" slack="1"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln45_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="16" slack="1"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln45_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="17" slack="0"/>
<pin id="342" dir="0" index="1" bw="17" slack="1"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln48_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="17" slack="0"/>
<pin id="347" dir="0" index="1" bw="17" slack="1"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln46_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="0"/>
<pin id="352" dir="0" index="1" bw="6" slack="1"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="i_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="2"/>
<pin id="357" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="k_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="2"/>
<pin id="360" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln44_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln44_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="10" slack="0"/>
<pin id="370" dir="0" index="2" bw="10" slack="0"/>
<pin id="371" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln44_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="2" slack="0"/>
<pin id="377" dir="0" index="2" bw="2" slack="0"/>
<pin id="378" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_3/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln45_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln45_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln45_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="10" slack="0"/>
<pin id="394" dir="0" index="2" bw="10" slack="0"/>
<pin id="395" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_2/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="15" slack="0"/>
<pin id="400" dir="0" index="1" bw="10" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln47_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="15" slack="0"/>
<pin id="408" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="13" slack="0"/>
<pin id="412" dir="0" index="1" bw="10" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln47_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="0"/>
<pin id="420" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln47_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="15" slack="0"/>
<pin id="424" dir="0" index="1" bw="13" slack="0"/>
<pin id="425" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln47_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="1"/>
<pin id="430" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln47_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="0" index="1" bw="6" slack="0"/>
<pin id="434" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln47_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="17" slack="0"/>
<pin id="439" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln47_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="17" slack="0"/>
<pin id="443" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47_1/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_shl4_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="17" slack="0"/>
<pin id="447" dir="0" index="1" bw="15" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sub_ln47_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="17" slack="0"/>
<pin id="455" dir="0" index="1" bw="17" slack="0"/>
<pin id="456" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln47_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="17" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="0"/>
<pin id="462" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_2/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln47_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="17" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_3/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sext_ln70_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="0"/>
<pin id="472" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln44_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="2"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln45_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="0" index="1" bw="10" slack="2"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/3 "/>
</bind>
</comp>

<comp id="485" class="1005" name="j_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="492" class="1005" name="idx_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="17" slack="0"/>
<pin id="494" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="499" class="1005" name="i_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="0"/>
<pin id="501" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="506" class="1005" name="idx_1_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="17" slack="0"/>
<pin id="508" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="indvar_flatten23_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="0"/>
<pin id="515" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten23 "/>
</bind>
</comp>

<comp id="520" class="1005" name="k_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="527" class="1005" name="indvars_iv547_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="17" slack="0"/>
<pin id="529" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv547 "/>
</bind>
</comp>

<comp id="534" class="1005" name="indvar_flatten39_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="17" slack="0"/>
<pin id="536" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten39 "/>
</bind>
</comp>

<comp id="544" class="1005" name="icmp_ln45_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="550" class="1005" name="and_ln44_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln44 "/>
</bind>
</comp>

<comp id="555" class="1005" name="select_ln45_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="1"/>
<pin id="557" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmpy_V_addr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="17" slack="1"/>
<pin id="562" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmpy_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="198" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="204" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="195" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="210" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="204" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="192" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="210" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="189" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="232" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="210" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="204" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="201" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="216" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="244" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="224" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="244" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="210" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="189" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="244" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="258" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="216" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="264" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="303"><net_src comp="264" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="278" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="46" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="198" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="48" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="210" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="48" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="311" pin="2"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="183" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="250" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="317" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="286" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="299" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="305" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="22" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="355" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="361" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="358" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="384"><net_src comp="374" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="367" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="367" pin="3"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="64" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="391" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="391" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="70" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="406" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="435"><net_src comp="422" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="431" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="72" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="18" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="437" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="381" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="473"><net_src comp="115" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="479"><net_src comp="374" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="391" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="76" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="495"><net_src comp="80" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="502"><net_src comp="84" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="509"><net_src comp="88" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="516"><net_src comp="92" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="523"><net_src comp="96" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="530"><net_src comp="100" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="537"><net_src comp="104" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="540"><net_src comp="534" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="547"><net_src comp="210" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="553"><net_src comp="244" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="558"><net_src comp="278" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="563"><net_src comp="108" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="115" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {3 }
 - Input state : 
	Port: img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 : y | {}
	Port: img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 : tmpy_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln44 : 1
		add_ln44_2 : 1
		br_ln44 : 2
		add_ln44_1 : 1
		icmp_ln45 : 1
		select_ln44 : 2
		select_ln44_2 : 2
		xor_ln44 : 2
		icmp_ln46 : 1
		and_ln44 : 2
		select_ln44_4 : 2
		add_ln45_1 : 3
		select_ln45 : 4
		or_ln45 : 2
		select_ln45_1 : 2
		select_ln45_3 : 4
		idx_5_cast : 5
		tmpy_V_addr : 6
		tmpy_V_load : 7
		add_ln48 : 5
		add_ln46 : 3
		add_ln45_2 : 1
		select_ln45_4 : 2
		store_ln44 : 2
		store_ln44 : 3
		store_ln45 : 3
		store_ln45 : 5
		store_ln48 : 6
		store_ln46 : 4
	State 3
		add_ln44 : 1
		select_ln44_1 : 1
		select_ln44_3 : 2
		zext_ln45 : 3
		add_ln45 : 2
		select_ln45_2 : 3
		tmp : 4
		zext_ln47 : 5
		tmp_1 : 4
		zext_ln47_1 : 5
		add_ln47 : 6
		add_ln47_1 : 7
		trunc_ln47 : 8
		trunc_ln47_1 : 8
		p_shl4_cast : 9
		sub_ln47 : 10
		add_ln47_2 : 11
		zext_ln47_3 : 12
		y_addr : 13
		sext_ln70 : 1
		store_ln47 : 14
		store_ln44 : 3
		store_ln45 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln44_2_fu_183  |    0    |    24   |
|          |   add_ln44_1_fu_204  |    0    |    24   |
|          |   add_ln45_1_fu_258  |    0    |    24   |
|          |    add_ln48_fu_299   |    0    |    24   |
|          |    add_ln46_fu_305   |    0    |    13   |
|    add   |   add_ln45_2_fu_311  |    0    |    23   |
|          |    add_ln44_fu_361   |    0    |    9    |
|          |    add_ln45_fu_385   |    0    |    17   |
|          |    add_ln47_fu_422   |    0    |    17   |
|          |   add_ln47_1_fu_431  |    0    |    17   |
|          |   add_ln47_2_fu_459  |    0    |    17   |
|----------|----------------------|---------|---------|
|          |  select_ln44_fu_216  |    0    |    17   |
|          | select_ln44_2_fu_224 |    0    |    17   |
|          | select_ln44_4_fu_250 |    0    |    17   |
|          |  select_ln45_fu_264  |    0    |    17   |
|  select  | select_ln45_1_fu_278 |    0    |    6    |
|          | select_ln45_3_fu_286 |    0    |    17   |
|          | select_ln45_4_fu_317 |    0    |    16   |
|          | select_ln44_1_fu_367 |    0    |    10   |
|          | select_ln44_3_fu_374 |    0    |    2    |
|          | select_ln45_2_fu_391 |    0    |    10   |
|----------|----------------------|---------|---------|
|          |   icmp_ln44_fu_177   |    0    |    13   |
|   icmp   |   icmp_ln45_fu_210   |    0    |    13   |
|          |   icmp_ln46_fu_238   |    0    |    10   |
|----------|----------------------|---------|---------|
|    sub   |    sub_ln47_fu_453   |    0    |    17   |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln44_fu_232   |    0    |    2    |
|----------|----------------------|---------|---------|
|    and   |    and_ln44_fu_244   |    0    |    2    |
|----------|----------------------|---------|---------|
|    or    |    or_ln45_fu_272    |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   idx_5_cast_fu_294  |    0    |    0    |
|          |   zext_ln45_fu_381   |    0    |    0    |
|   zext   |   zext_ln47_fu_406   |    0    |    0    |
|          |  zext_ln47_1_fu_418  |    0    |    0    |
|          |  zext_ln47_2_fu_428  |    0    |    0    |
|          |  zext_ln47_3_fu_465  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_398      |    0    |    0    |
|bitconcatenate|     tmp_1_fu_410     |    0    |    0    |
|          |  p_shl4_cast_fu_445  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln47_fu_437  |    0    |    0    |
|          |  trunc_ln47_1_fu_441 |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln70_fu_470   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   397   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln44_reg_550    |    1   |
|        i_reg_499       |   10   |
|    icmp_ln45_reg_544   |    1   |
|      idx_1_reg_506     |   17   |
|       idx_reg_492      |   17   |
|indvar_flatten23_reg_513|   16   |
|indvar_flatten39_reg_534|   17   |
|  indvars_iv547_reg_527 |   17   |
|        j_reg_485       |    6   |
|        k_reg_520       |    2   |
|  select_ln45_1_reg_555 |    6   |
|   tmpy_V_addr_reg_560  |   17   |
+------------------------+--------+
|          Total         |   127  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   34   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   397  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   127  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   127  |   406  |
+-----------+--------+--------+--------+
