***************************************************************************************
*                      PROJECT ARCHIVE SUMMARY REPORT
*
*                      (archive_project_summary.txt)
*
*  PLEASE READ THIS REPORT TO GET THE DETAILED INFORMATION ABOUT THE PROJECT DATA THAT
*  WAS ARCHIVED FOR THE CURRENT PROJECT
*
* The report is divided into following five sections:-
*
* Section (1) - PROJECT INFORMATION
*  This section provides the details of the current project that was archived
*
* Section (2) - INCLUDED/EXCLUDED RUNS
*  This section summarizes the list of design runs for which the results were included
*  or excluded from the archive
*
* Section (3) - ARCHIVED SOURCES
*  This section summarizes the list of files that were added to the archive
*
* Section (3.1) - INCLUDE FILES
*  This section summarizes the list of 'include' files that were added to the archive
*
* Section (3.1.1) - INCLUDE_DIRS SETTINGS
*  This section summarizes the 'verilog include directory' path settings, if any
*
* Section (3.2) - REMOTE SOURCES
*  This section summarizes the list of referenced 'remote' files that were 'imported'
*  into the archived project
*
* Section (3.3) - SOURCES SUMMARY
*  This section summarizes the list of all the files present in the archive
*
* Section (3.4) - REMOTE IP DEFINITIONS
*  This section summarizes the list of all the remote IP's present in the archive
*
* Section (4) - JOURNAL/LOG FILES
*  This section summarizes the list of journal/log files that were added to the archive
*
* Section (5) - CONFIGURATION SETTINGS/FILES
*  This section summarizes the configuration settings/files that were added to the archive
*
***************************************************************************************

Section (1) - PROJECT INFORMATION
---------------------------------
Name      = SobelPTDemoReady
Directory = D:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady

WARNING: Please verify the compiled library directory path for the following property in the
         current project. The path may point to an invalid location after opening this project.
         This could happen if the project was unarchived in a location where this path is not
         accessible. To resolve this issue, please set this property with the desired path
         before launching simulation:-

Property = compxlib.xsim_compiled_library_dir
Path     = 

Section (2) - INCLUDED RUNS
---------------------------
The run results were included for the following runs in the archived project:-

<synth_1>
<design_1_hdmi_interface_0_0_synth_1>
<design_1_process_mod_0_0_synth_1>
<impl_1>

Section (3) - ARCHIVED SOURCES
------------------------------
The following sub-sections describes the list of sources that were archived for the current project:-

Section (3.1) - INCLUDE FILES
-----------------------------
List of referenced 'RTL Include' files that were 'imported' into the archived project:-

None

Section (3.1.1) - INCLUDE_DIRS SETTINGS
---------------------------------------
List of the "INCLUDE_DIRS" fileset property settings that may or may not be applicable in the archived
project, since most the 'RTL Include' files referenced in the original project were 'imported' into the
archived project.

<sources_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

<sim_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

Section (3.2) - REMOTE SOURCES
------------------------------
List of referenced 'remote' design files that were 'imported' into the archived project:-

<design_1_hdmi_interface_0_0>
None

<design_1_process_mod_0_0>
None

<constrs_1>
None

<sim_1>
None

<sources_1>
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_local_params.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_params.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_init.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_apis.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_unused_ports.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_gp.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_acp.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_hp.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncBase.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/EEPROM_8b.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/TWI_SlaveCtl.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/GlitchFilter.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsync.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/DVI_Constants.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsyncReset.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/PhaseAlign.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/InputSERDES.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/ChannelBond.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/ResyncToBUFG.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Decoder.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Clocking.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/dvi2rgb.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/ClockGen.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsync.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsyncReset.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/DVI_Constants.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/OutputSERDES.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/TMDS_Encoder.vhd
d:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_/SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/rgb2dvi.vhd

<utils_1>
None

Section (3.3) - SOURCES SUMMARY
-------------------------------
List of all the source files present in the archived project:-

<sources_1>
./SobelPTDemoReady.srcs/sources_1/imports/sources/data_buffer.v
./SobelPTDemoReady.srcs/sources_1/imports/srcs20190817/data_interface.v
./SobelPTDemoReady.srcs/sources_1/imports/sources_1/imports/srcs20190817/data_interface_out.v
./SobelPTDemoReady.srcs/sources_1/imports/sources/fifo_double_1.v
./SobelPTDemoReady.srcs/sources_1/imports/sources/fifo_line_1.v
./SobelPTDemoReady.srcs/sources_1/imports/sources/grey2rgb.v
./SobelPTDemoReady.srcs/sources_1/imports/sources/rgb2grey.v
./SobelPTDemoReady.srcs/sources_1/imports/sources/sobel_calc.v
./SobelPTDemoReady.srcs/sources_1/imports/sources/sobel_data_modulate.v
./SobelPTDemoReady.srcs/sources_1/imports/sources/sobel_kernel.v
./SobelPTDemoReady.srcs/sources_1/imports/sources/sobel_mod.v
./SobelPTDemoReady.srcs/sources_1/new/process_mod.v
./SobelPTDemoReady.srcs/sources_1/imports/Desktop/hdmi_interface.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/design_1.bd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_local_params.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_params.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_init.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_apis.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_unused_ports.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_gp.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_acp.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_hp.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/design_1_processing_system7_0_0.hwdef
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.c
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.h
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.c
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.h
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.tcl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.html
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xml
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0.xci
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncBase.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/EEPROM_8b.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/TWI_SlaveCtl.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/GlitchFilter.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsync.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/DVI_Constants.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsyncReset.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/PhaseAlign.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/InputSERDES.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/ChannelBond.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/ResyncToBUFG.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Decoder.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Clocking.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/dgl_1080p_cea.data
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/dgl_1280_1024_cea.data
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/dgl_720p_cea.data
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/80ae/src/dvi2rgb.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/sim/design_1_dvi2rgb_0_0.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0.dcp
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_sim_netlist.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_sim_netlist.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_stub.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_stub.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_timing_workaround.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/dvi2rgb.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/dvi2rgb_ooc.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/synth/design_1_dvi2rgb_0_0.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/ila_refclk.xci
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/sim/ila_refclk.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/ltlib_v1_0_0_ver.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/ltlib_v1_0_0_lib_fn.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/ltlib_v1_0_vl_rfs.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbs_v1_0_2_i2x.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbs_v1_0_2_in.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/xsdbs_v1_0_vl_rfs.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_i2x.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_in.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_icn.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_bs.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_id_map.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/xsdbm_v3_0_vl_rfs.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/ila_v6_2_9_ila_ver.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/ila_v6_2_syn_rfs.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/ila_v6_2_9_ila_in.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/ila_v6_2_9_ila_param.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/ila_v6_2_9_ila_lparam.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog/ila_v6_2_9_ila_lib_fn.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/ila_refclk_ooc.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/synth/ila_refclk.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/ila_refclk.xml
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/ila_pixclk.xci
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/sim/ila_pixclk.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ltlib_v1_0_0_ver.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ltlib_v1_0_0_lib_fn.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/ltlib_v1_0_vl_rfs.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbs_v1_0_2_i2x.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbs_v1_0_2_in.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/xsdbs_v1_0_vl_rfs.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_i2x.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_in.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_icn.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_id_map.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/xsdbm_v3_0_vl_rfs.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ila_v6_2_9_ila_ver.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/ila_v6_2_syn_rfs.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ila_v6_2_9_ila_in.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ila_v6_2_9_ila_param.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ila_v6_2_9_ila_lparam.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ila_v6_2_9_ila_lib_fn.vh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/ila_pixclk_ooc.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/synth/ila_pixclk.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/ila_pixclk.xml
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0.xml
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_sim_netlist.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_sim_netlist.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_stub.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_stub.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_ooc.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xml
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200_0/design_1_proc_sys_reset_200_0.xci
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200_0/design_1_proc_sys_reset_200_0_board.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200_0/sim/design_1_proc_sys_reset_200_0.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200_0/design_1_proc_sys_reset_200_0.dcp
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200_0/design_1_proc_sys_reset_200_0_sim_netlist.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200_0/design_1_proc_sys_reset_200_0_sim_netlist.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200_0/design_1_proc_sys_reset_200_0_stub.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200_0/design_1_proc_sys_reset_200_0_stub.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200_0/design_1_proc_sys_reset_200_0.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200_0/synth/design_1_proc_sys_reset_200_0.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200_0/design_1_proc_sys_reset_200_0_ooc.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200_0/design_1_proc_sys_reset_200_0.xml
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_stub.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_stub.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xml
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.xci
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/ClockGen.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsync.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsyncReset.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/DVI_Constants.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/OutputSERDES.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/TMDS_Encoder.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ipshared/20df/src/rgb2dvi.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/sim/design_1_rgb2dvi_0_0.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.dcp
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_sim_netlist.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_sim_netlist.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_stub.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_stub.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_ooc.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/synth/design_1_rgb2dvi_0_0.vhd
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.xml
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0.xci
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/sim/design_1_process_mod_0_0.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0.dcp
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0_stub.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0_stub.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0_sim_netlist.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0_sim_netlist.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/synth/design_1_process_mod_0_0.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0.xml
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0.xci
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/sim/design_1_hdmi_interface_0_0.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0.dcp
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0_stub.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0_stub.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0_sim_netlist.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0_sim_netlist.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/synth/design_1_hdmi_interface_0_0.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0.xml
./SobelPTDemoReady.srcs/sources_1/bd/design_1/synth/design_1.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/sim/design_1.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/design_1_ooc.xdc
./SobelPTDemoReady.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
./SobelPTDemoReady.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/synth/design_1.hwdef
./SobelPTDemoReady.srcs/sources_1/bd/design_1/sim/design_1.protoinst
./SobelPTDemoReady.srcs/sources_1/imports/hdl/design_1_wrapper.v

<constrs_1>
./SobelPTDemoReady.srcs/constrs_1/imports/new/pynqv3.xdc

<sim_1>
./SobelPTDemoReady.srcs/sim_1/new/process_mod_tb.v
./SobelPTDemoReady.srcs/sim_1/imports/20180818development4/interface_test_mod_tb_behav1.wcfg

<utils_1>
None

<design_1_hdmi_interface_0_0>
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0.xci
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/sim/design_1_hdmi_interface_0_0.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0.dcp
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0_stub.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0_stub.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0_sim_netlist.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0_sim_netlist.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/synth/design_1_hdmi_interface_0_0.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0.xml

<design_1_process_mod_0_0>
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0.xci
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/sim/design_1_process_mod_0_0.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0.dcp
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0_stub.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0_stub.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0_sim_netlist.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0_sim_netlist.vhdl
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/synth/design_1_process_mod_0_0.v
./SobelPTDemoReady.srcs/sources_1/bd/design_1/ip/design_1_process_mod_0_0/design_1_process_mod_0_0.xml

Section (3.4) - REMOTE IP DEFINITIONS
-------------------------------------
List of all the remote IP's present in the archived project:-

<sources_1>
./SobelPTDemoReady.ipdefs/digilentRepo_0/ip/dvi2rgb
./SobelPTDemoReady.ipdefs/digilentRepo_0/if/tmds_v1_0
./SobelPTDemoReady.ipdefs/digilentRepo_0/ip/rgb2dvi

<design_1_hdmi_interface_0_0>
None

<design_1_process_mod_0_0>
None

None

Section (4) - JOURNAL/LOG FILES
-------------------------------
List of Journal/Log files that were added to the archived project:-

Source File = D:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/vivado.jou
Archived Location = ./SobelPTDemoReady/vivado.jou

Source File = D:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/vivado.log
Archived Location = ./SobelPTDemoReady/vivado.log

Section (5) - CONFIGURATION SETTINGS/FILES
------------------------------------------
List of configuration settings/files that were added to the archived project:-


