#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2256_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2256_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2255_.in[4] (.names)                             0.264     1.761
$abc$36592$new_n2255_.out[0] (.names)                            0.261     2.022
$abc$36592$new_n2254_.in[1] (.names)                             0.100     2.122
$abc$36592$new_n2254_.out[0] (.names)                            0.261     2.383
$abc$36592$new_n2294_.in[3] (.names)                             0.477     2.861
$abc$36592$new_n2294_.out[0] (.names)                            0.261     3.122
$abc$36592$new_n2291_.in[0] (.names)                             0.338     3.460
$abc$36592$new_n2291_.out[0] (.names)                            0.261     3.721
n3118.in[2] (.names)                                             0.100     3.821
n3118.out[0] (.names)                                            0.261     4.082
us20.d[4].D[0] (.latch)                                          0.000     4.082
data arrival time                                                          4.082

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        0.543     0.543
clock uncertainty                                                0.000     0.543
cell setup time                                                 -0.066     0.477
data required time                                                         0.477
--------------------------------------------------------------------------------
data required time                                                         0.477
data arrival time                                                         -4.082
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.605


#Path 2
Startpoint: us21.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[7].clk[0] (.latch)                                        0.473     0.473
us21.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.597
$abc$36592$new_n2443_.in[3] (.names)                             0.357     0.954
$abc$36592$new_n2443_.out[0] (.names)                            0.261     1.215
$abc$36592$new_n2442_.in[4] (.names)                             0.341     1.557
$abc$36592$new_n2442_.out[0] (.names)                            0.261     1.818
$abc$36592$new_n2441_.in[1] (.names)                             0.100     1.918
$abc$36592$new_n2441_.out[0] (.names)                            0.261     2.179
$abc$36592$new_n2477_.in[3] (.names)                             0.407     2.586
$abc$36592$new_n2477_.out[0] (.names)                            0.261     2.847
$abc$36592$new_n2476_.in[0] (.names)                             0.337     3.184
$abc$36592$new_n2476_.out[0] (.names)                            0.261     3.445
n3238.in[2] (.names)                                             0.265     3.709
n3238.out[0] (.names)                                            0.261     3.970
us23.d[4].D[0] (.latch)                                          0.000     3.970
data arrival time                                                          3.970

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[4].clk[0] (.latch)                                        0.472     0.472
clock uncertainty                                                0.000     0.472
cell setup time                                                 -0.066     0.406
data required time                                                         0.406
--------------------------------------------------------------------------------
data required time                                                         0.406
data arrival time                                                         -3.970
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.564


#Path 3
Startpoint: us31.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[0].clk[0] (.latch)                                        0.618     0.618
us31.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.742
$abc$36592$new_n1883_.in[4] (.names)                             1.123     1.866
$abc$36592$new_n1883_.out[0] (.names)                            0.261     2.127
$abc$36592$new_n1882_.in[1] (.names)                             0.100     2.227
$abc$36592$new_n1882_.out[0] (.names)                            0.261     2.488
$abc$36592$new_n1921_.in[0] (.names)                             0.334     2.821
$abc$36592$new_n1921_.out[0] (.names)                            0.261     3.082
$abc$36592$new_n1918_.in[2] (.names)                             0.330     3.412
$abc$36592$new_n1918_.out[0] (.names)                            0.261     3.673
n2878.in[2] (.names)                                             0.100     3.773
n2878.out[0] (.names)                                            0.261     4.034
us02.d[4].D[0] (.latch)                                          0.000     4.034
data arrival time                                                          4.034

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[4].clk[0] (.latch)                                        0.545     0.545
clock uncertainty                                                0.000     0.545
cell setup time                                                 -0.066     0.479
data required time                                                         0.479
--------------------------------------------------------------------------------
data required time                                                         0.479
data arrival time                                                         -4.034
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.556


#Path 4
Startpoint: us31.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[0].clk[0] (.latch)                                        0.618     0.618
us31.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.742
$abc$36592$new_n1883_.in[4] (.names)                             1.123     1.866
$abc$36592$new_n1883_.out[0] (.names)                            0.261     2.127
$abc$36592$new_n1882_.in[1] (.names)                             0.100     2.227
$abc$36592$new_n1882_.out[0] (.names)                            0.261     2.488
$abc$36592$new_n1942_.in[0] (.names)                             0.405     2.893
$abc$36592$new_n1942_.out[0] (.names)                            0.261     3.154
$abc$36592$new_n1938_.in[0] (.names)                             0.100     3.254
$abc$36592$new_n1938_.out[0] (.names)                            0.261     3.515
n2893.in[3] (.names)                                             0.265     3.779
n2893.out[0] (.names)                                            0.261     4.040
us02.d[7].D[0] (.latch)                                          0.000     4.040
data arrival time                                                          4.040

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[7].clk[0] (.latch)                                        0.615     0.615
clock uncertainty                                                0.000     0.615
cell setup time                                                 -0.066     0.549
data required time                                                         0.549
--------------------------------------------------------------------------------
data required time                                                         0.549
data arrival time                                                         -4.040
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.491


#Path 5
Startpoint: us31.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[0].clk[0] (.latch)                                        0.618     0.618
us31.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.742
$abc$36592$new_n1883_.in[4] (.names)                             1.123     1.866
$abc$36592$new_n1883_.out[0] (.names)                            0.261     2.127
$abc$36592$new_n1882_.in[1] (.names)                             0.100     2.227
$abc$36592$new_n1882_.out[0] (.names)                            0.261     2.488
$abc$36592$new_n1887_.in[1] (.names)                             0.406     2.893
$abc$36592$new_n1887_.out[0] (.names)                            0.261     3.154
$abc$36592$new_n1867_.in[0] (.names)                             0.100     3.254
$abc$36592$new_n1867_.out[0] (.names)                            0.261     3.515
n2858.in[2] (.names)                                             0.100     3.615
n2858.out[0] (.names)                                            0.261     3.876
us02.d[0].D[0] (.latch)                                          0.000     3.876
data arrival time                                                          3.876

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        0.551     0.551
clock uncertainty                                                0.000     0.551
cell setup time                                                 -0.066     0.485
data required time                                                         0.485
--------------------------------------------------------------------------------
data required time                                                         0.485
data arrival time                                                         -3.876
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.391


#Path 6
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2016_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2016_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2015_.in[4] (.names)                             0.339     1.836
$abc$36592$new_n2015_.out[0] (.names)                            0.261     2.097
$abc$36592$new_n2014_.in[1] (.names)                             0.100     2.197
$abc$36592$new_n2014_.out[0] (.names)                            0.261     2.458
$abc$36592$new_n2046_.in[3] (.names)                             0.327     2.785
$abc$36592$new_n2046_.out[0] (.names)                            0.261     3.046
n2953.in[0] (.names)                                             0.404     3.450
n2953.out[0] (.names)                                            0.261     3.711
us10.d[3].D[0] (.latch)                                          0.000     3.711
data arrival time                                                          3.711

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[3].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.711
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 7
Startpoint: us21.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us03.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        0.477     0.477
us21.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1953_.in[0] (.names)                             0.287     0.889
$abc$36592$new_n1953_.out[0] (.names)                            0.261     1.150
$abc$36592$new_n1952_.in[1] (.names)                             0.100     1.250
$abc$36592$new_n1952_.out[0] (.names)                            0.261     1.511
$abc$36592$new_n1951_.in[3] (.names)                             0.264     1.775
$abc$36592$new_n1951_.out[0] (.names)                            0.261     2.036
$abc$36592$new_n1991_.in[2] (.names)                             0.333     2.369
$abc$36592$new_n1991_.out[0] (.names)                            0.261     2.630
$abc$36592$new_n1990_.in[0] (.names)                             0.265     2.895
$abc$36592$new_n1990_.out[0] (.names)                            0.261     3.156
n2918.in[2] (.names)                                             0.267     3.424
n2918.out[0] (.names)                                            0.261     3.685
us03.d[4].D[0] (.latch)                                          0.000     3.685
data arrival time                                                          3.685

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[4].clk[0] (.latch)                                        0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -3.685
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.345


#Path 8
Startpoint: u0.w[2][28].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[2][28].clk[0] (.latch)                                      0.543     0.543
u0.w[2][28].Q[0] (.latch) [clock-to-output]                      0.124     0.667
$abc$36592$new_n1257_.in[1] (.names)                             0.434     1.101
$abc$36592$new_n1257_.out[0] (.names)                            0.261     1.362
n1038.in[2] (.names)                                             0.405     1.767
n1038.out[0] (.names)                                            0.261     2.028
$abc$36592$new_n1299_.in[3] (.names)                             0.476     2.504
$abc$36592$new_n1299_.out[0] (.names)                            0.261     2.765
$abc$36592$new_n1298_.in[1] (.names)                             0.265     3.030
$abc$36592$new_n1298_.out[0] (.names)                            0.261     3.291
n803.in[2] (.names)                                              0.266     3.557
n803.out[0] (.names)                                             0.261     3.818
u0.subword[5].D[0] (.latch)                                      0.000     3.818
data arrival time                                                          3.818

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[5].clk[0] (.latch)                                    0.545     0.545
clock uncertainty                                                0.000     0.545
cell setup time                                                 -0.066     0.479
data required time                                                         0.479
--------------------------------------------------------------------------------
data required time                                                         0.479
data arrival time                                                         -3.818
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.339


#Path 9
Startpoint: us31.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[0].clk[0] (.latch)                                        0.618     0.618
us31.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.742
$abc$36592$new_n1883_.in[4] (.names)                             1.123     1.866
$abc$36592$new_n1883_.out[0] (.names)                            0.261     2.127
$abc$36592$new_n1882_.in[1] (.names)                             0.100     2.227
$abc$36592$new_n1882_.out[0] (.names)                            0.261     2.488
$abc$36592$new_n1928_.in[2] (.names)                             0.330     2.818
$abc$36592$new_n1928_.out[0] (.names)                            0.261     3.079
$abc$36592$new_n1925_.in[0] (.names)                             0.100     3.179
$abc$36592$new_n1925_.out[0] (.names)                            0.261     3.440
n2883.in[3] (.names)                                             0.100     3.540
n2883.out[0] (.names)                                            0.261     3.801
us02.d[5].D[0] (.latch)                                          0.000     3.801
data arrival time                                                          3.801

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[5].clk[0] (.latch)                                        0.539     0.539
clock uncertainty                                                0.000     0.539
cell setup time                                                 -0.066     0.473
data required time                                                         0.473
--------------------------------------------------------------------------------
data required time                                                         0.473
data arrival time                                                         -3.801
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.328


#Path 10
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2016_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2016_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2015_.in[4] (.names)                             0.339     1.836
$abc$36592$new_n2015_.out[0] (.names)                            0.261     2.097
$abc$36592$new_n2014_.in[1] (.names)                             0.100     2.197
$abc$36592$new_n2014_.out[0] (.names)                            0.261     2.458
$abc$36592$new_n2065_.in[3] (.names)                             0.333     2.791
$abc$36592$new_n2065_.out[0] (.names)                            0.261     3.052
n2973.in[0] (.names)                                             0.341     3.394
n2973.out[0] (.names)                                            0.261     3.655
us10.d[7].D[0] (.latch)                                          0.000     3.655
data arrival time                                                          3.655

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[7].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.655
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.323


#Path 11
Startpoint: us31.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[0].clk[0] (.latch)                                        0.618     0.618
us31.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.742
$abc$36592$new_n1883_.in[4] (.names)                             1.123     1.866
$abc$36592$new_n1883_.out[0] (.names)                            0.261     2.127
$abc$36592$new_n1882_.in[1] (.names)                             0.100     2.227
$abc$36592$new_n1882_.out[0] (.names)                            0.261     2.488
$abc$36592$new_n1900_.in[4] (.names)                             0.330     2.818
$abc$36592$new_n1900_.out[0] (.names)                            0.261     3.079
$abc$36592$new_n1897_.in[0] (.names)                             0.100     3.179
$abc$36592$new_n1897_.out[0] (.names)                            0.261     3.440
n2863.in[3] (.names)                                             0.100     3.540
n2863.out[0] (.names)                                            0.261     3.801
us02.d[1].D[0] (.latch)                                          0.000     3.801
data arrival time                                                          3.801

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[1].clk[0] (.latch)                                        0.547     0.547
clock uncertainty                                                0.000     0.547
cell setup time                                                 -0.066     0.481
data required time                                                         0.481
--------------------------------------------------------------------------------
data required time                                                         0.481
data arrival time                                                         -3.801
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.320


#Path 12
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2016_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2016_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2015_.in[4] (.names)                             0.339     1.836
$abc$36592$new_n2015_.out[0] (.names)                            0.261     2.097
$abc$36592$new_n2014_.in[1] (.names)                             0.100     2.197
$abc$36592$new_n2014_.out[0] (.names)                            0.261     2.458
$abc$36592$new_n2059_.in[3] (.names)                             0.333     2.791
$abc$36592$new_n2059_.out[0] (.names)                            0.261     3.052
n2968.in[1] (.names)                                             0.338     3.391
n2968.out[0] (.names)                                            0.261     3.652
us10.d[6].D[0] (.latch)                                          0.000     3.652
data arrival time                                                          3.652

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[6].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.652
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.320


#Path 13
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2016_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2016_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2015_.in[4] (.names)                             0.339     1.836
$abc$36592$new_n2015_.out[0] (.names)                            0.261     2.097
$abc$36592$new_n2014_.in[1] (.names)                             0.100     2.197
$abc$36592$new_n2014_.out[0] (.names)                            0.261     2.458
$abc$36592$new_n2037_.in[3] (.names)                             0.327     2.785
$abc$36592$new_n2037_.out[0] (.names)                            0.261     3.046
n2943.in[0] (.names)                                             0.336     3.383
n2943.out[0] (.names)                                            0.261     3.644
us10.d[1].D[0] (.latch)                                          0.000     3.644
data arrival time                                                          3.644

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[1].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.644
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.311


#Path 14
Startpoint: us22.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        0.464     0.464
us22.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.588
$abc$36592$new_n2021_.in[2] (.names)                             0.431     1.019
$abc$36592$new_n2021_.out[0] (.names)                            0.261     1.280
$abc$36592$new_n2020_.in[4] (.names)                             0.548     1.829
$abc$36592$new_n2020_.out[0] (.names)                            0.261     2.090
$abc$36592$new_n2019_.in[1] (.names)                             0.100     2.190
$abc$36592$new_n2019_.out[0] (.names)                            0.261     2.451
$abc$36592$new_n2052_.in[4] (.names)                             0.258     2.709
$abc$36592$new_n2052_.out[0] (.names)                            0.261     2.970
n2958.in[0] (.names)                                             0.411     3.381
n2958.out[0] (.names)                                            0.261     3.642
us10.d[4].D[0] (.latch)                                          0.000     3.642
data arrival time                                                          3.642

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[4].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.642
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.310


#Path 15
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2016_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2016_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2015_.in[4] (.names)                             0.339     1.836
$abc$36592$new_n2015_.out[0] (.names)                            0.261     2.097
$abc$36592$new_n2014_.in[1] (.names)                             0.100     2.197
$abc$36592$new_n2014_.out[0] (.names)                            0.261     2.458
$abc$36592$new_n2057_.in[1] (.names)                             0.327     2.785
$abc$36592$new_n2057_.out[0] (.names)                            0.261     3.046
n2963.in[0] (.names)                                             0.331     3.377
n2963.out[0] (.names)                                            0.261     3.638
us10.d[5].D[0] (.latch)                                          0.000     3.638
data arrival time                                                          3.638

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[5].clk[0] (.latch)                                        0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -3.638
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.299


#Path 16
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2256_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2256_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2255_.in[4] (.names)                             0.264     1.761
$abc$36592$new_n2255_.out[0] (.names)                            0.261     2.022
$abc$36592$new_n2254_.in[1] (.names)                             0.100     2.122
$abc$36592$new_n2254_.out[0] (.names)                            0.261     2.383
$abc$36592$new_n2282_.in[4] (.names)                             0.405     2.788
$abc$36592$new_n2282_.out[0] (.names)                            0.261     3.049
$abc$36592$new_n2279_.in[0] (.names)                             0.100     3.149
$abc$36592$new_n2279_.out[0] (.names)                            0.261     3.410
n3108.in[2] (.names)                                             0.100     3.510
n3108.out[0] (.names)                                            0.261     3.771
us20.d[2].D[0] (.latch)                                          0.000     3.771
data arrival time                                                          3.771

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[2].clk[0] (.latch)                                        0.547     0.547
clock uncertainty                                                0.000     0.547
cell setup time                                                 -0.066     0.481
data required time                                                         0.481
--------------------------------------------------------------------------------
data required time                                                         0.481
data arrival time                                                         -3.771
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.291


#Path 17
Startpoint: us12.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[7].clk[0] (.latch)                                        0.687     0.687
us12.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.811
$abc$36592$new_n1807_.in[3] (.names)                             0.761     1.572
$abc$36592$new_n1807_.out[0] (.names)                            0.261     1.833
$abc$36592$new_n1805_.in[1] (.names)                             0.100     1.933
$abc$36592$new_n1805_.out[0] (.names)                            0.261     2.194
$abc$36592$new_n1848_.in[5] (.names)                             0.412     2.607
$abc$36592$new_n1848_.out[0] (.names)                            0.261     2.868
$abc$36592$new_n1844_.in[2] (.names)                             0.340     3.207
$abc$36592$new_n1844_.out[0] (.names)                            0.261     3.468
n2838.in[2] (.names)                                             0.100     3.568
n2838.out[0] (.names)                                            0.261     3.829
us01.d[4].D[0] (.latch)                                          0.000     3.829
data arrival time                                                          3.829

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[4].clk[0] (.latch)                                        0.614     0.614
clock uncertainty                                                0.000     0.614
cell setup time                                                 -0.066     0.548
data required time                                                         0.548
--------------------------------------------------------------------------------
data required time                                                         0.548
data arrival time                                                         -3.829
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.281


#Path 18
Startpoint: us12.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[7].clk[0] (.latch)                                        0.687     0.687
us12.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.811
$abc$36592$new_n2073_.in[3] (.names)                             0.917     1.728
$abc$36592$new_n2073_.out[0] (.names)                            0.261     1.989
$abc$36592$new_n2072_.in[1] (.names)                             0.100     2.089
$abc$36592$new_n2072_.out[0] (.names)                            0.261     2.350
$abc$36592$new_n2112_.in[5] (.names)                             0.396     2.746
$abc$36592$new_n2112_.out[0] (.names)                            0.261     3.007
n3003.in[3] (.names)                                             0.338     3.345
n3003.out[0] (.names)                                            0.261     3.606
us11.d[5].D[0] (.latch)                                          0.000     3.606
data arrival time                                                          3.606

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[5].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.606
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.275


#Path 19
Startpoint: us31.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[0].clk[0] (.latch)                                        0.618     0.618
us31.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.742
$abc$36592$new_n1883_.in[4] (.names)                             1.123     1.866
$abc$36592$new_n1883_.out[0] (.names)                            0.261     2.127
$abc$36592$new_n1882_.in[1] (.names)                             0.100     2.227
$abc$36592$new_n1882_.out[0] (.names)                            0.261     2.488
$abc$36592$new_n1906_.in[1] (.names)                             0.400     2.888
$abc$36592$new_n1906_.out[0] (.names)                            0.261     3.149
n2868.in[3] (.names)                                             0.338     3.487
n2868.out[0] (.names)                                            0.261     3.748
us02.d[2].D[0] (.latch)                                          0.000     3.748
data arrival time                                                          3.748

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[2].clk[0] (.latch)                                        0.543     0.543
clock uncertainty                                                0.000     0.543
cell setup time                                                 -0.066     0.477
data required time                                                         0.477
--------------------------------------------------------------------------------
data required time                                                         0.477
data arrival time                                                         -3.748
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.271


#Path 20
Startpoint: us12.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[7].clk[0] (.latch)                                        0.687     0.687
us12.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.811
$abc$36592$new_n2073_.in[3] (.names)                             0.917     1.728
$abc$36592$new_n2073_.out[0] (.names)                            0.261     1.989
$abc$36592$new_n2072_.in[1] (.names)                             0.100     2.089
$abc$36592$new_n2072_.out[0] (.names)                            0.261     2.350
$abc$36592$new_n2093_.in[1] (.names)                             0.396     2.746
$abc$36592$new_n2093_.out[0] (.names)                            0.261     3.007
n2983.in[0] (.names)                                             0.410     3.417
n2983.out[0] (.names)                                            0.261     3.678
us11.d[1].D[0] (.latch)                                          0.000     3.678
data arrival time                                                          3.678

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[1].clk[0] (.latch)                                        0.479     0.479
clock uncertainty                                                0.000     0.479
cell setup time                                                 -0.066     0.413
data required time                                                         0.413
--------------------------------------------------------------------------------
data required time                                                         0.413
data arrival time                                                         -3.678
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.265


#Path 21
Startpoint: us03.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[4].clk[0] (.latch)                                        0.405     0.405
us03.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.529
$abc$36592$new_n2668_.in[1] (.names)                             0.283     0.813
$abc$36592$new_n2668_.out[0] (.names)                            0.261     1.074
$abc$36592$new_n2667_.in[4] (.names)                             0.100     1.174
$abc$36592$new_n2667_.out[0] (.names)                            0.261     1.435
$abc$36592$new_n2666_.in[1] (.names)                             0.341     1.776
$abc$36592$new_n2666_.out[0] (.names)                            0.261     2.037
$abc$36592$new_n2705_.in[3] (.names)                             0.414     2.451
$abc$36592$new_n2705_.out[0] (.names)                            0.261     2.712
$abc$36592$new_n2701_.in[1] (.names)                             0.258     2.970
$abc$36592$new_n2701_.out[0] (.names)                            0.261     3.231
n3398.in[2] (.names)                                             0.100     3.331
n3398.out[0] (.names)                                            0.261     3.592
us33.d[4].D[0] (.latch)                                          0.000     3.592
data arrival time                                                          3.592

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.592
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.261


#Path 22
Startpoint: us31.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[0].clk[0] (.latch)                                        0.618     0.618
us31.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.742
$abc$36592$new_n1883_.in[4] (.names)                             1.123     1.866
$abc$36592$new_n1883_.out[0] (.names)                            0.261     2.127
$abc$36592$new_n1882_.in[1] (.names)                             0.100     2.227
$abc$36592$new_n1882_.out[0] (.names)                            0.261     2.488
$abc$36592$new_n1913_.in[3] (.names)                             0.334     2.821
$abc$36592$new_n1913_.out[0] (.names)                            0.261     3.082
$abc$36592$new_n1910_.in[0] (.names)                             0.100     3.182
$abc$36592$new_n1910_.out[0] (.names)                            0.261     3.443
n2873.in[3] (.names)                                             0.100     3.543
n2873.out[0] (.names)                                            0.261     3.804
us02.d[3].D[0] (.latch)                                          0.000     3.804
data arrival time                                                          3.804

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[3].clk[0] (.latch)                                        0.615     0.615
clock uncertainty                                                0.000     0.615
cell setup time                                                 -0.066     0.549
data required time                                                         0.549
--------------------------------------------------------------------------------
data required time                                                         0.549
data arrival time                                                         -3.804
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.255


#Path 23
Startpoint: us20.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        0.543     0.543
us20.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.667
$abc$36592$new_n1877_.in[0] (.names)                             0.349     1.016
$abc$36592$new_n1877_.out[0] (.names)                            0.261     1.277
$abc$36592$new_n2612_.in[3] (.names)                             0.337     1.614
$abc$36592$new_n2612_.out[0] (.names)                            0.261     1.875
$abc$36592$new_n2611_.in[1] (.names)                             0.100     1.975
$abc$36592$new_n2611_.out[0] (.names)                            0.261     2.236
$abc$36592$new_n2663_.in[2] (.names)                             0.333     2.569
$abc$36592$new_n2663_.out[0] (.names)                            0.261     2.830
n3373.in[3] (.names)                                             0.485     3.315
n3373.out[0] (.names)                                            0.261     3.576
us32.d[7].D[0] (.latch)                                          0.000     3.576
data arrival time                                                          3.576

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[7].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.576
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.244


#Path 24
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2256_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2256_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2255_.in[4] (.names)                             0.264     1.761
$abc$36592$new_n2255_.out[0] (.names)                            0.261     2.022
$abc$36592$new_n2254_.in[1] (.names)                             0.100     2.122
$abc$36592$new_n2254_.out[0] (.names)                            0.261     2.383
$abc$36592$new_n2287_.in[3] (.names)                             0.477     2.861
$abc$36592$new_n2287_.out[0] (.names)                            0.261     3.122
n3113.in[1] (.names)                                             0.334     3.456
n3113.out[0] (.names)                                            0.261     3.717
us20.d[3].D[0] (.latch)                                          0.000     3.717
data arrival time                                                          3.717

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[3].clk[0] (.latch)                                        0.543     0.543
clock uncertainty                                                0.000     0.543
cell setup time                                                 -0.066     0.477
data required time                                                         0.477
--------------------------------------------------------------------------------
data required time                                                         0.477
data arrival time                                                         -3.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.240


#Path 25
Startpoint: us13.d[6].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[6].clk[0] (.latch)                                        0.606     0.606
us13.d[6].Q[0] (.latch) [clock-to-output]                        0.124     0.730
$abc$36592$new_n1895_.in[0] (.names)                             0.120     0.850
$abc$36592$new_n1895_.out[0] (.names)                            0.261     1.111
$abc$36592$new_n2626_.in[3] (.names)                             0.396     1.507
$abc$36592$new_n2626_.out[0] (.names)                            0.261     1.768
$abc$36592$new_n2625_.in[1] (.names)                             0.408     2.176
$abc$36592$new_n2625_.out[0] (.names)                            0.261     2.437
$abc$36592$new_n2647_.in[5] (.names)                             0.267     2.704
$abc$36592$new_n2647_.out[0] (.names)                            0.261     2.965
n3358.in[2] (.names)                                             0.337     3.302
n3358.out[0] (.names)                                            0.261     3.563
us32.d[4].D[0] (.latch)                                          0.000     3.563
data arrival time                                                          3.563

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[4].clk[0] (.latch)                                        0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -3.563
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.223


#Path 26
Startpoint: us12.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[7].clk[0] (.latch)                                        0.687     0.687
us12.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.811
$abc$36592$new_n2073_.in[3] (.names)                             0.917     1.728
$abc$36592$new_n2073_.out[0] (.names)                            0.261     1.989
$abc$36592$new_n2072_.in[1] (.names)                             0.100     2.089
$abc$36592$new_n2072_.out[0] (.names)                            0.261     2.350
$abc$36592$new_n2106_.in[4] (.names)                             0.396     2.746
$abc$36592$new_n2106_.out[0] (.names)                            0.261     3.007
n2998.in[3] (.names)                                             0.341     3.349
n2998.out[0] (.names)                                            0.261     3.610
us11.d[4].D[0] (.latch)                                          0.000     3.610
data arrival time                                                          3.610

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[4].clk[0] (.latch)                                        0.470     0.470
clock uncertainty                                                0.000     0.470
cell setup time                                                 -0.066     0.404
data required time                                                         0.404
--------------------------------------------------------------------------------
data required time                                                         0.404
data arrival time                                                         -3.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.205


#Path 27
Startpoint: us01.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[5].clk[0] (.latch)                                        0.616     0.616
us01.d[5].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n1826_.in[1] (.names)                             0.431     1.170
$abc$36592$new_n1826_.out[0] (.names)                            0.261     1.431
$abc$36592$new_n2332_.in[3] (.names)                             0.100     1.531
$abc$36592$new_n2332_.out[0] (.names)                            0.261     1.792
$abc$36592$new_n2331_.in[1] (.names)                             0.100     1.892
$abc$36592$new_n2331_.out[0] (.names)                            0.261     2.153
$abc$36592$new_n2368_.in[5] (.names)                             0.483     2.636
$abc$36592$new_n2368_.out[0] (.names)                            0.261     2.897
$abc$36592$new_n2860_.in[0] (.names)                             0.100     2.997
$abc$36592$new_n2860_.out[0] (.names)                            0.261     3.258
n3163.in[3] (.names)                                             0.100     3.358
n3163.out[0] (.names)                                            0.261     3.619
us21.d[5].D[0] (.latch)                                          0.000     3.619
data arrival time                                                          3.619

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[5].clk[0] (.latch)                                        0.480     0.480
clock uncertainty                                                0.000     0.480
cell setup time                                                 -0.066     0.414
data required time                                                         0.414
--------------------------------------------------------------------------------
data required time                                                         0.414
data arrival time                                                         -3.619
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.205


#Path 28
Startpoint: us23.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[1].clk[0] (.latch)                                        0.470     0.470
us23.d[1].Q[0] (.latch) [clock-to-output]                        0.124     0.594
$abc$36592$new_n2564_.in[0] (.names)                             1.198     1.792
$abc$36592$new_n2564_.out[0] (.names)                            0.261     2.053
$abc$36592$new_n2563_.in[1] (.names)                             0.100     2.153
$abc$36592$new_n2563_.out[0] (.names)                            0.261     2.414
$abc$36592$new_n2592_.in[5] (.names)                             0.410     2.823
$abc$36592$new_n2592_.out[0] (.names)                            0.261     3.084
n3318.in[2] (.names)                                             0.404     3.488
n3318.out[0] (.names)                                            0.261     3.749
us31.d[4].D[0] (.latch)                                          0.000     3.749
data arrival time                                                          3.749

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        0.616     0.616
clock uncertainty                                                0.000     0.616
cell setup time                                                 -0.066     0.550
data required time                                                         0.550
--------------------------------------------------------------------------------
data required time                                                         0.550
data arrival time                                                         -3.749
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.199


#Path 29
Startpoint: us12.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[3].clk[0] (.latch)                                        0.547     0.547
us12.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.671
$abc$36592$new_n2316_.in[0] (.names)                             0.285     0.956
$abc$36592$new_n2316_.out[0] (.names)                            0.261     1.217
$abc$36592$new_n2315_.in[4] (.names)                             0.100     1.317
$abc$36592$new_n2315_.out[0] (.names)                            0.261     1.578
$abc$36592$new_n2314_.in[1] (.names)                             0.100     1.678
$abc$36592$new_n2314_.out[0] (.names)                            0.261     1.939
$abc$36592$new_n2330_.in[5] (.names)                             0.973     2.911
$abc$36592$new_n2330_.out[0] (.names)                            0.261     3.172
n3138.in[0] (.names)                                             0.100     3.272
n3138.out[0] (.names)                                            0.261     3.533
us21.d[0].D[0] (.latch)                                          0.000     3.533
data arrival time                                                          3.533

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[0].clk[0] (.latch)                                        0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -3.533
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.198


#Path 30
Startpoint: us00.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        0.479     0.479
us00.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.603
$abc$36592$new_n1741_.in[1] (.names)                             0.504     1.106
$abc$36592$new_n1741_.out[0] (.names)                            0.261     1.367
$abc$36592$new_n1740_.in[1] (.names)                             0.100     1.467
$abc$36592$new_n1740_.out[0] (.names)                            0.261     1.728
$abc$36592$new_n1739_.in[3] (.names)                             0.100     1.828
$abc$36592$new_n1739_.out[0] (.names)                            0.261     2.089
$abc$36592$new_n1791_.in[5] (.names)                             0.265     2.354
$abc$36592$new_n1791_.out[0] (.names)                            0.261     2.615
$abc$36592$new_n1788_.in[2] (.names)                             0.267     2.883
$abc$36592$new_n1788_.out[0] (.names)                            0.261     3.144
n2808.in[2] (.names)                                             0.100     3.244
n2808.out[0] (.names)                                            0.261     3.505
us00.d[6].D[0] (.latch)                                          0.000     3.505
data arrival time                                                          3.505

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[6].clk[0] (.latch)                                        0.397     0.397
clock uncertainty                                                0.000     0.397
cell setup time                                                 -0.066     0.331
data required time                                                         0.331
--------------------------------------------------------------------------------
data required time                                                         0.331
data arrival time                                                         -3.505
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.174


#Path 31
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2256_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2256_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2255_.in[4] (.names)                             0.264     1.761
$abc$36592$new_n2255_.out[0] (.names)                            0.261     2.022
$abc$36592$new_n2254_.in[1] (.names)                             0.100     2.122
$abc$36592$new_n2254_.out[0] (.names)                            0.261     2.383
$abc$36592$new_n2310_.in[4] (.names)                             0.477     2.861
$abc$36592$new_n2310_.out[0] (.names)                            0.261     3.122
n3133.in[2] (.names)                                             0.340     3.461
n3133.out[0] (.names)                                            0.261     3.722
us20.d[7].D[0] (.latch)                                          0.000     3.722
data arrival time                                                          3.722

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[7].clk[0] (.latch)                                        0.618     0.618
clock uncertainty                                                0.000     0.618
cell setup time                                                 -0.066     0.552
data required time                                                         0.552
--------------------------------------------------------------------------------
data required time                                                         0.552
data arrival time                                                         -3.722
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.170


#Path 32
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2256_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2256_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2255_.in[4] (.names)                             0.264     1.761
$abc$36592$new_n2255_.out[0] (.names)                            0.261     2.022
$abc$36592$new_n2254_.in[1] (.names)                             0.100     2.122
$abc$36592$new_n2254_.out[0] (.names)                            0.261     2.383
$abc$36592$new_n2269_.in[4] (.names)                             0.477     2.861
$abc$36592$new_n2269_.out[0] (.names)                            0.261     3.122
n3098.in[2] (.names)                                             0.335     3.457
n3098.out[0] (.names)                                            0.261     3.718
us20.d[0].D[0] (.latch)                                          0.000     3.718
data arrival time                                                          3.718

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[0].clk[0] (.latch)                                        0.618     0.618
clock uncertainty                                                0.000     0.618
cell setup time                                                 -0.066     0.552
data required time                                                         0.552
--------------------------------------------------------------------------------
data required time                                                         0.552
data arrival time                                                         -3.718
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.166


#Path 33
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2256_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2256_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2255_.in[4] (.names)                             0.264     1.761
$abc$36592$new_n2255_.out[0] (.names)                            0.261     2.022
$abc$36592$new_n2254_.in[1] (.names)                             0.100     2.122
$abc$36592$new_n2254_.out[0] (.names)                            0.261     2.383
$abc$36592$new_n2277_.in[3] (.names)                             0.477     2.861
$abc$36592$new_n2277_.out[0] (.names)                            0.261     3.122
n3103.in[0] (.names)                                             0.334     3.456
n3103.out[0] (.names)                                            0.261     3.717
us20.d[1].D[0] (.latch)                                          0.000     3.717
data arrival time                                                          3.717

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[1].clk[0] (.latch)                                        0.618     0.618
clock uncertainty                                                0.000     0.618
cell setup time                                                 -0.066     0.552
data required time                                                         0.552
--------------------------------------------------------------------------------
data required time                                                         0.552
data arrival time                                                         -3.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.165


#Path 34
Startpoint: us20.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        0.543     0.543
us20.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.667
$abc$36592$new_n1877_.in[0] (.names)                             0.349     1.016
$abc$36592$new_n1877_.out[0] (.names)                            0.261     1.277
$abc$36592$new_n2612_.in[3] (.names)                             0.337     1.614
$abc$36592$new_n2612_.out[0] (.names)                            0.261     1.875
$abc$36592$new_n2611_.in[1] (.names)                             0.100     1.975
$abc$36592$new_n2611_.out[0] (.names)                            0.261     2.236
$abc$36592$new_n2623_.in[1] (.names)                             0.407     2.643
$abc$36592$new_n2623_.out[0] (.names)                            0.261     2.904
n3338.in[0] (.names)                                             0.332     3.236
n3338.out[0] (.names)                                            0.261     3.497
us32.d[0].D[0] (.latch)                                          0.000     3.497
data arrival time                                                          3.497

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[0].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.164


#Path 35
Startpoint: u0.tmp_w[9].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.tmp_w[9].clk[0] (.latch)                                      0.473     0.473
u0.tmp_w[9].Q[0] (.latch) [clock-to-output]                      0.124     0.597
$abc$36592$new_n1382_.in[0] (.names)                             0.574     1.171
$abc$36592$new_n1382_.out[0] (.names)                            0.261     1.432
n943.in[0] (.names)                                              0.100     1.532
n943.out[0] (.names)                                             0.261     1.793
$abc$36592$new_n1422_.in[5] (.names)                             0.768     2.561
$abc$36592$new_n1422_.out[0] (.names)                            0.261     2.822
n883.in[1] (.names)                                              0.413     3.235
n883.out[0] (.names)                                             0.261     3.496
u0.subword[21].D[0] (.latch)                                     0.000     3.496
data arrival time                                                          3.496

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[21].clk[0] (.latch)                                   0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -3.496
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.157


#Path 36
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2016_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2016_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2015_.in[4] (.names)                             0.339     1.836
$abc$36592$new_n2015_.out[0] (.names)                            0.261     2.097
$abc$36592$new_n2014_.in[1] (.names)                             0.100     2.197
$abc$36592$new_n2014_.out[0] (.names)                            0.261     2.458
$abc$36592$new_n2028_.in[4] (.names)                             0.333     2.791
$abc$36592$new_n2028_.out[0] (.names)                            0.261     3.052
n2938.in[0] (.names)                                             0.100     3.152
n2938.out[0] (.names)                                            0.261     3.413
us10.d[0].D[0] (.latch)                                          0.000     3.413
data arrival time                                                          3.413

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[0].clk[0] (.latch)                                        0.331     0.331
clock uncertainty                                                0.000     0.331
cell setup time                                                 -0.066     0.265
data required time                                                         0.265
--------------------------------------------------------------------------------
data required time                                                         0.265
data arrival time                                                         -3.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.149


#Path 37
Startpoint: us22.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        0.464     0.464
us22.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.588
$abc$36592$new_n2021_.in[2] (.names)                             0.431     1.019
$abc$36592$new_n2021_.out[0] (.names)                            0.261     1.280
$abc$36592$new_n2020_.in[4] (.names)                             0.548     1.829
$abc$36592$new_n2020_.out[0] (.names)                            0.261     2.090
$abc$36592$new_n2019_.in[1] (.names)                             0.100     2.190
$abc$36592$new_n2019_.out[0] (.names)                            0.261     2.451
$abc$36592$new_n2040_.in[1] (.names)                             0.408     2.859
$abc$36592$new_n2040_.out[0] (.names)                            0.261     3.120
n2948.in[0] (.names)                                             0.100     3.220
n2948.out[0] (.names)                                            0.261     3.481
us10.d[2].D[0] (.latch)                                          0.000     3.481
data arrival time                                                          3.481

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[2].clk[0] (.latch)                                        0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -3.481
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.145


#Path 38
Startpoint: us12.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[7].clk[0] (.latch)                                        0.687     0.687
us12.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.811
$abc$36592$new_n2073_.in[3] (.names)                             0.917     1.728
$abc$36592$new_n2073_.out[0] (.names)                            0.261     1.989
$abc$36592$new_n2072_.in[1] (.names)                             0.100     2.089
$abc$36592$new_n2072_.out[0] (.names)                            0.261     2.350
$abc$36592$new_n2101_.in[5] (.names)                             0.404     2.753
$abc$36592$new_n2101_.out[0] (.names)                            0.261     3.014
n2993.in[3] (.names)                                             0.264     3.279
n2993.out[0] (.names)                                            0.261     3.540
us11.d[3].D[0] (.latch)                                          0.000     3.540
data arrival time                                                          3.540

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[3].clk[0] (.latch)                                        0.464     0.464
clock uncertainty                                                0.000     0.464
cell setup time                                                 -0.066     0.398
data required time                                                         0.398
--------------------------------------------------------------------------------
data required time                                                         0.398
data arrival time                                                         -3.540
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.142


#Path 39
Startpoint: us12.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[7].clk[0] (.latch)                                        0.687     0.687
us12.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.811
$abc$36592$new_n2073_.in[3] (.names)                             0.917     1.728
$abc$36592$new_n2073_.out[0] (.names)                            0.261     1.989
$abc$36592$new_n2072_.in[1] (.names)                             0.100     2.089
$abc$36592$new_n2072_.out[0] (.names)                            0.261     2.350
$abc$36592$new_n2126_.in[0] (.names)                             0.333     2.683
$abc$36592$new_n2126_.out[0] (.names)                            0.261     2.944
n3013.in[3] (.names)                                             0.340     3.284
n3013.out[0] (.names)                                            0.261     3.545
us11.d[7].D[0] (.latch)                                          0.000     3.545
data arrival time                                                          3.545

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[7].clk[0] (.latch)                                        0.470     0.470
clock uncertainty                                                0.000     0.470
cell setup time                                                 -0.066     0.404
data required time                                                         0.404
--------------------------------------------------------------------------------
data required time                                                         0.404
data arrival time                                                         -3.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.141


#Path 40
Startpoint: u0.subword[12].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[12].clk[0] (.latch)                                   0.620     0.620
u0.subword[12].Q[0] (.latch) [clock-to-output]                   0.124     0.744
$abc$36592$new_n1388_.in[3] (.names)                             0.566     1.310
$abc$36592$new_n1388_.out[0] (.names)                            0.261     1.571
n958.in[0] (.names)                                              0.403     1.974
n958.out[0] (.names)                                             0.261     2.235
$abc$36592$new_n1428_.in[3] (.names)                             0.539     2.774
$abc$36592$new_n1428_.out[0] (.names)                            0.261     3.035
n888.in[0] (.names)                                              0.100     3.135
n888.out[0] (.names)                                             0.261     3.396
u0.subword[22].D[0] (.latch)                                     0.000     3.396
data arrival time                                                          3.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[22].clk[0] (.latch)                                   0.325     0.325
clock uncertainty                                                0.000     0.325
cell setup time                                                 -0.066     0.259
data required time                                                         0.259
--------------------------------------------------------------------------------
data required time                                                         0.259
data arrival time                                                         -3.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.137


#Path 41
Startpoint: us30.d[6].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[6].clk[0] (.latch)                                        0.617     0.617
us30.d[6].Q[0] (.latch) [clock-to-output]                        0.124     0.741
$abc$36592$new_n1827_.in[0] (.names)                             0.120     0.861
$abc$36592$new_n1827_.out[0] (.names)                            0.261     1.122
$abc$36592$new_n2334_.in[3] (.names)                             0.335     1.457
$abc$36592$new_n2334_.out[0] (.names)                            0.261     1.718
$abc$36592$new_n2333_.in[1] (.names)                             0.487     2.205
$abc$36592$new_n2333_.out[0] (.names)                            0.261     2.466
n3153.in[4] (.names)                                             0.820     3.286
n3153.out[0] (.names)                                            0.261     3.547
us21.d[3].D[0] (.latch)                                          0.000     3.547
data arrival time                                                          3.547

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        0.477     0.477
clock uncertainty                                                0.000     0.477
cell setup time                                                 -0.066     0.411
data required time                                                         0.411
--------------------------------------------------------------------------------
data required time                                                         0.411
data arrival time                                                         -3.547
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.136


#Path 42
Startpoint: us23.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[1].clk[0] (.latch)                                        0.470     0.470
us23.d[1].Q[0] (.latch) [clock-to-output]                        0.124     0.594
$abc$36592$new_n2564_.in[0] (.names)                             1.198     1.792
$abc$36592$new_n2564_.out[0] (.names)                            0.261     2.053
$abc$36592$new_n2563_.in[1] (.names)                             0.100     2.153
$abc$36592$new_n2563_.out[0] (.names)                            0.261     2.414
$abc$36592$new_n2598_.in[0] (.names)                             0.265     2.679
$abc$36592$new_n2598_.out[0] (.names)                            0.261     2.940
n3323.in[2] (.names)                                             0.409     3.349
n3323.out[0] (.names)                                            0.261     3.610
us31.d[5].D[0] (.latch)                                          0.000     3.610
data arrival time                                                          3.610

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[5].clk[0] (.latch)                                        0.541     0.541
clock uncertainty                                                0.000     0.541
cell setup time                                                 -0.066     0.475
data required time                                                         0.475
--------------------------------------------------------------------------------
data required time                                                         0.475
data arrival time                                                         -3.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 43
Startpoint: us20.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        0.543     0.543
us20.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.667
$abc$36592$new_n2382_.in[2] (.names)                             0.973     1.640
$abc$36592$new_n2382_.out[0] (.names)                            0.261     1.901
$abc$36592$new_n2381_.in[1] (.names)                             0.100     2.001
$abc$36592$new_n2381_.out[0] (.names)                            0.261     2.262
$abc$36592$new_n2413_.in[4] (.names)                             0.264     2.526
$abc$36592$new_n2413_.out[0] (.names)                            0.261     2.787
n3193.in[3] (.names)                                             0.483     3.270
n3193.out[0] (.names)                                            0.261     3.531
us22.d[3].D[0] (.latch)                                          0.000     3.531
data arrival time                                                          3.531

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        0.464     0.464
clock uncertainty                                                0.000     0.464
cell setup time                                                 -0.066     0.398
data required time                                                         0.398
--------------------------------------------------------------------------------
data required time                                                         0.398
data arrival time                                                         -3.531
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.133


#Path 44
Startpoint: us20.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        0.543     0.543
us20.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.667
$abc$36592$new_n2382_.in[2] (.names)                             0.973     1.640
$abc$36592$new_n2382_.out[0] (.names)                            0.261     1.901
$abc$36592$new_n2381_.in[1] (.names)                             0.100     2.001
$abc$36592$new_n2381_.out[0] (.names)                            0.261     2.262
$abc$36592$new_n2404_.in[5] (.names)                             0.412     2.674
$abc$36592$new_n2404_.out[0] (.names)                            0.261     2.935
n3183.in[0] (.names)                                             0.341     3.276
n3183.out[0] (.names)                                            0.261     3.537
us22.d[1].D[0] (.latch)                                          0.000     3.537
data arrival time                                                          3.537

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[1].clk[0] (.latch)                                        0.479     0.479
clock uncertainty                                                0.000     0.479
cell setup time                                                 -0.066     0.413
data required time                                                         0.413
--------------------------------------------------------------------------------
data required time                                                         0.413
data arrival time                                                         -3.537
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.125


#Path 45
Startpoint: us12.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[7].clk[0] (.latch)                                        0.687     0.687
us12.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.811
$abc$36592$new_n1807_.in[3] (.names)                             0.761     1.572
$abc$36592$new_n1807_.out[0] (.names)                            0.261     1.833
$abc$36592$new_n1805_.in[1] (.names)                             0.100     1.933
$abc$36592$new_n1805_.out[0] (.names)                            0.261     2.194
$abc$36592$new_n1864_.in[3] (.names)                             0.484     2.678
$abc$36592$new_n1864_.out[0] (.names)                            0.261     2.939
n2853.in[2] (.names)                                             0.404     3.343
n2853.out[0] (.names)                                            0.261     3.604
us01.d[7].D[0] (.latch)                                          0.000     3.604
data arrival time                                                          3.604

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        0.547     0.547
clock uncertainty                                                0.000     0.547
cell setup time                                                 -0.066     0.481
data required time                                                         0.481
--------------------------------------------------------------------------------
data required time                                                         0.481
data arrival time                                                         -3.604
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.124


#Path 46
Startpoint: us12.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[7].clk[0] (.latch)                                        0.687     0.687
us12.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.811
$abc$36592$new_n1807_.in[3] (.names)                             0.761     1.572
$abc$36592$new_n1807_.out[0] (.names)                            0.261     1.833
$abc$36592$new_n1805_.in[1] (.names)                             0.100     1.933
$abc$36592$new_n1805_.out[0] (.names)                            0.261     2.194
$abc$36592$new_n1841_.in[0] (.names)                             0.484     2.678
$abc$36592$new_n1841_.out[0] (.names)                            0.261     2.939
n2833.in[0] (.names)                                             0.403     3.342
n2833.out[0] (.names)                                            0.261     3.603
us01.d[3].D[0] (.latch)                                          0.000     3.603
data arrival time                                                          3.603

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[3].clk[0] (.latch)                                        0.546     0.546
clock uncertainty                                                0.000     0.546
cell setup time                                                 -0.066     0.480
data required time                                                         0.480
--------------------------------------------------------------------------------
data required time                                                         0.480
data arrival time                                                         -3.603
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.123


#Path 47
Startpoint: us01.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[5].clk[0] (.latch)                                        0.616     0.616
us01.d[5].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n1826_.in[1] (.names)                             0.431     1.170
$abc$36592$new_n1826_.out[0] (.names)                            0.261     1.431
$abc$36592$new_n2571_.in[3] (.names)                             0.339     1.771
$abc$36592$new_n2571_.out[0] (.names)                            0.261     2.032
$abc$36592$new_n2570_.in[1] (.names)                             0.100     2.132
$abc$36592$new_n2570_.out[0] (.names)                            0.261     2.393
$abc$36592$new_n2577_.in[5] (.names)                             0.411     2.803
$abc$36592$new_n2577_.out[0] (.names)                            0.261     3.064
n3303.in[0] (.names)                                             0.339     3.403
n3303.out[0] (.names)                                            0.261     3.664
us31.d[1].D[0] (.latch)                                          0.000     3.664
data arrival time                                                          3.664

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[1].clk[0] (.latch)                                        0.618     0.618
clock uncertainty                                                0.000     0.618
cell setup time                                                 -0.066     0.552
data required time                                                         0.552
--------------------------------------------------------------------------------
data required time                                                         0.552
data arrival time                                                         -3.664
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.112


#Path 48
Startpoint: us01.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[5].clk[0] (.latch)                                        0.616     0.616
us01.d[5].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n1826_.in[1] (.names)                             0.431     1.170
$abc$36592$new_n1826_.out[0] (.names)                            0.261     1.431
$abc$36592$new_n2571_.in[3] (.names)                             0.339     1.771
$abc$36592$new_n2571_.out[0] (.names)                            0.261     2.032
$abc$36592$new_n2570_.in[1] (.names)                             0.100     2.132
$abc$36592$new_n2570_.out[0] (.names)                            0.261     2.393
$abc$36592$new_n2608_.in[5] (.names)                             0.411     2.804
$abc$36592$new_n2608_.out[0] (.names)                            0.261     3.065
n3333.in[2] (.names)                                             0.333     3.398
n3333.out[0] (.names)                                            0.261     3.659
us31.d[7].D[0] (.latch)                                          0.000     3.659
data arrival time                                                          3.659

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[7].clk[0] (.latch)                                        0.616     0.616
clock uncertainty                                                0.000     0.616
cell setup time                                                 -0.066     0.550
data required time                                                         0.550
--------------------------------------------------------------------------------
data required time                                                         0.550
data arrival time                                                         -3.659
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.109


#Path 49
Startpoint: us20.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        0.543     0.543
us20.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.667
$abc$36592$new_n1877_.in[0] (.names)                             0.349     1.016
$abc$36592$new_n1877_.out[0] (.names)                            0.261     1.277
$abc$36592$new_n2612_.in[3] (.names)                             0.337     1.614
$abc$36592$new_n2612_.out[0] (.names)                            0.261     1.875
$abc$36592$new_n2611_.in[1] (.names)                             0.100     1.975
$abc$36592$new_n2611_.out[0] (.names)                            0.261     2.236
$abc$36592$new_n2632_.in[4] (.names)                             0.407     2.643
$abc$36592$new_n2632_.out[0] (.names)                            0.261     2.904
n3343.in[2] (.names)                                             0.335     3.239
n3343.out[0] (.names)                                            0.261     3.500
us32.d[1].D[0] (.latch)                                          0.000     3.500
data arrival time                                                          3.500

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[1].clk[0] (.latch)                                        0.470     0.470
clock uncertainty                                                0.000     0.470
cell setup time                                                 -0.066     0.404
data required time                                                         0.404
--------------------------------------------------------------------------------
data required time                                                         0.404
data arrival time                                                         -3.500
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.096


#Path 50
Startpoint: us20.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        0.543     0.543
us20.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.667
$abc$36592$new_n1877_.in[0] (.names)                             0.349     1.016
$abc$36592$new_n1877_.out[0] (.names)                            0.261     1.277
$abc$36592$new_n2612_.in[3] (.names)                             0.337     1.614
$abc$36592$new_n2612_.out[0] (.names)                            0.261     1.875
$abc$36592$new_n2611_.in[1] (.names)                             0.100     1.975
$abc$36592$new_n2611_.out[0] (.names)                            0.261     2.236
$abc$36592$new_n2641_.in[5] (.names)                             0.263     2.499
$abc$36592$new_n2641_.out[0] (.names)                            0.261     2.760
n3353.in[1] (.names)                                             0.407     3.167
n3353.out[0] (.names)                                            0.261     3.428
us32.d[3].D[0] (.latch)                                          0.000     3.428
data arrival time                                                          3.428

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[3].clk[0] (.latch)                                        0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -3.428
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.092


#Path 51
Startpoint: us01.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[5].clk[0] (.latch)                                        0.616     0.616
us01.d[5].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n1826_.in[1] (.names)                             0.431     1.170
$abc$36592$new_n1826_.out[0] (.names)                            0.261     1.431
$abc$36592$new_n2332_.in[3] (.names)                             0.100     1.531
$abc$36592$new_n2332_.out[0] (.names)                            0.261     1.792
$abc$36592$new_n2331_.in[1] (.names)                             0.100     1.892
$abc$36592$new_n2331_.out[0] (.names)                            0.261     2.153
$abc$36592$new_n2377_.in[1] (.names)                             0.711     2.864
$abc$36592$new_n2377_.out[0] (.names)                            0.261     3.125
n3173.in[0] (.names)                                             0.100     3.225
n3173.out[0] (.names)                                            0.261     3.486
us21.d[7].D[0] (.latch)                                          0.000     3.486
data arrival time                                                          3.486

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[7].clk[0] (.latch)                                        0.473     0.473
clock uncertainty                                                0.000     0.473
cell setup time                                                 -0.066     0.407
data required time                                                         0.407
--------------------------------------------------------------------------------
data required time                                                         0.407
data arrival time                                                         -3.486
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.079


#Path 52
Startpoint: u0.tmp_w[9].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.tmp_w[9].clk[0] (.latch)                                      0.473     0.473
u0.tmp_w[9].Q[0] (.latch) [clock-to-output]                      0.124     0.597
$abc$36592$new_n1382_.in[0] (.names)                             0.574     1.171
$abc$36592$new_n1382_.out[0] (.names)                            0.261     1.432
n943.in[0] (.names)                                              0.100     1.532
n943.out[0] (.names)                                             0.261     1.793
$abc$36592$new_n1419_.in[4] (.names)                             0.768     2.561
$abc$36592$new_n1419_.out[0] (.names)                            0.261     2.822
n878.in[0] (.names)                                              0.258     3.080
n878.out[0] (.names)                                             0.261     3.341
u0.subword[20].D[0] (.latch)                                     0.000     3.341
data arrival time                                                          3.341

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[20].clk[0] (.latch)                                   0.331     0.331
clock uncertainty                                                0.000     0.331
cell setup time                                                 -0.066     0.265
data required time                                                         0.265
--------------------------------------------------------------------------------
data required time                                                         0.265
data arrival time                                                         -3.341
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.077


#Path 53
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2256_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2256_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2255_.in[4] (.names)                             0.264     1.761
$abc$36592$new_n2255_.out[0] (.names)                            0.261     2.022
$abc$36592$new_n2254_.in[1] (.names)                             0.100     2.122
$abc$36592$new_n2254_.out[0] (.names)                            0.261     2.383
$abc$36592$new_n2301_.in[1] (.names)                             0.479     2.862
$abc$36592$new_n2301_.out[0] (.names)                            0.261     3.123
n3123.in[0] (.names)                                             0.100     3.223
n3123.out[0] (.names)                                            0.261     3.484
us20.d[5].D[0] (.latch)                                          0.000     3.484
data arrival time                                                          3.484

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[5].clk[0] (.latch)                                        0.474     0.474
clock uncertainty                                                0.000     0.474
cell setup time                                                 -0.066     0.408
data required time                                                         0.408
--------------------------------------------------------------------------------
data required time                                                         0.408
data arrival time                                                         -3.484
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.076


#Path 54
Startpoint: u0.w[1][20].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[1][20].clk[0] (.latch)                                      0.472     0.472
u0.w[1][20].Q[0] (.latch) [clock-to-output]                      0.124     0.596
$abc$36592$new_n1540_.in[2] (.names)                             0.501     1.097
$abc$36592$new_n1540_.out[0] (.names)                            0.261     1.358
n998.in[0] (.names)                                              0.100     1.458
n998.out[0] (.names)                                             0.261     1.719
$abc$36592$new_n1581_.in[3] (.names)                             0.468     2.188
$abc$36592$new_n1581_.out[0] (.names)                            0.261     2.449
$abc$36592$new_n1580_.in[0] (.names)                             0.404     2.853
$abc$36592$new_n1580_.out[0] (.names)                            0.261     3.114
n2246.in[2] (.names)                                             0.100     3.214
n2246.out[0] (.names)                                            0.261     3.475
u0.subword[28].D[0] (.latch)                                     0.000     3.475
data arrival time                                                          3.475

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[28].clk[0] (.latch)                                   0.470     0.470
clock uncertainty                                                0.000     0.470
cell setup time                                                 -0.066     0.404
data required time                                                         0.404
--------------------------------------------------------------------------------
data required time                                                         0.404
data arrival time                                                         -3.475
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.071


#Path 55
Startpoint: us23.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[1].clk[0] (.latch)                                        0.470     0.470
us23.d[1].Q[0] (.latch) [clock-to-output]                        0.124     0.594
$abc$36592$new_n2564_.in[0] (.names)                             1.198     1.792
$abc$36592$new_n2564_.out[0] (.names)                            0.261     2.053
$abc$36592$new_n2563_.in[1] (.names)                             0.100     2.153
$abc$36592$new_n2563_.out[0] (.names)                            0.261     2.414
$abc$36592$new_n2588_.in[2] (.names)                             0.410     2.823
$abc$36592$new_n2588_.out[0] (.names)                            0.261     3.084
n3313.in[0] (.names)                                             0.267     3.352
n3313.out[0] (.names)                                            0.261     3.613
us31.d[3].D[0] (.latch)                                          0.000     3.613
data arrival time                                                          3.613

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[3].clk[0] (.latch)                                        0.616     0.616
clock uncertainty                                                0.000     0.616
cell setup time                                                 -0.066     0.550
data required time                                                         0.550
--------------------------------------------------------------------------------
data required time                                                         0.550
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.063


#Path 56
Startpoint: us12.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[7].clk[0] (.latch)                                        0.687     0.687
us12.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.811
$abc$36592$new_n1807_.in[3] (.names)                             0.761     1.572
$abc$36592$new_n1807_.out[0] (.names)                            0.261     1.833
$abc$36592$new_n1805_.in[1] (.names)                             0.100     1.933
$abc$36592$new_n1805_.out[0] (.names)                            0.261     2.194
$abc$36592$new_n1834_.in[0] (.names)                             0.412     2.607
$abc$36592$new_n1834_.out[0] (.names)                            0.261     2.868
n2828.in[1] (.names)                                             0.411     3.278
n2828.out[0] (.names)                                            0.261     3.539
us01.d[2].D[0] (.latch)                                          0.000     3.539
data arrival time                                                          3.539

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[2].clk[0] (.latch)                                        0.547     0.547
clock uncertainty                                                0.000     0.547
cell setup time                                                 -0.066     0.481
data required time                                                         0.481
--------------------------------------------------------------------------------
data required time                                                         0.481
data arrival time                                                         -3.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.059


#Path 57
Startpoint: u0.w[1][4].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[1][4].clk[0] (.latch)                                       0.618     0.618
u0.w[1][4].Q[0] (.latch) [clock-to-output]                       0.124     0.742
$abc$36592$new_n1329_.in[2] (.names)                             0.709     1.451
$abc$36592$new_n1329_.out[0] (.names)                            0.261     1.712
n918.in[0] (.names)                                              0.100     1.812
n918.out[0] (.names)                                             0.261     2.073
$abc$36592$new_n1360_.in[5] (.names)                             0.543     2.616
$abc$36592$new_n1360_.out[0] (.names)                            0.261     2.877
$abc$36592$new_n1357_.in[0] (.names)                             0.100     2.977
$abc$36592$new_n1357_.out[0] (.names)                            0.261     3.238
n838.in[3] (.names)                                              0.100     3.338
n838.out[0] (.names)                                             0.261     3.599
u0.subword[12].D[0] (.latch)                                     0.000     3.599
data arrival time                                                          3.599

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[12].clk[0] (.latch)                                   0.620     0.620
clock uncertainty                                                0.000     0.620
cell setup time                                                 -0.066     0.554
data required time                                                         0.554
--------------------------------------------------------------------------------
data required time                                                         0.554
data arrival time                                                         -3.599
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.045


#Path 58
Startpoint: us12.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[7].clk[0] (.latch)                                        0.687     0.687
us12.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.811
$abc$36592$new_n2073_.in[3] (.names)                             0.917     1.728
$abc$36592$new_n2073_.out[0] (.names)                            0.261     1.989
$abc$36592$new_n2072_.in[1] (.names)                             0.100     2.089
$abc$36592$new_n2072_.out[0] (.names)                            0.261     2.350
$abc$36592$new_n2117_.in[5] (.names)                             0.404     2.753
$abc$36592$new_n2117_.out[0] (.names)                            0.261     3.014
n3008.in[0] (.names)                                             0.100     3.114
n3008.out[0] (.names)                                            0.261     3.375
us11.d[6].D[0] (.latch)                                          0.000     3.375
data arrival time                                                          3.375

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[6].clk[0] (.latch)                                        0.397     0.397
clock uncertainty                                                0.000     0.397
cell setup time                                                 -0.066     0.331
data required time                                                         0.331
--------------------------------------------------------------------------------
data required time                                                         0.331
data arrival time                                                         -3.375
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.045


#Path 59
Startpoint: us21.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us03.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        0.477     0.477
us21.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1953_.in[0] (.names)                             0.287     0.889
$abc$36592$new_n1953_.out[0] (.names)                            0.261     1.150
$abc$36592$new_n1952_.in[1] (.names)                             0.100     1.250
$abc$36592$new_n1952_.out[0] (.names)                            0.261     1.511
$abc$36592$new_n1951_.in[3] (.names)                             0.264     1.775
$abc$36592$new_n1951_.out[0] (.names)                            0.261     2.036
$abc$36592$new_n1977_.in[2] (.names)                             0.407     2.443
$abc$36592$new_n1977_.out[0] (.names)                            0.261     2.704
n2903.in[2] (.names)                                             0.407     3.111
n2903.out[0] (.names)                                            0.261     3.372
us03.d[1].D[0] (.latch)                                          0.000     3.372
data arrival time                                                          3.372

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[1].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.372
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.040


#Path 60
Startpoint: u0.w[1][26].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[1][26].clk[0] (.latch)                                      0.544     0.544
u0.w[1][26].Q[0] (.latch) [clock-to-output]                      0.124     0.668
$abc$36592$new_n1271_.in[2] (.names)                             0.361     1.029
$abc$36592$new_n1271_.out[0] (.names)                            0.261     1.290
n1028.in[2] (.names)                                             0.338     1.628
n1028.out[0] (.names)                                            0.261     1.889
$abc$36592$new_n1319_.in[2] (.names)                             0.621     2.511
$abc$36592$new_n1319_.out[0] (.names)                            0.261     2.772
$abc$36592$new_n2854_.in[0] (.names)                             0.100     2.872
$abc$36592$new_n2854_.out[0] (.names)                            0.261     3.133
n813.in[3] (.names)                                              0.100     3.233
n813.out[0] (.names)                                             0.261     3.494
u0.subword[7].D[0] (.latch)                                      0.000     3.494
data arrival time                                                          3.494

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[7].clk[0] (.latch)                                    0.529     0.529
clock uncertainty                                                0.000     0.529
cell setup time                                                 -0.066     0.463
data required time                                                         0.463
--------------------------------------------------------------------------------
data required time                                                         0.463
data arrival time                                                         -3.494
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.031


#Path 61
Startpoint: us12.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[7].clk[0] (.latch)                                        0.687     0.687
us12.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.811
$abc$36592$new_n2073_.in[3] (.names)                             0.917     1.728
$abc$36592$new_n2073_.out[0] (.names)                            0.261     1.989
$abc$36592$new_n2072_.in[1] (.names)                             0.100     2.089
$abc$36592$new_n2072_.out[0] (.names)                            0.261     2.350
$abc$36592$new_n2099_.in[2] (.names)                             0.396     2.746
$abc$36592$new_n2099_.out[0] (.names)                            0.261     3.007
n2988.in[0] (.names)                                             0.100     3.107
n2988.out[0] (.names)                                            0.261     3.368
us11.d[2].D[0] (.latch)                                          0.000     3.368
data arrival time                                                          3.368

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[2].clk[0] (.latch)                                        0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -3.368
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.030


#Path 62
Startpoint: us20.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        0.543     0.543
us20.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.667
$abc$36592$new_n1877_.in[0] (.names)                             0.349     1.016
$abc$36592$new_n1877_.out[0] (.names)                            0.261     1.277
$abc$36592$new_n2612_.in[3] (.names)                             0.337     1.614
$abc$36592$new_n2612_.out[0] (.names)                            0.261     1.875
$abc$36592$new_n2611_.in[1] (.names)                             0.100     1.975
$abc$36592$new_n2611_.out[0] (.names)                            0.261     2.236
$abc$36592$new_n2635_.in[2] (.names)                             0.337     2.572
$abc$36592$new_n2635_.out[0] (.names)                            0.261     2.833
n3348.in[1] (.names)                                             0.340     3.173
n3348.out[0] (.names)                                            0.261     3.434
us32.d[2].D[0] (.latch)                                          0.000     3.434
data arrival time                                                          3.434

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[2].clk[0] (.latch)                                        0.471     0.471
clock uncertainty                                                0.000     0.471
cell setup time                                                 -0.066     0.405
data required time                                                         0.405
--------------------------------------------------------------------------------
data required time                                                         0.405
data arrival time                                                         -3.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.029


#Path 63
Startpoint: us21.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[7].clk[0] (.latch)                                        0.473     0.473
us21.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.597
$abc$36592$new_n2443_.in[3] (.names)                             0.357     0.954
$abc$36592$new_n2443_.out[0] (.names)                            0.261     1.215
$abc$36592$new_n2442_.in[4] (.names)                             0.341     1.557
$abc$36592$new_n2442_.out[0] (.names)                            0.261     1.818
$abc$36592$new_n2441_.in[1] (.names)                             0.100     1.918
$abc$36592$new_n2441_.out[0] (.names)                            0.261     2.179
$abc$36592$new_n2473_.in[4] (.names)                             0.407     2.586
$abc$36592$new_n2473_.out[0] (.names)                            0.261     2.847
n3233.in[2] (.names)                                             0.397     3.244
n3233.out[0] (.names)                                            0.261     3.505
us23.d[3].D[0] (.latch)                                          0.000     3.505
data arrival time                                                          3.505

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[3].clk[0] (.latch)                                        0.547     0.547
clock uncertainty                                                0.000     0.547
cell setup time                                                 -0.066     0.481
data required time                                                         0.481
--------------------------------------------------------------------------------
data required time                                                         0.481
data arrival time                                                         -3.505
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.024


#Path 64
Startpoint: us21.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us03.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        0.477     0.477
us21.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1953_.in[0] (.names)                             0.287     0.889
$abc$36592$new_n1953_.out[0] (.names)                            0.261     1.150
$abc$36592$new_n1952_.in[1] (.names)                             0.100     1.250
$abc$36592$new_n1952_.out[0] (.names)                            0.261     1.511
$abc$36592$new_n1951_.in[3] (.names)                             0.264     1.775
$abc$36592$new_n1951_.out[0] (.names)                            0.261     2.036
$abc$36592$new_n1985_.in[2] (.names)                             0.332     2.368
$abc$36592$new_n1985_.out[0] (.names)                            0.261     2.629
n2913.in[1] (.names)                                             0.461     3.091
n2913.out[0] (.names)                                            0.261     3.352
us03.d[3].D[0] (.latch)                                          0.000     3.352
data arrival time                                                          3.352

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[3].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.352
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.019


#Path 65
Startpoint: us30.d[6].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[6].clk[0] (.latch)                                        0.617     0.617
us30.d[6].Q[0] (.latch) [clock-to-output]                        0.124     0.741
$abc$36592$new_n1827_.in[0] (.names)                             0.120     0.861
$abc$36592$new_n1827_.out[0] (.names)                            0.261     1.122
$abc$36592$new_n2334_.in[3] (.names)                             0.335     1.457
$abc$36592$new_n2334_.out[0] (.names)                            0.261     1.718
$abc$36592$new_n2333_.in[1] (.names)                             0.487     2.205
$abc$36592$new_n2333_.out[0] (.names)                            0.261     2.466
$abc$36592$new_n2371_.in[3] (.names)                             0.404     2.870
$abc$36592$new_n2371_.out[0] (.names)                            0.261     3.131
n3168.in[0] (.names)                                             0.100     3.231
n3168.out[0] (.names)                                            0.261     3.492
us21.d[6].D[0] (.latch)                                          0.000     3.492
data arrival time                                                          3.492

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[6].clk[0] (.latch)                                        0.541     0.541
clock uncertainty                                                0.000     0.541
cell setup time                                                 -0.066     0.475
data required time                                                         0.475
--------------------------------------------------------------------------------
data required time                                                         0.475
data arrival time                                                         -3.492
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.017


#Path 66
Startpoint: us21.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        0.546     0.546
us21.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.670
$abc$36592$new_n2197_.in[1] (.names)                             0.573     1.243
$abc$36592$new_n2197_.out[0] (.names)                            0.261     1.504
$abc$36592$new_n2196_.in[4] (.names)                             0.100     1.604
$abc$36592$new_n2196_.out[0] (.names)                            0.261     1.865
$abc$36592$new_n2195_.in[1] (.names)                             0.100     1.965
$abc$36592$new_n2195_.out[0] (.names)                            0.261     2.226
$abc$36592$new_n2237_.in[4] (.names)                             0.332     2.557
$abc$36592$new_n2237_.out[0] (.names)                            0.261     2.818
n3083.in[0] (.names)                                             0.409     3.227
n3083.out[0] (.names)                                            0.261     3.488
us13.d[5].D[0] (.latch)                                          0.000     3.488
data arrival time                                                          3.488

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[5].clk[0] (.latch)                                        0.539     0.539
clock uncertainty                                                0.000     0.539
cell setup time                                                 -0.066     0.473
data required time                                                         0.473
--------------------------------------------------------------------------------
data required time                                                         0.473
data arrival time                                                         -3.488
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.015


#Path 67
Startpoint: u0.w[2][28].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[2][28].clk[0] (.latch)                                      0.543     0.543
u0.w[2][28].Q[0] (.latch) [clock-to-output]                      0.124     0.667
$abc$36592$new_n1257_.in[1] (.names)                             0.434     1.101
$abc$36592$new_n1257_.out[0] (.names)                            0.261     1.362
n1038.in[2] (.names)                                             0.405     1.767
n1038.out[0] (.names)                                            0.261     2.028
$abc$36592$new_n1306_.in[1] (.names)                             0.477     2.505
$abc$36592$new_n1306_.out[0] (.names)                            0.261     2.766
$abc$36592$new_n1304_.in[0] (.names)                             0.100     2.866
$abc$36592$new_n1304_.out[0] (.names)                            0.261     3.127
n808.in[2] (.names)                                              0.100     3.227
n808.out[0] (.names)                                             0.261     3.488
u0.subword[6].D[0] (.latch)                                      0.000     3.488
data arrival time                                                          3.488

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[6].clk[0] (.latch)                                    0.544     0.544
clock uncertainty                                                0.000     0.544
cell setup time                                                 -0.066     0.478
data required time                                                         0.478
--------------------------------------------------------------------------------
data required time                                                         0.478
data arrival time                                                         -3.488
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.011


#Path 68
Startpoint: us21.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        0.546     0.546
us21.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.670
$abc$36592$new_n2197_.in[1] (.names)                             0.573     1.243
$abc$36592$new_n2197_.out[0] (.names)                            0.261     1.504
$abc$36592$new_n2196_.in[4] (.names)                             0.100     1.604
$abc$36592$new_n2196_.out[0] (.names)                            0.261     1.865
$abc$36592$new_n2195_.in[1] (.names)                             0.100     1.965
$abc$36592$new_n2195_.out[0] (.names)                            0.261     2.226
$abc$36592$new_n2219_.in[1] (.names)                             0.404     2.630
$abc$36592$new_n2219_.out[0] (.names)                            0.261     2.891
n3063.in[2] (.names)                                             0.334     3.225
n3063.out[0] (.names)                                            0.261     3.486
us13.d[1].D[0] (.latch)                                          0.000     3.486
data arrival time                                                          3.486

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[1].clk[0] (.latch)                                        0.547     0.547
clock uncertainty                                                0.000     0.547
cell setup time                                                 -0.066     0.481
data required time                                                         0.481
--------------------------------------------------------------------------------
data required time                                                         0.481
data arrival time                                                         -3.486
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.006


#Path 69
Startpoint: u0.w[1][4].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[1][4].clk[0] (.latch)                                       0.618     0.618
u0.w[1][4].Q[0] (.latch) [clock-to-output]                       0.124     0.742
$abc$36592$new_n1329_.in[2] (.names)                             0.709     1.451
$abc$36592$new_n1329_.out[0] (.names)                            0.261     1.712
n918.in[0] (.names)                                              0.100     1.812
n918.out[0] (.names)                                             0.261     2.073
$abc$36592$new_n1368_.in[4] (.names)                             0.758     2.832
$abc$36592$new_n1368_.out[0] (.names)                            0.261     3.093
n843.in[0] (.names)                                              0.100     3.193
n843.out[0] (.names)                                             0.261     3.454
u0.subword[13].D[0] (.latch)                                     0.000     3.454
data arrival time                                                          3.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[13].clk[0] (.latch)                                   0.543     0.543
clock uncertainty                                                0.000     0.543
cell setup time                                                 -0.066     0.477
data required time                                                         0.477
--------------------------------------------------------------------------------
data required time                                                         0.477
data arrival time                                                         -3.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.977


#Path 70
Startpoint: us21.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us03.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        0.477     0.477
us21.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1953_.in[0] (.names)                             0.287     0.889
$abc$36592$new_n1953_.out[0] (.names)                            0.261     1.150
$abc$36592$new_n1952_.in[1] (.names)                             0.100     1.250
$abc$36592$new_n1952_.out[0] (.names)                            0.261     1.511
$abc$36592$new_n1951_.in[3] (.names)                             0.264     1.775
$abc$36592$new_n1951_.out[0] (.names)                            0.261     2.036
$abc$36592$new_n2001_.in[5] (.names)                             0.333     2.369
$abc$36592$new_n2001_.out[0] (.names)                            0.261     2.630
n2928.in[1] (.names)                                             0.414     3.044
n2928.out[0] (.names)                                            0.261     3.305
us03.d[6].D[0] (.latch)                                          0.000     3.305
data arrival time                                                          3.305

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[6].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.305
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.973


#Path 71
Startpoint: us21.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us03.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        0.477     0.477
us21.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1953_.in[0] (.names)                             0.287     0.889
$abc$36592$new_n1953_.out[0] (.names)                            0.261     1.150
$abc$36592$new_n1952_.in[1] (.names)                             0.100     1.250
$abc$36592$new_n1952_.out[0] (.names)                            0.261     1.511
$abc$36592$new_n1951_.in[3] (.names)                             0.264     1.775
$abc$36592$new_n1951_.out[0] (.names)                            0.261     2.036
$abc$36592$new_n1980_.in[2] (.names)                             0.407     2.443
$abc$36592$new_n1980_.out[0] (.names)                            0.261     2.704
n2908.in[1] (.names)                                             0.338     3.042
n2908.out[0] (.names)                                            0.261     3.303
us03.d[2].D[0] (.latch)                                          0.000     3.303
data arrival time                                                          3.303

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[2].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.303
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.971


#Path 72
Startpoint: us21.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[7].clk[0] (.latch)                                        0.473     0.473
us21.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.597
$abc$36592$new_n2443_.in[3] (.names)                             0.357     0.954
$abc$36592$new_n2443_.out[0] (.names)                            0.261     1.215
$abc$36592$new_n2442_.in[4] (.names)                             0.341     1.557
$abc$36592$new_n2442_.out[0] (.names)                            0.261     1.818
$abc$36592$new_n2441_.in[1] (.names)                             0.100     1.918
$abc$36592$new_n2441_.out[0] (.names)                            0.261     2.179
$abc$36592$new_n2438_.in[0] (.names)                             0.407     2.586
$abc$36592$new_n2438_.out[0] (.names)                            0.261     2.847
n3218.in[0] (.names)                                             0.338     3.185
n3218.out[0] (.names)                                            0.261     3.446
us23.d[0].D[0] (.latch)                                          0.000     3.446
data arrival time                                                          3.446

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[0].clk[0] (.latch)                                        0.545     0.545
clock uncertainty                                                0.000     0.545
cell setup time                                                 -0.066     0.479
data required time                                                         0.479
--------------------------------------------------------------------------------
data required time                                                         0.479
data arrival time                                                         -3.446
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.967


#Path 73
Startpoint: us21.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us03.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        0.477     0.477
us21.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1953_.in[0] (.names)                             0.287     0.889
$abc$36592$new_n1953_.out[0] (.names)                            0.261     1.150
$abc$36592$new_n1952_.in[1] (.names)                             0.100     1.250
$abc$36592$new_n1952_.out[0] (.names)                            0.261     1.511
$abc$36592$new_n1951_.in[3] (.names)                             0.264     1.775
$abc$36592$new_n1951_.out[0] (.names)                            0.261     2.036
$abc$36592$new_n2006_.in[3] (.names)                             0.333     2.369
$abc$36592$new_n2006_.out[0] (.names)                            0.261     2.630
n2933.in[3] (.names)                                             0.404     3.034
n2933.out[0] (.names)                                            0.261     3.295
us03.d[7].D[0] (.latch)                                          0.000     3.295
data arrival time                                                          3.295

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[7].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.963


#Path 74
Startpoint: us21.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us03.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        0.477     0.477
us21.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1953_.in[0] (.names)                             0.287     0.889
$abc$36592$new_n1953_.out[0] (.names)                            0.261     1.150
$abc$36592$new_n1952_.in[1] (.names)                             0.100     1.250
$abc$36592$new_n1952_.out[0] (.names)                            0.261     1.511
$abc$36592$new_n1951_.in[3] (.names)                             0.264     1.775
$abc$36592$new_n1951_.out[0] (.names)                            0.261     2.036
$abc$36592$new_n1967_.in[5] (.names)                             0.333     2.369
$abc$36592$new_n1967_.out[0] (.names)                            0.261     2.630
n2898.in[0] (.names)                                             0.404     3.034
n2898.out[0] (.names)                                            0.261     3.295
us03.d[0].D[0] (.latch)                                          0.000     3.295
data arrival time                                                          3.295

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[0].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.963


#Path 75
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        0.616     0.616
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2131_.in[0] (.names)                             0.361     1.102
$abc$36592$new_n2131_.out[0] (.names)                            0.261     1.363
$abc$36592$new_n2130_.in[4] (.names)                             0.100     1.463
$abc$36592$new_n2130_.out[0] (.names)                            0.261     1.724
$abc$36592$new_n2129_.in[1] (.names)                             0.100     1.824
$abc$36592$new_n2129_.out[0] (.names)                            0.261     2.085
$abc$36592$new_n2177_.in[3] (.names)                             0.415     2.500
$abc$36592$new_n2177_.out[0] (.names)                            0.261     2.761
n3043.in[1] (.names)                                             0.415     3.176
n3043.out[0] (.names)                                            0.261     3.437
us12.d[5].D[0] (.latch)                                          0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[5].clk[0] (.latch)                                        0.546     0.546
clock uncertainty                                                0.000     0.546
cell setup time                                                 -0.066     0.480
data required time                                                         0.480
--------------------------------------------------------------------------------
data required time                                                         0.480
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.958


#Path 76
Startpoint: us23.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[1].clk[0] (.latch)                                        0.470     0.470
us23.d[1].Q[0] (.latch) [clock-to-output]                        0.124     0.594
$abc$36592$new_n2564_.in[0] (.names)                             1.198     1.792
$abc$36592$new_n2564_.out[0] (.names)                            0.261     2.053
$abc$36592$new_n2563_.in[1] (.names)                             0.100     2.153
$abc$36592$new_n2563_.out[0] (.names)                            0.261     2.414
$abc$36592$new_n2583_.in[3] (.names)                             0.397     2.810
$abc$36592$new_n2583_.out[0] (.names)                            0.261     3.071
n3308.in[0] (.names)                                             0.100     3.171
n3308.out[0] (.names)                                            0.261     3.432
us31.d[2].D[0] (.latch)                                          0.000     3.432
data arrival time                                                          3.432

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[2].clk[0] (.latch)                                        0.543     0.543
clock uncertainty                                                0.000     0.543
cell setup time                                                 -0.066     0.477
data required time                                                         0.477
--------------------------------------------------------------------------------
data required time                                                         0.477
data arrival time                                                         -3.432
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.955


#Path 77
Startpoint: us20.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        0.543     0.543
us20.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.667
$abc$36592$new_n1877_.in[0] (.names)                             0.349     1.016
$abc$36592$new_n1877_.out[0] (.names)                            0.261     1.277
$abc$36592$new_n2612_.in[3] (.names)                             0.337     1.614
$abc$36592$new_n2612_.out[0] (.names)                            0.261     1.875
$abc$36592$new_n2611_.in[1] (.names)                             0.100     1.975
$abc$36592$new_n2611_.out[0] (.names)                            0.261     2.236
$abc$36592$new_n2656_.in[4] (.names)                             0.333     2.569
$abc$36592$new_n2656_.out[0] (.names)                            0.261     2.830
n3368.in[0] (.names)                                             0.338     3.168
n3368.out[0] (.names)                                            0.261     3.429
us32.d[6].D[0] (.latch)                                          0.000     3.429
data arrival time                                                          3.429

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[6].clk[0] (.latch)                                        0.541     0.541
clock uncertainty                                                0.000     0.541
cell setup time                                                 -0.066     0.475
data required time                                                         0.475
--------------------------------------------------------------------------------
data required time                                                         0.475
data arrival time                                                         -3.429
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.954


#Path 78
Startpoint: us00.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        0.479     0.479
us00.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.603
$abc$36592$new_n1741_.in[1] (.names)                             0.504     1.106
$abc$36592$new_n1741_.out[0] (.names)                            0.261     1.367
$abc$36592$new_n1740_.in[1] (.names)                             0.100     1.467
$abc$36592$new_n1740_.out[0] (.names)                            0.261     1.728
$abc$36592$new_n1739_.in[3] (.names)                             0.100     1.828
$abc$36592$new_n1739_.out[0] (.names)                            0.261     2.089
$abc$36592$new_n1786_.in[1] (.names)                             0.265     2.354
$abc$36592$new_n1786_.out[0] (.names)                            0.261     2.615
n2803.in[0] (.names)                                             0.409     3.024
n2803.out[0] (.names)                                            0.261     3.285
us00.d[5].D[0] (.latch)                                          0.000     3.285
data arrival time                                                          3.285

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[5].clk[0] (.latch)                                        0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.285
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.954


#Path 79
Startpoint: u0.w[1][26].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[1][26].clk[0] (.latch)                                      0.544     0.544
u0.w[1][26].Q[0] (.latch) [clock-to-output]                      0.124     0.668
$abc$36592$new_n1271_.in[2] (.names)                             0.361     1.029
$abc$36592$new_n1271_.out[0] (.names)                            0.261     1.290
n1028.in[2] (.names)                                             0.338     1.628
n1028.out[0] (.names)                                            0.261     1.889
$abc$36592$new_n1279_.in[2] (.names)                             0.621     2.511
$abc$36592$new_n1279_.out[0] (.names)                            0.261     2.772
n783.in[0] (.names)                                              0.398     3.170
n783.out[0] (.names)                                             0.261     3.431
u0.subword[1].D[0] (.latch)                                      0.000     3.431
data arrival time                                                          3.431

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[1].clk[0] (.latch)                                    0.544     0.544
clock uncertainty                                                0.000     0.544
cell setup time                                                 -0.066     0.478
data required time                                                         0.478
--------------------------------------------------------------------------------
data required time                                                         0.478
data arrival time                                                         -3.431
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.952


#Path 80
Startpoint: us00.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        0.479     0.479
us00.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.603
$abc$36592$new_n1741_.in[1] (.names)                             0.504     1.106
$abc$36592$new_n1741_.out[0] (.names)                            0.261     1.367
$abc$36592$new_n1740_.in[1] (.names)                             0.100     1.467
$abc$36592$new_n1740_.out[0] (.names)                            0.261     1.728
$abc$36592$new_n1739_.in[3] (.names)                             0.100     1.828
$abc$36592$new_n1739_.out[0] (.names)                            0.261     2.089
$abc$36592$new_n1780_.in[0] (.names)                             0.401     2.491
$abc$36592$new_n1780_.out[0] (.names)                            0.261     2.752
n2798.in[0] (.names)                                             0.336     3.087
n2798.out[0] (.names)                                            0.261     3.348
us00.d[4].D[0] (.latch)                                          0.000     3.348
data arrival time                                                          3.348

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[4].clk[0] (.latch)                                        0.464     0.464
clock uncertainty                                                0.000     0.464
cell setup time                                                 -0.066     0.398
data required time                                                         0.398
--------------------------------------------------------------------------------
data required time                                                         0.398
data arrival time                                                         -3.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.950


#Path 81
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        0.616     0.616
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2131_.in[0] (.names)                             0.361     1.102
$abc$36592$new_n2131_.out[0] (.names)                            0.261     1.363
$abc$36592$new_n2130_.in[4] (.names)                             0.100     1.463
$abc$36592$new_n2130_.out[0] (.names)                            0.261     1.724
$abc$36592$new_n2129_.in[1] (.names)                             0.100     1.824
$abc$36592$new_n2129_.out[0] (.names)                            0.261     2.085
$abc$36592$new_n2858_.in[2] (.names)                             0.415     2.500
$abc$36592$new_n2858_.out[0] (.names)                            0.261     2.761
n3023.in[2] (.names)                                             0.405     3.166
n3023.out[0] (.names)                                            0.261     3.427
us12.d[1].D[0] (.latch)                                          0.000     3.427
data arrival time                                                          3.427

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[1].clk[0] (.latch)                                        0.545     0.545
clock uncertainty                                                0.000     0.545
cell setup time                                                 -0.066     0.479
data required time                                                         0.479
--------------------------------------------------------------------------------
data required time                                                         0.479
data arrival time                                                         -3.427
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.948


#Path 82
Startpoint: us21.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        0.546     0.546
us21.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.670
$abc$36592$new_n2197_.in[1] (.names)                             0.573     1.243
$abc$36592$new_n2197_.out[0] (.names)                            0.261     1.504
$abc$36592$new_n2196_.in[4] (.names)                             0.100     1.604
$abc$36592$new_n2196_.out[0] (.names)                            0.261     1.865
$abc$36592$new_n2195_.in[1] (.names)                             0.100     1.965
$abc$36592$new_n2195_.out[0] (.names)                            0.261     2.226
$abc$36592$new_n2244_.in[5] (.names)                             0.404     2.630
$abc$36592$new_n2244_.out[0] (.names)                            0.261     2.891
n3088.in[0] (.names)                                             0.330     3.220
n3088.out[0] (.names)                                            0.261     3.481
us13.d[6].D[0] (.latch)                                          0.000     3.481
data arrival time                                                          3.481

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[6].clk[0] (.latch)                                        0.606     0.606
clock uncertainty                                                0.000     0.606
cell setup time                                                 -0.066     0.540
data required time                                                         0.540
--------------------------------------------------------------------------------
data required time                                                         0.540
data arrival time                                                         -3.481
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.941


#Path 83
Startpoint: us01.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[5].clk[0] (.latch)                                        0.616     0.616
us01.d[5].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n1826_.in[1] (.names)                             0.431     1.170
$abc$36592$new_n1826_.out[0] (.names)                            0.261     1.431
$abc$36592$new_n2332_.in[3] (.names)                             0.100     1.531
$abc$36592$new_n2332_.out[0] (.names)                            0.261     1.792
$abc$36592$new_n2331_.in[1] (.names)                             0.100     1.892
$abc$36592$new_n2331_.out[0] (.names)                            0.261     2.153
$abc$36592$new_n2338_.in[5] (.names)                             0.563     2.716
$abc$36592$new_n2338_.out[0] (.names)                            0.261     2.977
n3143.in[0] (.names)                                             0.100     3.077
n3143.out[0] (.names)                                            0.261     3.338
us21.d[1].D[0] (.latch)                                          0.000     3.338
data arrival time                                                          3.338

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[1].clk[0] (.latch)                                        0.470     0.470
clock uncertainty                                                0.000     0.470
cell setup time                                                 -0.066     0.404
data required time                                                         0.404
--------------------------------------------------------------------------------
data required time                                                         0.404
data arrival time                                                         -3.338
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.934


#Path 84
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        0.616     0.616
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2131_.in[0] (.names)                             0.361     1.102
$abc$36592$new_n2131_.out[0] (.names)                            0.261     1.363
$abc$36592$new_n2130_.in[4] (.names)                             0.100     1.463
$abc$36592$new_n2130_.out[0] (.names)                            0.261     1.724
$abc$36592$new_n2129_.in[1] (.names)                             0.100     1.824
$abc$36592$new_n2129_.out[0] (.names)                            0.261     2.085
$abc$36592$new_n2172_.in[1] (.names)                             0.415     2.499
$abc$36592$new_n2172_.out[0] (.names)                            0.261     2.760
$abc$36592$new_n2169_.in[0] (.names)                             0.100     2.860
$abc$36592$new_n2169_.out[0] (.names)                            0.261     3.121
n3038.in[3] (.names)                                             0.100     3.221
n3038.out[0] (.names)                                            0.261     3.482
us12.d[4].D[0] (.latch)                                          0.000     3.482
data arrival time                                                          3.482

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        0.614     0.614
clock uncertainty                                                0.000     0.614
cell setup time                                                 -0.066     0.548
data required time                                                         0.548
--------------------------------------------------------------------------------
data required time                                                         0.548
data arrival time                                                         -3.482
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.934


#Path 85
Startpoint: u0.w[1][20].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[1][20].clk[0] (.latch)                                      0.472     0.472
u0.w[1][20].Q[0] (.latch) [clock-to-output]                      0.124     0.596
$abc$36592$new_n1540_.in[2] (.names)                             0.501     1.097
$abc$36592$new_n1540_.out[0] (.names)                            0.261     1.358
n998.in[0] (.names)                                              0.100     1.458
n998.out[0] (.names)                                             0.261     1.719
$abc$36592$new_n1571_.in[0] (.names)                             0.468     2.188
$abc$36592$new_n1571_.out[0] (.names)                            0.261     2.449
n2236.in[1] (.names)                                             0.700     3.149
n2236.out[0] (.names)                                            0.261     3.410
u0.subword[26].D[0] (.latch)                                     0.000     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[26].clk[0] (.latch)                                   0.543     0.543
clock uncertainty                                                0.000     0.543
cell setup time                                                 -0.066     0.477
data required time                                                         0.477
--------------------------------------------------------------------------------
data required time                                                         0.477
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.933


#Path 86
Startpoint: us10.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[3].clk[0] (.latch)                                        0.398     0.398
us10.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.522
$abc$36592$new_n2446_.in[0] (.names)                             0.425     0.947
$abc$36592$new_n2446_.out[0] (.names)                            0.261     1.208
$abc$36592$new_n2445_.in[4] (.names)                             0.100     1.308
$abc$36592$new_n2445_.out[0] (.names)                            0.261     1.569
$abc$36592$new_n2444_.in[1] (.names)                             0.404     1.973
$abc$36592$new_n2444_.out[0] (.names)                            0.261     2.234
$abc$36592$new_n2487_.in[2] (.names)                             0.551     2.785
$abc$36592$new_n2487_.out[0] (.names)                            0.261     3.046
n3243.in[0] (.names)                                             0.100     3.146
n3243.out[0] (.names)                                            0.261     3.407
us23.d[5].D[0] (.latch)                                          0.000     3.407
data arrival time                                                          3.407

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[5].clk[0] (.latch)                                        0.541     0.541
clock uncertainty                                                0.000     0.541
cell setup time                                                 -0.066     0.475
data required time                                                         0.475
--------------------------------------------------------------------------------
data required time                                                         0.475
data arrival time                                                         -3.407
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.932


#Path 87
Startpoint: us00.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        0.479     0.479
us00.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.603
$abc$36592$new_n1741_.in[1] (.names)                             0.504     1.106
$abc$36592$new_n1741_.out[0] (.names)                            0.261     1.367
$abc$36592$new_n2510_.in[2] (.names)                             0.337     1.705
$abc$36592$new_n2510_.out[0] (.names)                            0.261     1.966
$abc$36592$new_n2548_.in[0] (.names)                             0.895     2.861
$abc$36592$new_n2548_.out[0] (.names)                            0.261     3.122
n3288.in[0] (.names)                                             0.100     3.222
n3288.out[0] (.names)                                            0.261     3.483
us30.d[6].D[0] (.latch)                                          0.000     3.483
data arrival time                                                          3.483

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[6].clk[0] (.latch)                                        0.617     0.617
clock uncertainty                                                0.000     0.617
cell setup time                                                 -0.066     0.551
data required time                                                         0.551
--------------------------------------------------------------------------------
data required time                                                         0.551
data arrival time                                                         -3.483
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.932


#Path 88
Startpoint: us22.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.616     0.616
us22.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2256_.in[3] (.names)                             0.496     1.236
$abc$36592$new_n2256_.out[0] (.names)                            0.261     1.497
$abc$36592$new_n2255_.in[4] (.names)                             0.264     1.761
$abc$36592$new_n2255_.out[0] (.names)                            0.261     2.022
$abc$36592$new_n2254_.in[1] (.names)                             0.100     2.122
$abc$36592$new_n2254_.out[0] (.names)                            0.261     2.383
$abc$36592$new_n2306_.in[4] (.names)                             0.474     2.858
$abc$36592$new_n2306_.out[0] (.names)                            0.261     3.119
n3128.in[0] (.names)                                             0.100     3.219
n3128.out[0] (.names)                                            0.261     3.480
us20.d[6].D[0] (.latch)                                          0.000     3.480
data arrival time                                                          3.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[6].clk[0] (.latch)                                        0.617     0.617
clock uncertainty                                                0.000     0.617
cell setup time                                                 -0.066     0.551
data required time                                                         0.551
--------------------------------------------------------------------------------
data required time                                                         0.551
data arrival time                                                         -3.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.929


#Path 89
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        0.616     0.616
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2131_.in[0] (.names)                             0.361     1.102
$abc$36592$new_n2131_.out[0] (.names)                            0.261     1.363
$abc$36592$new_n2130_.in[4] (.names)                             0.100     1.463
$abc$36592$new_n2130_.out[0] (.names)                            0.261     1.724
$abc$36592$new_n2129_.in[1] (.names)                             0.100     1.824
$abc$36592$new_n2129_.out[0] (.names)                            0.261     2.085
$abc$36592$new_n2183_.in[1] (.names)                             0.411     2.495
$abc$36592$new_n2183_.out[0] (.names)                            0.261     2.756
$abc$36592$new_n2182_.in[0] (.names)                             0.100     2.856
$abc$36592$new_n2182_.out[0] (.names)                            0.261     3.117
n3048.in[2] (.names)                                             0.100     3.217
n3048.out[0] (.names)                                            0.261     3.478
us12.d[6].D[0] (.latch)                                          0.000     3.478
data arrival time                                                          3.478

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[6].clk[0] (.latch)                                        0.617     0.617
clock uncertainty                                                0.000     0.617
cell setup time                                                 -0.066     0.551
data required time                                                         0.551
--------------------------------------------------------------------------------
data required time                                                         0.551
data arrival time                                                         -3.478
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.927


#Path 90
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        0.616     0.616
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n2131_.in[0] (.names)                             0.361     1.102
$abc$36592$new_n2131_.out[0] (.names)                            0.261     1.363
$abc$36592$new_n2130_.in[4] (.names)                             0.100     1.463
$abc$36592$new_n2130_.out[0] (.names)                            0.261     1.724
$abc$36592$new_n2129_.in[1] (.names)                             0.100     1.824
$abc$36592$new_n2129_.out[0] (.names)                            0.261     2.085
$abc$36592$new_n2165_.in[5] (.names)                             0.340     2.424
$abc$36592$new_n2165_.out[0] (.names)                            0.261     2.685
$abc$36592$new_n2163_.in[0] (.names)                             0.100     2.785
$abc$36592$new_n2163_.out[0] (.names)                            0.261     3.046
n3033.in[2] (.names)                                             0.100     3.146
n3033.out[0] (.names)                                            0.261     3.407
us12.d[3].D[0] (.latch)                                          0.000     3.407
data arrival time                                                          3.407

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[3].clk[0] (.latch)                                        0.547     0.547
clock uncertainty                                                0.000     0.547
cell setup time                                                 -0.066     0.481
data required time                                                         0.481
--------------------------------------------------------------------------------
data required time                                                         0.481
data arrival time                                                         -3.407
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.927


#Path 91
Startpoint: us12.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[7].clk[0] (.latch)                                        0.687     0.687
us12.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.811
$abc$36592$new_n1807_.in[3] (.names)                             0.761     1.572
$abc$36592$new_n1807_.out[0] (.names)                            0.261     1.833
$abc$36592$new_n1805_.in[1] (.names)                             0.100     1.933
$abc$36592$new_n1805_.out[0] (.names)                            0.261     2.194
$abc$36592$new_n1858_.in[4] (.names)                             0.412     2.607
$abc$36592$new_n1858_.out[0] (.names)                            0.261     2.868
n2848.in[0] (.names)                                             0.337     3.204
n2848.out[0] (.names)                                            0.261     3.465
us01.d[6].D[0] (.latch)                                          0.000     3.465
data arrival time                                                          3.465

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[6].clk[0] (.latch)                                        0.616     0.616
clock uncertainty                                                0.000     0.616
cell setup time                                                 -0.066     0.550
data required time                                                         0.550
--------------------------------------------------------------------------------
data required time                                                         0.550
data arrival time                                                         -3.465
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.916


#Path 92
Startpoint: us23.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[1].clk[0] (.latch)                                        0.470     0.470
us23.d[1].Q[0] (.latch) [clock-to-output]                        0.124     0.594
$abc$36592$new_n2564_.in[0] (.names)                             1.198     1.792
$abc$36592$new_n2564_.out[0] (.names)                            0.261     2.053
$abc$36592$new_n2563_.in[1] (.names)                             0.100     2.153
$abc$36592$new_n2563_.out[0] (.names)                            0.261     2.414
$abc$36592$new_n2602_.in[2] (.names)                             0.265     2.679
$abc$36592$new_n2602_.out[0] (.names)                            0.261     2.940
n3328.in[3] (.names)                                             0.264     3.204
n3328.out[0] (.names)                                            0.261     3.465
us31.d[6].D[0] (.latch)                                          0.000     3.465
data arrival time                                                          3.465

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[6].clk[0] (.latch)                                        0.617     0.617
clock uncertainty                                                0.000     0.617
cell setup time                                                 -0.066     0.551
data required time                                                         0.551
--------------------------------------------------------------------------------
data required time                                                         0.551
data arrival time                                                         -3.465
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.914


#Path 93
Startpoint: us31.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[0].clk[0] (.latch)                                        0.618     0.618
us31.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.742
$abc$36592$new_n1883_.in[4] (.names)                             1.123     1.866
$abc$36592$new_n1883_.out[0] (.names)                            0.261     2.127
$abc$36592$new_n1882_.in[1] (.names)                             0.100     2.227
$abc$36592$new_n1882_.out[0] (.names)                            0.261     2.488
$abc$36592$new_n1935_.in[1] (.names)                             0.334     2.821
$abc$36592$new_n1935_.out[0] (.names)                            0.261     3.082
n2888.in[0] (.names)                                             0.100     3.182
n2888.out[0] (.names)                                            0.261     3.443
us02.d[6].D[0] (.latch)                                          0.000     3.443
data arrival time                                                          3.443

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[6].clk[0] (.latch)                                        0.606     0.606
clock uncertainty                                                0.000     0.606
cell setup time                                                 -0.066     0.540
data required time                                                         0.540
--------------------------------------------------------------------------------
data required time                                                         0.540
data arrival time                                                         -3.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.903


#Path 94
Startpoint: us03.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[4].clk[0] (.latch)                                        0.405     0.405
us03.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.529
$abc$36592$new_n2668_.in[1] (.names)                             0.283     0.813
$abc$36592$new_n2668_.out[0] (.names)                            0.261     1.074
$abc$36592$new_n2667_.in[4] (.names)                             0.100     1.174
$abc$36592$new_n2667_.out[0] (.names)                            0.261     1.435
$abc$36592$new_n2666_.in[1] (.names)                             0.341     1.776
$abc$36592$new_n2666_.out[0] (.names)                            0.261     2.037
$abc$36592$new_n2719_.in[2] (.names)                             0.341     2.378
$abc$36592$new_n2719_.out[0] (.names)                            0.261     2.639
n3413.in[3] (.names)                                             0.406     3.046
n3413.out[0] (.names)                                            0.261     3.307
us33.d[7].D[0] (.latch)                                          0.000     3.307
data arrival time                                                          3.307

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[7].clk[0] (.latch)                                        0.471     0.471
clock uncertainty                                                0.000     0.471
cell setup time                                                 -0.066     0.405
data required time                                                         0.405
--------------------------------------------------------------------------------
data required time                                                         0.405
data arrival time                                                         -3.307
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.901


#Path 95
Startpoint: us21.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[7].clk[0] (.latch)                                        0.473     0.473
us21.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.597
$abc$36592$new_n2443_.in[3] (.names)                             0.357     0.954
$abc$36592$new_n2443_.out[0] (.names)                            0.261     1.215
$abc$36592$new_n2442_.in[4] (.names)                             0.341     1.557
$abc$36592$new_n2442_.out[0] (.names)                            0.261     1.818
$abc$36592$new_n2441_.in[1] (.names)                             0.100     1.918
$abc$36592$new_n2441_.out[0] (.names)                            0.261     2.179
$abc$36592$new_n2494_.in[1] (.names)                             0.332     2.511
$abc$36592$new_n2494_.out[0] (.names)                            0.261     2.772
n3253.in[3] (.names)                                             0.340     3.112
n3253.out[0] (.names)                                            0.261     3.373
us23.d[7].D[0] (.latch)                                          0.000     3.373
data arrival time                                                          3.373

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[7].clk[0] (.latch)                                        0.545     0.545
clock uncertainty                                                0.000     0.545
cell setup time                                                 -0.066     0.479
data required time                                                         0.479
--------------------------------------------------------------------------------
data required time                                                         0.479
data arrival time                                                         -3.373
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.894


#Path 96
Startpoint: us20.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        0.543     0.543
us20.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.667
$abc$36592$new_n2382_.in[2] (.names)                             0.973     1.640
$abc$36592$new_n2382_.out[0] (.names)                            0.261     1.901
$abc$36592$new_n2381_.in[1] (.names)                             0.100     2.001
$abc$36592$new_n2381_.out[0] (.names)                            0.261     2.262
$abc$36592$new_n2424_.in[5] (.names)                             0.412     2.674
$abc$36592$new_n2424_.out[0] (.names)                            0.261     2.935
n3203.in[0] (.names)                                             0.100     3.035
n3203.out[0] (.names)                                            0.261     3.296
us22.d[5].D[0] (.latch)                                          0.000     3.296
data arrival time                                                          3.296

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[5].clk[0] (.latch)                                        0.471     0.471
clock uncertainty                                                0.000     0.471
cell setup time                                                 -0.066     0.405
data required time                                                         0.405
--------------------------------------------------------------------------------
data required time                                                         0.405
data arrival time                                                         -3.296
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.891


#Path 97
Startpoint: us20.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        0.543     0.543
us20.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.667
$abc$36592$new_n2382_.in[2] (.names)                             0.973     1.640
$abc$36592$new_n2382_.out[0] (.names)                            0.261     1.901
$abc$36592$new_n2381_.in[1] (.names)                             0.100     2.001
$abc$36592$new_n2381_.out[0] (.names)                            0.261     2.262
$abc$36592$new_n2411_.in[5] (.names)                             0.412     2.674
$abc$36592$new_n2411_.out[0] (.names)                            0.261     2.935
n3188.in[0] (.names)                                             0.100     3.035
n3188.out[0] (.names)                                            0.261     3.296
us22.d[2].D[0] (.latch)                                          0.000     3.296
data arrival time                                                          3.296

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[2].clk[0] (.latch)                                        0.473     0.473
clock uncertainty                                                0.000     0.473
cell setup time                                                 -0.066     0.407
data required time                                                         0.407
--------------------------------------------------------------------------------
data required time                                                         0.407
data arrival time                                                         -3.296
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.889


#Path 98
Startpoint: us11.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[4].clk[0] (.latch)                                        0.470     0.470
us11.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.594
$abc$36592$new_n1752_.in[0] (.names)                             0.351     0.945
$abc$36592$new_n1752_.out[0] (.names)                            0.261     1.206
$abc$36592$new_n2503_.in[3] (.names)                             0.341     1.548
$abc$36592$new_n2503_.out[0] (.names)                            0.261     1.809
$abc$36592$new_n2502_.in[1] (.names)                             0.100     1.909
$abc$36592$new_n2502_.out[0] (.names)                            0.261     2.170
$abc$36592$new_n2542_.in[1] (.names)                             0.267     2.437
$abc$36592$new_n2542_.out[0] (.names)                            0.261     2.698
n3283.in[3] (.names)                                             0.405     3.103
n3283.out[0] (.names)                                            0.261     3.364
us30.d[5].D[0] (.latch)                                          0.000     3.364
data arrival time                                                          3.364

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[5].clk[0] (.latch)                                        0.541     0.541
clock uncertainty                                                0.000     0.541
cell setup time                                                 -0.066     0.475
data required time                                                         0.475
--------------------------------------------------------------------------------
data required time                                                         0.475
data arrival time                                                         -3.364
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.889


#Path 99
Startpoint: u0.w[1][26].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[1][26].clk[0] (.latch)                                      0.544     0.544
u0.w[1][26].Q[0] (.latch) [clock-to-output]                      0.124     0.668
$abc$36592$new_n1271_.in[2] (.names)                             0.361     1.029
$abc$36592$new_n1271_.out[0] (.names)                            0.261     1.290
n1028.in[2] (.names)                                             0.338     1.628
n1028.out[0] (.names)                                            0.261     1.889
$abc$36592$new_n2852_.in[0] (.names)                             0.621     2.511
$abc$36592$new_n2852_.out[0] (.names)                            0.261     2.772
n798.in[3] (.names)                                              0.331     3.103
n798.out[0] (.names)                                             0.261     3.364
u0.subword[4].D[0] (.latch)                                      0.000     3.364
data arrival time                                                          3.364

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[4].clk[0] (.latch)                                    0.542     0.542
clock uncertainty                                                0.000     0.542
cell setup time                                                 -0.066     0.476
data required time                                                         0.476
--------------------------------------------------------------------------------
data required time                                                         0.476
data arrival time                                                         -3.364
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.888


#Path 100
Startpoint: us21.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us03.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        0.477     0.477
us21.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1953_.in[0] (.names)                             0.287     0.889
$abc$36592$new_n1953_.out[0] (.names)                            0.261     1.150
$abc$36592$new_n1952_.in[1] (.names)                             0.100     1.250
$abc$36592$new_n1952_.out[0] (.names)                            0.261     1.511
$abc$36592$new_n1951_.in[3] (.names)                             0.264     1.775
$abc$36592$new_n1951_.out[0] (.names)                            0.261     2.036
$abc$36592$new_n1999_.in[2] (.names)                             0.333     2.369
$abc$36592$new_n1999_.out[0] (.names)                            0.261     2.630
n2923.in[0] (.names)                                             0.335     2.965
n2923.out[0] (.names)                                            0.261     3.226
us03.d[5].D[0] (.latch)                                          0.000     3.226
data arrival time                                                          3.226

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[5].clk[0] (.latch)                                        0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -3.226
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.887


#End of timing report
