Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date             : Mon May  7 19:20:51 2018
| Host             : lx25 running 64-bit SUSE Linux Enterprise Desktop 12 SP2
| Command          : report_power -file soc_project_wrapper_power_routed.rpt -pb soc_project_wrapper_power_summary_routed.pb -rpx soc_project_wrapper_power_routed.rpx
| Design           : soc_project_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.836        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.687        |
| Device Static (W)        | 0.149        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.8         |
| Junction Temperature (C) | 46.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.015 |        5 |       --- |             --- |
| Slice Logic             |     0.009 |    11182 |       --- |             --- |
|   LUT as Logic          |     0.008 |     3653 |     53200 |            6.87 |
|   CARRY4                |     0.001 |      280 |     13300 |            2.11 |
|   Register              |    <0.001 |     6015 |    106400 |            5.65 |
|   F7/F8 Muxes           |    <0.001 |       64 |     53200 |            0.12 |
|   LUT as Shift Register |    <0.001 |       66 |     17400 |            0.38 |
|   Others                |     0.000 |      227 |       --- |             --- |
| Signals                 |     0.010 |     9090 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |       140 |            0.36 |
| MMCM                    |     0.121 |        1 |         4 |           25.00 |
| I/O                     |     0.003 |        9 |       200 |            4.50 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.149 |          |           |                 |
| Total                   |     1.836 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.050 |       0.035 |      0.016 |
| Vccaux    |       1.800 |     0.083 |       0.067 |      0.016 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.750 |       0.718 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------+----------------------------------------------------------------+-----------------+
| Clock             | Domain                                                         | Constraint (ns) |
+-------------------+----------------------------------------------------------------+-----------------+
| clk_feedback      | soc_project_i/zed_audio_0/U0/i_clocking/clk_feedback           |            50.0 |
| clk_fpga_0        | soc_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| zed_audio_clk_48M | soc_project_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M      |            20.8 |
+-------------------+----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| soc_project_wrapper                              |     1.687 |
|   soc_project_i                                  |     1.684 |
|     FILTER_IIR_0                                 |     0.027 |
|       U0                                         |     0.027 |
|         FILTER_IIR_v1_0_S00_AXI_inst             |     0.027 |
|           Filter_Top_Level_inst                  |     0.024 |
|             IIR_BP_L                             |     0.004 |
|               mul                                |     0.003 |
|             IIR_BP_R                             |     0.004 |
|               mul                                |     0.002 |
|             IIR_HP_L                             |     0.004 |
|               mul                                |     0.002 |
|             IIR_HP_R                             |     0.004 |
|               mul                                |     0.002 |
|             IIR_LP_L                             |     0.004 |
|               mul                                |     0.002 |
|             IIR_LP_R                             |     0.004 |
|               mul                                |     0.002 |
|     processing_system7_0                         |     1.530 |
|       inst                                       |     1.530 |
|     ps7_0_axi_periph                             |     0.004 |
|       s00_couplers                               |     0.004 |
|         auto_pc                                  |     0.004 |
|           inst                                   |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.004 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.001 |
|                 gen_simple_ar.ar_pipe            |    <0.001 |
|                 gen_simple_aw.aw_pipe            |    <0.001 |
|                 gen_simple_b.b_pipe              |    <0.001 |
|                 gen_simple_r.r_pipe              |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     rst_ps7_0_100M                               |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
|     xlconstant_0                                 |     0.000 |
|     zed_audio_0                                  |     0.123 |
|       U0                                         |     0.123 |
|         Inst_adau1761_izedboard                  |     0.002 |
|           Inst_i2c                               |    <0.001 |
|             Inst_adau1761_configuraiton_data     |    <0.001 |
|             Inst_i3c2                            |    <0.001 |
|           Inst_i2s_data_interface                |    <0.001 |
|           i_ADAU1761_interface                   |    <0.001 |
|           i_i2s_sda_obuf                         |     0.000 |
|         i_clocking                               |     0.121 |
+--------------------------------------------------+-----------+


