

================================================================
== Vivado HLS Report for 'selu_float_float_selu3_config_struct_s'
================================================================
* Date:           Sun Jul 18 16:07:16 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.480 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       11|       11| 55.000 ns | 55.000 ns |    3|    3| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_1_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 13 'read' 'data_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_0_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 14 'read' 'data_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.64ns)   --->   "%tmp_3 = fcmp oge float %data_0_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 15 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [2/2] (1.64ns)   --->   "%tmp_6 = fcmp oge float %data_1_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 16 'fcmp' 'tmp_6' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.48>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%data_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_3_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 17 'read' 'data_3_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%data_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_2_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 18 'read' 'data_2_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%bitcast_ln776 = bitcast float %data_0_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 19 'bitcast' 'bitcast_ln776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 20 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln776 = trunc i32 %bitcast_ln776 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 21 'trunc' 'trunc_ln776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.58ns)   --->   "%icmp_ln776 = icmp ne i8 %tmp_2, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 22 'icmp' 'icmp_ln776' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.75ns)   --->   "%icmp_ln776_1 = icmp eq i23 %trunc_ln776, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 23 'icmp' 'icmp_ln776_1' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln776)   --->   "%or_ln776 = or i1 %icmp_ln776_1, %icmp_ln776" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 24 'or' 'or_ln776' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/2] (1.64ns)   --->   "%tmp_3 = fcmp oge float %data_0_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 25 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776 = and i1 %or_ln776, %tmp_3" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 26 'and' 'and_ln776' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %and_ln776, label %0, label %1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [3/3] (4.48ns)   --->   "%tmp_1 = fmul float %data_0_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 28 'fmul' 'tmp_1' <Predicate = (!and_ln776)> <Delay = 4.48> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [3/3] (4.48ns)   --->   "%tmp_4 = fmul float %data_0_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 29 'fmul' 'tmp_4' <Predicate = (and_ln776)> <Delay = 4.48> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln776_1 = bitcast float %data_1_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 30 'bitcast' 'bitcast_ln776_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_1, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 31 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln776_1 = trunc i32 %bitcast_ln776_1 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 32 'trunc' 'trunc_ln776_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.58ns)   --->   "%icmp_ln776_2 = icmp ne i8 %tmp_5, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 33 'icmp' 'icmp_ln776_2' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.75ns)   --->   "%icmp_ln776_3 = icmp eq i23 %trunc_ln776_1, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 34 'icmp' 'icmp_ln776_3' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_1)   --->   "%or_ln776_1 = or i1 %icmp_ln776_3, %icmp_ln776_2" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 35 'or' 'or_ln776_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (1.64ns)   --->   "%tmp_6 = fcmp oge float %data_1_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 36 'fcmp' 'tmp_6' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_1 = and i1 %or_ln776_1, %tmp_6" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 37 'and' 'and_ln776_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %and_ln776_1, label %2, label %4" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (4.47ns)   --->   "%tmp_1_1 = fmul float %data_1_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 39 'fmul' 'tmp_1_1' <Predicate = (!and_ln776_1)> <Delay = 4.47> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [3/3] (4.47ns)   --->   "%tmp_4_1 = fmul float %data_1_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 40 'fmul' 'tmp_4_1' <Predicate = (and_ln776_1)> <Delay = 4.47> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [2/2] (1.64ns)   --->   "%tmp_8 = fcmp oge float %data_2_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 41 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [2/2] (1.64ns)   --->   "%tmp_s = fcmp oge float %data_3_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 42 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.48>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%data_4_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_4_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 43 'read' 'data_4_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/3] (4.08ns)   --->   "%tmp_1 = fmul float %data_0_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 44 'fmul' 'tmp_1' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [2/3] (4.08ns)   --->   "%tmp_4 = fmul float %data_0_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 45 'fmul' 'tmp_4' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/3] (4.08ns)   --->   "%tmp_1_1 = fmul float %data_1_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 46 'fmul' 'tmp_1_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [2/3] (4.08ns)   --->   "%tmp_4_1 = fmul float %data_1_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 47 'fmul' 'tmp_4_1' <Predicate = (and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln776_2 = bitcast float %data_2_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 48 'bitcast' 'bitcast_ln776_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_2, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 49 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln776_2 = trunc i32 %bitcast_ln776_2 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 50 'trunc' 'trunc_ln776_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.58ns)   --->   "%icmp_ln776_4 = icmp ne i8 %tmp_7, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 51 'icmp' 'icmp_ln776_4' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.75ns)   --->   "%icmp_ln776_5 = icmp eq i23 %trunc_ln776_2, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 52 'icmp' 'icmp_ln776_5' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_2)   --->   "%or_ln776_2 = or i1 %icmp_ln776_5, %icmp_ln776_4" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 53 'or' 'or_ln776_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/2] (1.64ns)   --->   "%tmp_8 = fcmp oge float %data_2_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 54 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_2 = and i1 %or_ln776_2, %tmp_8" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 55 'and' 'and_ln776_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %and_ln776_2, label %5, label %7" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [3/3] (4.48ns)   --->   "%tmp_1_2 = fmul float %data_2_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 57 'fmul' 'tmp_1_2' <Predicate = (!and_ln776_2)> <Delay = 4.48> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [3/3] (4.48ns)   --->   "%tmp_4_2 = fmul float %data_2_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 58 'fmul' 'tmp_4_2' <Predicate = (and_ln776_2)> <Delay = 4.48> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln776_3 = bitcast float %data_3_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 59 'bitcast' 'bitcast_ln776_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_3, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 60 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln776_3 = trunc i32 %bitcast_ln776_3 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 61 'trunc' 'trunc_ln776_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.58ns)   --->   "%icmp_ln776_6 = icmp ne i8 %tmp_9, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 62 'icmp' 'icmp_ln776_6' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.75ns)   --->   "%icmp_ln776_7 = icmp eq i23 %trunc_ln776_3, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 63 'icmp' 'icmp_ln776_7' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_3)   --->   "%or_ln776_3 = or i1 %icmp_ln776_7, %icmp_ln776_6" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 64 'or' 'or_ln776_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/2] (1.64ns)   --->   "%tmp_s = fcmp oge float %data_3_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 65 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_3 = and i1 %or_ln776_3, %tmp_s" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 66 'and' 'and_ln776_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %and_ln776_3, label %8, label %10" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [3/3] (4.47ns)   --->   "%tmp_1_3 = fmul float %data_3_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 68 'fmul' 'tmp_1_3' <Predicate = (!and_ln776_3)> <Delay = 4.47> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [3/3] (4.47ns)   --->   "%tmp_4_3 = fmul float %data_3_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 69 'fmul' 'tmp_4_3' <Predicate = (and_ln776_3)> <Delay = 4.47> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [2/2] (1.64ns)   --->   "%tmp_11 = fcmp oge float %data_4_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 70 'fcmp' 'tmp_11' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.48>
ST_4 : Operation 71 [1/3] (4.08ns)   --->   "%tmp_1 = fmul float %data_0_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 71 'fmul' 'tmp_1' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/3] (4.08ns)   --->   "%tmp_4 = fmul float %data_0_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 72 'fmul' 'tmp_4' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/3] (4.08ns)   --->   "%tmp_1_1 = fmul float %data_1_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 73 'fmul' 'tmp_1_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/3] (4.08ns)   --->   "%tmp_4_1 = fmul float %data_1_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 74 'fmul' 'tmp_4_1' <Predicate = (and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [2/3] (4.08ns)   --->   "%tmp_1_2 = fmul float %data_2_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 75 'fmul' 'tmp_1_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [2/3] (4.08ns)   --->   "%tmp_4_2 = fmul float %data_2_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 76 'fmul' 'tmp_4_2' <Predicate = (and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [2/3] (4.08ns)   --->   "%tmp_1_3 = fmul float %data_3_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 77 'fmul' 'tmp_1_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [2/3] (4.08ns)   --->   "%tmp_4_3 = fmul float %data_3_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 78 'fmul' 'tmp_4_3' <Predicate = (and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln776_4 = bitcast float %data_4_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 79 'bitcast' 'bitcast_ln776_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_4, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 80 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln776_4 = trunc i32 %bitcast_ln776_4 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 81 'trunc' 'trunc_ln776_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.58ns)   --->   "%icmp_ln776_8 = icmp ne i8 %tmp_10, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 82 'icmp' 'icmp_ln776_8' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.75ns)   --->   "%icmp_ln776_9 = icmp eq i23 %trunc_ln776_4, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 83 'icmp' 'icmp_ln776_9' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_4)   --->   "%or_ln776_4 = or i1 %icmp_ln776_9, %icmp_ln776_8" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 84 'or' 'or_ln776_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/2] (1.64ns)   --->   "%tmp_11 = fcmp oge float %data_4_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 85 'fcmp' 'tmp_11' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_4 = and i1 %or_ln776_4, %tmp_11" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 86 'and' 'and_ln776_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %and_ln776_4, label %11, label %13" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [3/3] (4.48ns)   --->   "%tmp_1_4 = fmul float %data_4_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 88 'fmul' 'tmp_1_4' <Predicate = (!and_ln776_4)> <Delay = 4.48> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [3/3] (4.48ns)   --->   "%tmp_4_4 = fmul float %data_4_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 89 'fmul' 'tmp_4_4' <Predicate = (and_ln776_4)> <Delay = 4.48> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.08>
ST_5 : Operation 90 [3/3] (4.08ns)   --->   "%x_assign = fmul float %tmp_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 90 'fmul' 'x_assign' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [3/3] (4.08ns)   --->   "%x_assign_1 = fmul float %tmp_1_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 91 'fmul' 'x_assign_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/3] (4.08ns)   --->   "%tmp_1_2 = fmul float %data_2_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 92 'fmul' 'tmp_1_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/3] (4.08ns)   --->   "%tmp_4_2 = fmul float %data_2_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 93 'fmul' 'tmp_4_2' <Predicate = (and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/3] (4.08ns)   --->   "%tmp_1_3 = fmul float %data_3_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 94 'fmul' 'tmp_1_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/3] (4.08ns)   --->   "%tmp_4_3 = fmul float %data_3_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 95 'fmul' 'tmp_4_3' <Predicate = (and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [2/3] (4.08ns)   --->   "%tmp_1_4 = fmul float %data_4_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 96 'fmul' 'tmp_1_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [2/3] (4.08ns)   --->   "%tmp_4_4 = fmul float %data_4_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 97 'fmul' 'tmp_4_4' <Predicate = (and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.08>
ST_6 : Operation 98 [2/3] (4.08ns)   --->   "%x_assign = fmul float %tmp_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 98 'fmul' 'x_assign' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [2/3] (4.08ns)   --->   "%x_assign_1 = fmul float %tmp_1_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 99 'fmul' 'x_assign_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [3/3] (4.08ns)   --->   "%x_assign_2 = fmul float %tmp_1_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 100 'fmul' 'x_assign_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [3/3] (4.08ns)   --->   "%x_assign_3 = fmul float %tmp_1_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 101 'fmul' 'x_assign_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/3] (4.08ns)   --->   "%tmp_1_4 = fmul float %data_4_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 102 'fmul' 'tmp_1_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/3] (4.08ns)   --->   "%tmp_4_4 = fmul float %data_4_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 103 'fmul' 'tmp_4_4' <Predicate = (and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.47>
ST_7 : Operation 104 [1/3] (4.08ns)   --->   "%x_assign = fmul float %tmp_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 104 'fmul' 'x_assign' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/3] (4.08ns)   --->   "%x_assign_1 = fmul float %tmp_1_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 105 'fmul' 'x_assign_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [2/3] (4.08ns)   --->   "%x_assign_2 = fmul float %tmp_1_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 106 'fmul' 'x_assign_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [2/3] (4.08ns)   --->   "%x_assign_3 = fmul float %tmp_1_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 107 'fmul' 'x_assign_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [3/3] (4.47ns)   --->   "%x_assign_4 = fmul float %tmp_1_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 108 'fmul' 'x_assign_4' <Predicate = (!and_ln776_4)> <Delay = 4.47> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.08>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 109 'bitcast' 'p_Val2_s' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 110 'bitselect' 'p_Result_s' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 111 'partselect' 'tmp_V' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 112 'trunc' 'tmp_V_1' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 113 'bitconcatenate' 'mantissa_V' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 114 'zext' 'zext_ln682' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 115 'zext' 'zext_ln339' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.48ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 116 'add' 'add_ln339' <Predicate = (!and_ln776)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 117 'bitselect' 'isNeg' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.48ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 118 'sub' 'sub_ln1311' <Predicate = (!and_ln776)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 119 'sext' 'sext_ln1311' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 120 'select' 'ush' <Predicate = (!and_ln776)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 121 'sext' 'sext_ln1311_1' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%sext_ln1311_10 = sext i9 %ush to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 122 'sext' 'sext_ln1311_10' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 123 'zext' 'zext_ln1287' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 124 'lshr' 'r_V' <Predicate = (!and_ln776)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 125 'shl' 'r_V_1' <Predicate = (!and_ln776)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 126 'bitselect' 'tmp_15' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%zext_ln662 = zext i1 %tmp_15 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 127 'zext' 'zext_ln662' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 128 'partselect' 'tmp_12' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_25 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 129 'select' 'p_Val2_25' <Predicate = (!and_ln776)> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.66ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 130 'sub' 'result_V_1' <Predicate = (!and_ln776)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.22ns)   --->   "%p_Val2_26 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 131 'select' 'p_Val2_26' <Predicate = (!and_ln776)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln789 = trunc i32 %p_Val2_26 to i10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 132 'trunc' 'trunc_ln789' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_17 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_26, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 133 'partselect' 'tmp_17' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.74ns)   --->   "%icmp_ln780 = icmp ne i22 %tmp_17, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 134 'icmp' 'icmp_ln780' <Predicate = (!and_ln776)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.30ns)   --->   "%select_ln780 = select i1 %icmp_ln780, i10 -1, i10 %trunc_ln789" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 135 'select' 'select_ln780' <Predicate = (!and_ln776)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast float %x_assign_1 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 136 'bitcast' 'p_Val2_5' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_5, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 137 'bitselect' 'p_Result_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_5, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 138 'partselect' 'tmp_V_2' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i32 %p_Val2_5 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 139 'trunc' 'tmp_V_3' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_3, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 140 'bitconcatenate' 'mantissa_V_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%zext_ln682_1 = zext i25 %mantissa_V_1 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 141 'zext' 'zext_ln682_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i8 %tmp_V_2 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 142 'zext' 'zext_ln339_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.48ns)   --->   "%add_ln339_1 = add i9 -127, %zext_ln339_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 143 'add' 'add_ln339_1' <Predicate = (!and_ln776_1)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_1, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 144 'bitselect' 'isNeg_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.48ns)   --->   "%sub_ln1311_1 = sub i8 127, %tmp_V_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 145 'sub' 'sub_ln1311_1' <Predicate = (!and_ln776_1)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %sub_ln1311_1 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 146 'sext' 'sext_ln1311_2' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.30ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_2, i9 %add_ln339_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 147 'select' 'ush_1' <Predicate = (!and_ln776_1)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%sext_ln1311_3 = sext i9 %ush_1 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 148 'sext' 'sext_ln1311_3' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%sext_ln1311_11 = sext i9 %ush_1 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 149 'sext' 'sext_ln1311_11' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%zext_ln1287_1 = zext i32 %sext_ln1311_3 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 150 'zext' 'zext_ln1287_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%r_V_2 = lshr i25 %mantissa_V_1, %sext_ln1311_11" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 151 'lshr' 'r_V_2' <Predicate = (!and_ln776_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%r_V_3 = shl i79 %zext_ln682_1, %zext_ln1287_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 152 'shl' 'r_V_3' <Predicate = (!and_ln776_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_2, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 153 'bitselect' 'tmp_23' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%zext_ln662_1 = zext i1 %tmp_23 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 154 'zext' 'zext_ln662_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_3, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 155 'partselect' 'tmp_13' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_27 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_13" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 156 'select' 'p_Val2_27' <Predicate = (!and_ln776_1)> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.66ns)   --->   "%result_V_3 = sub i32 0, %p_Val2_27" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 157 'sub' 'result_V_3' <Predicate = (!and_ln776_1)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.22ns)   --->   "%p_Val2_28 = select i1 %p_Result_1, i32 %result_V_3, i32 %p_Val2_27" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 158 'select' 'p_Val2_28' <Predicate = (!and_ln776_1)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln789_1 = trunc i32 %p_Val2_28 to i10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 159 'trunc' 'trunc_ln789_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_24 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_28, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 160 'partselect' 'tmp_24' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.74ns)   --->   "%icmp_ln780_1 = icmp ne i22 %tmp_24, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 161 'icmp' 'icmp_ln780_1' <Predicate = (!and_ln776_1)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.30ns)   --->   "%select_ln780_1 = select i1 %icmp_ln780_1, i10 -1, i10 %trunc_ln789_1" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 162 'select' 'select_ln780_1' <Predicate = (!and_ln776_1)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 163 [1/3] (4.08ns)   --->   "%x_assign_2 = fmul float %tmp_1_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 163 'fmul' 'x_assign_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/3] (4.08ns)   --->   "%x_assign_3 = fmul float %tmp_1_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 164 'fmul' 'x_assign_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [2/3] (4.08ns)   --->   "%x_assign_4 = fmul float %tmp_1_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 165 'fmul' 'x_assign_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.08>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln781 = zext i10 %select_ln780 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 166 'zext' 'zext_ln781' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%selu_table5_addr = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 167 'getelementptr' 'selu_table5_addr' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_9 : Operation 168 [2/2] (1.15ns)   --->   "%selu_table5_load = load float* %selu_table5_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 168 'load' 'selu_table5_load' <Predicate = (!and_ln776)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln781_1 = zext i10 %select_ln780_1 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 169 'zext' 'zext_ln781_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%selu_table5_addr_1 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_1" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 170 'getelementptr' 'selu_table5_addr_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_9 : Operation 171 [2/2] (1.15ns)   --->   "%selu_table5_load_1 = load float* %selu_table5_addr_1, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 171 'load' 'selu_table5_load_1' <Predicate = (!and_ln776_1)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%p_Val2_10 = bitcast float %x_assign_2 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 172 'bitcast' 'p_Val2_10' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_10, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 173 'bitselect' 'p_Result_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_10, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 174 'partselect' 'tmp_V_4' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i32 %p_Val2_10 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 175 'trunc' 'tmp_V_5' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_5, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 176 'bitconcatenate' 'mantissa_V_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%zext_ln682_2 = zext i25 %mantissa_V_2 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 177 'zext' 'zext_ln682_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln339_2 = zext i8 %tmp_V_4 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 178 'zext' 'zext_ln339_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.48ns)   --->   "%add_ln339_2 = add i9 -127, %zext_ln339_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 179 'add' 'add_ln339_2' <Predicate = (!and_ln776_2)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_2, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 180 'bitselect' 'isNeg_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.48ns)   --->   "%sub_ln1311_2 = sub i8 127, %tmp_V_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 181 'sub' 'sub_ln1311_2' <Predicate = (!and_ln776_2)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i8 %sub_ln1311_2 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 182 'sext' 'sext_ln1311_4' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.30ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_4, i9 %add_ln339_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 183 'select' 'ush_2' <Predicate = (!and_ln776_2)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%sext_ln1311_5 = sext i9 %ush_2 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 184 'sext' 'sext_ln1311_5' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%sext_ln1311_12 = sext i9 %ush_2 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 185 'sext' 'sext_ln1311_12' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%zext_ln1287_2 = zext i32 %sext_ln1311_5 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 186 'zext' 'zext_ln1287_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%r_V_4 = lshr i25 %mantissa_V_2, %sext_ln1311_12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 187 'lshr' 'r_V_4' <Predicate = (!and_ln776_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%r_V_5 = shl i79 %zext_ln682_2, %zext_ln1287_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 188 'shl' 'r_V_5' <Predicate = (!and_ln776_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_4, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 189 'bitselect' 'tmp_27' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%zext_ln662_2 = zext i1 %tmp_27 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 190 'zext' 'zext_ln662_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_5, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 191 'partselect' 'tmp_14' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_29 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_14" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 192 'select' 'p_Val2_29' <Predicate = (!and_ln776_2)> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.66ns)   --->   "%result_V_5 = sub i32 0, %p_Val2_29" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 193 'sub' 'result_V_5' <Predicate = (!and_ln776_2)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.22ns)   --->   "%p_Val2_30 = select i1 %p_Result_2, i32 %result_V_5, i32 %p_Val2_29" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 194 'select' 'p_Val2_30' <Predicate = (!and_ln776_2)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln789_2 = trunc i32 %p_Val2_30 to i10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 195 'trunc' 'trunc_ln789_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_28 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_30, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 196 'partselect' 'tmp_28' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.74ns)   --->   "%icmp_ln780_2 = icmp ne i22 %tmp_28, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 197 'icmp' 'icmp_ln780_2' <Predicate = (!and_ln776_2)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.30ns)   --->   "%select_ln780_2 = select i1 %icmp_ln780_2, i10 -1, i10 %trunc_ln789_2" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 198 'select' 'select_ln780_2' <Predicate = (!and_ln776_2)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%p_Val2_15 = bitcast float %x_assign_3 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 199 'bitcast' 'p_Val2_15' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_15, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 200 'bitselect' 'p_Result_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_15, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 201 'partselect' 'tmp_V_6' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_V_7 = trunc i32 %p_Val2_15 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 202 'trunc' 'tmp_V_7' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%mantissa_V_3 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_7, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 203 'bitconcatenate' 'mantissa_V_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%zext_ln682_3 = zext i25 %mantissa_V_3 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 204 'zext' 'zext_ln682_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln339_3 = zext i8 %tmp_V_6 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 205 'zext' 'zext_ln339_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.48ns)   --->   "%add_ln339_3 = add i9 -127, %zext_ln339_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 206 'add' 'add_ln339_3' <Predicate = (!and_ln776_3)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_3, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 207 'bitselect' 'isNeg_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.48ns)   --->   "%sub_ln1311_3 = sub i8 127, %tmp_V_6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 208 'sub' 'sub_ln1311_3' <Predicate = (!and_ln776_3)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1311_6 = sext i8 %sub_ln1311_3 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 209 'sext' 'sext_ln1311_6' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.30ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1311_6, i9 %add_ln339_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 210 'select' 'ush_3' <Predicate = (!and_ln776_3)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%sext_ln1311_7 = sext i9 %ush_3 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 211 'sext' 'sext_ln1311_7' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%sext_ln1311_13 = sext i9 %ush_3 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 212 'sext' 'sext_ln1311_13' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%zext_ln1287_3 = zext i32 %sext_ln1311_7 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 213 'zext' 'zext_ln1287_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%r_V_6 = lshr i25 %mantissa_V_3, %sext_ln1311_13" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 214 'lshr' 'r_V_6' <Predicate = (!and_ln776_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%r_V_7 = shl i79 %zext_ln682_3, %zext_ln1287_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 215 'shl' 'r_V_7' <Predicate = (!and_ln776_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_6, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 216 'bitselect' 'tmp_31' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%zext_ln662_3 = zext i1 %tmp_31 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 217 'zext' 'zext_ln662_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_7, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 218 'partselect' 'tmp_16' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_31 = select i1 %isNeg_3, i32 %zext_ln662_3, i32 %tmp_16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 219 'select' 'p_Val2_31' <Predicate = (!and_ln776_3)> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 220 [1/1] (0.66ns)   --->   "%result_V_7 = sub i32 0, %p_Val2_31" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 220 'sub' 'result_V_7' <Predicate = (!and_ln776_3)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.22ns)   --->   "%p_Val2_32 = select i1 %p_Result_3, i32 %result_V_7, i32 %p_Val2_31" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 221 'select' 'p_Val2_32' <Predicate = (!and_ln776_3)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln789_3 = trunc i32 %p_Val2_32 to i10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 222 'trunc' 'trunc_ln789_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_32 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_32, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 223 'partselect' 'tmp_32' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.74ns)   --->   "%icmp_ln780_3 = icmp ne i22 %tmp_32, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 224 'icmp' 'icmp_ln780_3' <Predicate = (!and_ln776_3)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.30ns)   --->   "%select_ln780_3 = select i1 %icmp_ln780_3, i10 -1, i10 %trunc_ln789_3" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 225 'select' 'select_ln780_3' <Predicate = (!and_ln776_3)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 226 [1/3] (4.08ns)   --->   "%x_assign_4 = fmul float %tmp_1_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 226 'fmul' 'x_assign_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.78>
ST_10 : Operation 227 [1/2] (1.15ns)   --->   "%selu_table5_load = load float* %selu_table5_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 227 'load' 'selu_table5_load' <Predicate = (!and_ln776)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [5 x float]* %res, i64 0, i64 0" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 228 'getelementptr' 'res_addr' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.59ns)   --->   "store float %selu_table5_load, float* %res_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 229 'store' <Predicate = (!and_ln776)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr [5 x float]* %res, i64 0, i64 0" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 230 'getelementptr' 'res_addr_1' <Predicate = (and_ln776)> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.59ns)   --->   "store float %tmp_4, float* %res_addr_1, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 231 'store' <Predicate = (and_ln776)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 232 [1/2] (1.15ns)   --->   "%selu_table5_load_1 = load float* %selu_table5_addr_1, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 232 'load' 'selu_table5_load_1' <Predicate = (!and_ln776_1)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr [5 x float]* %res, i64 0, i64 1" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 233 'getelementptr' 'res_addr_2' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.59ns)   --->   "store float %selu_table5_load_1, float* %res_addr_2, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 234 'store' <Predicate = (!and_ln776_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr [5 x float]* %res, i64 0, i64 1" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 235 'getelementptr' 'res_addr_3' <Predicate = (and_ln776_1)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.59ns)   --->   "store float %tmp_4_1, float* %res_addr_3, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 236 'store' <Predicate = (and_ln776_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln781_2 = zext i10 %select_ln780_2 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 237 'zext' 'zext_ln781_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%selu_table5_addr_2 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_2" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 238 'getelementptr' 'selu_table5_addr_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_10 : Operation 239 [2/2] (1.15ns)   --->   "%selu_table5_load_2 = load float* %selu_table5_addr_2, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 239 'load' 'selu_table5_load_2' <Predicate = (!and_ln776_2)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln781_3 = zext i10 %select_ln780_3 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 240 'zext' 'zext_ln781_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%selu_table5_addr_3 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_3" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 241 'getelementptr' 'selu_table5_addr_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_10 : Operation 242 [2/2] (1.15ns)   --->   "%selu_table5_load_3 = load float* %selu_table5_addr_3, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 242 'load' 'selu_table5_load_3' <Predicate = (!and_ln776_3)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%p_Val2_20 = bitcast float %x_assign_4 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 243 'bitcast' 'p_Val2_20' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_20, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 244 'bitselect' 'p_Result_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_20, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 245 'partselect' 'tmp_V_8' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_V_9 = trunc i32 %p_Val2_20 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 246 'trunc' 'tmp_V_9' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%mantissa_V_4 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_9, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 247 'bitconcatenate' 'mantissa_V_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%zext_ln682_4 = zext i25 %mantissa_V_4 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 248 'zext' 'zext_ln682_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln339_4 = zext i8 %tmp_V_8 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 249 'zext' 'zext_ln339_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.48ns)   --->   "%add_ln339_4 = add i9 -127, %zext_ln339_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 250 'add' 'add_ln339_4' <Predicate = (!and_ln776_4)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%isNeg_4 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_4, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 251 'bitselect' 'isNeg_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.48ns)   --->   "%sub_ln1311_4 = sub i8 127, %tmp_V_8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 252 'sub' 'sub_ln1311_4' <Predicate = (!and_ln776_4)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1311_8 = sext i8 %sub_ln1311_4 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 253 'sext' 'sext_ln1311_8' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.30ns)   --->   "%ush_4 = select i1 %isNeg_4, i9 %sext_ln1311_8, i9 %add_ln339_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 254 'select' 'ush_4' <Predicate = (!and_ln776_4)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%sext_ln1311_9 = sext i9 %ush_4 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 255 'sext' 'sext_ln1311_9' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%sext_ln1311_14 = sext i9 %ush_4 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 256 'sext' 'sext_ln1311_14' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%zext_ln1287_4 = zext i32 %sext_ln1311_9 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 257 'zext' 'zext_ln1287_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%r_V_8 = lshr i25 %mantissa_V_4, %sext_ln1311_14" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 258 'lshr' 'r_V_8' <Predicate = (!and_ln776_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%r_V_9 = shl i79 %zext_ln682_4, %zext_ln1287_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 259 'shl' 'r_V_9' <Predicate = (!and_ln776_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_8, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 260 'bitselect' 'tmp_35' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%zext_ln662_4 = zext i1 %tmp_35 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 261 'zext' 'zext_ln662_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_9, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 262 'partselect' 'tmp_18' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_33 = select i1 %isNeg_4, i32 %zext_ln662_4, i32 %tmp_18" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 263 'select' 'p_Val2_33' <Predicate = (!and_ln776_4)> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (0.66ns)   --->   "%result_V_9 = sub i32 0, %p_Val2_33" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 264 'sub' 'result_V_9' <Predicate = (!and_ln776_4)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/1] (0.22ns)   --->   "%p_Val2_34 = select i1 %p_Result_4, i32 %result_V_9, i32 %p_Val2_33" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 265 'select' 'p_Val2_34' <Predicate = (!and_ln776_4)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln789_4 = trunc i32 %p_Val2_34 to i10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 266 'trunc' 'trunc_ln789_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_36 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_34, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 267 'partselect' 'tmp_36' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.74ns)   --->   "%icmp_ln780_4 = icmp ne i22 %tmp_36, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 268 'icmp' 'icmp_ln780_4' <Predicate = (!and_ln776_4)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.30ns)   --->   "%select_ln780_4 = select i1 %icmp_ln780_4, i10 -1, i10 %trunc_ln789_4" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 269 'select' 'select_ln780_4' <Predicate = (!and_ln776_4)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.75>
ST_11 : Operation 270 [1/2] (1.15ns)   --->   "%selu_table5_load_2 = load float* %selu_table5_addr_2, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 270 'load' 'selu_table5_load_2' <Predicate = (!and_ln776_2)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%res_addr_4 = getelementptr [5 x float]* %res, i64 0, i64 2" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 271 'getelementptr' 'res_addr_4' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.59ns)   --->   "store float %selu_table5_load_2, float* %res_addr_4, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 272 'store' <Predicate = (!and_ln776_2)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%res_addr_5 = getelementptr [5 x float]* %res, i64 0, i64 2" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 273 'getelementptr' 'res_addr_5' <Predicate = (and_ln776_2)> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.59ns)   --->   "store float %tmp_4_2, float* %res_addr_5, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 274 'store' <Predicate = (and_ln776_2)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 275 [1/2] (1.15ns)   --->   "%selu_table5_load_3 = load float* %selu_table5_addr_3, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 275 'load' 'selu_table5_load_3' <Predicate = (!and_ln776_3)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%res_addr_6 = getelementptr [5 x float]* %res, i64 0, i64 3" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 276 'getelementptr' 'res_addr_6' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.59ns)   --->   "store float %selu_table5_load_3, float* %res_addr_6, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 277 'store' <Predicate = (!and_ln776_3)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%res_addr_7 = getelementptr [5 x float]* %res, i64 0, i64 3" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 278 'getelementptr' 'res_addr_7' <Predicate = (and_ln776_3)> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.59ns)   --->   "store float %tmp_4_3, float* %res_addr_7, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 279 'store' <Predicate = (and_ln776_3)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln781_4 = zext i10 %select_ln780_4 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 280 'zext' 'zext_ln781_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%selu_table5_addr_4 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 281 'getelementptr' 'selu_table5_addr_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_11 : Operation 282 [2/2] (1.15ns)   --->   "%selu_table5_load_4 = load float* %selu_table5_addr_4, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 282 'load' 'selu_table5_load_4' <Predicate = (!and_ln776_4)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 12 <SV = 11> <Delay = 1.75>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2)" [../../nnet_utils/nnet_activation.h:764]   --->   Operation 283 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../nnet_utils/nnet_activation.h:765]   --->   Operation 284 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp)" [../../nnet_utils/nnet_activation.h:766]   --->   Operation 285 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 286 'br' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "br label %3" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 287 'br' <Predicate = (and_ln776)> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 288 'br' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "br label %6" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 289 'br' <Predicate = (and_ln776_1)> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 290 'br' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "br label %9" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 291 'br' <Predicate = (and_ln776_2)> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 292 'br' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "br label %12" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 293 'br' <Predicate = (and_ln776_3)> <Delay = 0.00>
ST_12 : Operation 294 [1/2] (1.15ns)   --->   "%selu_table5_load_4 = load float* %selu_table5_addr_4, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 294 'load' 'selu_table5_load_4' <Predicate = (!and_ln776_4)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%res_addr_8 = getelementptr [5 x float]* %res, i64 0, i64 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 295 'getelementptr' 'res_addr_8' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.59ns)   --->   "store float %selu_table5_load_4, float* %res_addr_8, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 296 'store' <Predicate = (!and_ln776_4)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 297 'br' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%res_addr_9 = getelementptr [5 x float]* %res, i64 0, i64 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 298 'getelementptr' 'res_addr_9' <Predicate = (and_ln776_4)> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.59ns)   --->   "store float %tmp_4_4, float* %res_addr_9, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 299 'store' <Predicate = (and_ln776_4)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "br label %14" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 300 'br' <Predicate = (and_ln776_4)> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "ret void" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 301 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ selu_table5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_1_read_1      (read           ) [ 0111100000000]
data_0_read_1      (read           ) [ 0111100000000]
data_3_read_1      (read           ) [ 0111110000000]
data_2_read_1      (read           ) [ 0111110000000]
bitcast_ln776      (bitcast        ) [ 0000000000000]
tmp_2              (partselect     ) [ 0000000000000]
trunc_ln776        (trunc          ) [ 0000000000000]
icmp_ln776         (icmp           ) [ 0000000000000]
icmp_ln776_1       (icmp           ) [ 0000000000000]
or_ln776           (or             ) [ 0000000000000]
tmp_3              (fcmp           ) [ 0000000000000]
and_ln776          (and            ) [ 0111111111111]
br_ln776           (br             ) [ 0000000000000]
bitcast_ln776_1    (bitcast        ) [ 0000000000000]
tmp_5              (partselect     ) [ 0000000000000]
trunc_ln776_1      (trunc          ) [ 0000000000000]
icmp_ln776_2       (icmp           ) [ 0000000000000]
icmp_ln776_3       (icmp           ) [ 0000000000000]
or_ln776_1         (or             ) [ 0000000000000]
tmp_6              (fcmp           ) [ 0000000000000]
and_ln776_1        (and            ) [ 0111111111111]
br_ln776           (br             ) [ 0000000000000]
data_4_read_1      (read           ) [ 0111111000000]
bitcast_ln776_2    (bitcast        ) [ 0000000000000]
tmp_7              (partselect     ) [ 0000000000000]
trunc_ln776_2      (trunc          ) [ 0000000000000]
icmp_ln776_4       (icmp           ) [ 0000000000000]
icmp_ln776_5       (icmp           ) [ 0000000000000]
or_ln776_2         (or             ) [ 0000000000000]
tmp_8              (fcmp           ) [ 0000000000000]
and_ln776_2        (and            ) [ 0111111111111]
br_ln776           (br             ) [ 0000000000000]
bitcast_ln776_3    (bitcast        ) [ 0000000000000]
tmp_9              (partselect     ) [ 0000000000000]
trunc_ln776_3      (trunc          ) [ 0000000000000]
icmp_ln776_6       (icmp           ) [ 0000000000000]
icmp_ln776_7       (icmp           ) [ 0000000000000]
or_ln776_3         (or             ) [ 0000000000000]
tmp_s              (fcmp           ) [ 0000000000000]
and_ln776_3        (and            ) [ 0111111111111]
br_ln776           (br             ) [ 0000000000000]
tmp_1              (fmul           ) [ 0111011100000]
tmp_4              (fmul           ) [ 0111011111100]
tmp_1_1            (fmul           ) [ 0111011100000]
tmp_4_1            (fmul           ) [ 0111011111100]
bitcast_ln776_4    (bitcast        ) [ 0000000000000]
tmp_10             (partselect     ) [ 0000000000000]
trunc_ln776_4      (trunc          ) [ 0000000000000]
icmp_ln776_8       (icmp           ) [ 0000000000000]
icmp_ln776_9       (icmp           ) [ 0000000000000]
or_ln776_4         (or             ) [ 0000000000000]
tmp_11             (fcmp           ) [ 0000000000000]
and_ln776_4        (and            ) [ 0111111111111]
br_ln776           (br             ) [ 0000000000000]
tmp_1_2            (fmul           ) [ 0111001110000]
tmp_4_2            (fmul           ) [ 0111001111110]
tmp_1_3            (fmul           ) [ 0111001110000]
tmp_4_3            (fmul           ) [ 0111001111110]
tmp_1_4            (fmul           ) [ 0111000111000]
tmp_4_4            (fmul           ) [ 0111000111111]
x_assign           (fmul           ) [ 0010000010000]
x_assign_1         (fmul           ) [ 0010000010000]
p_Val2_s           (bitcast        ) [ 0000000000000]
p_Result_s         (bitselect      ) [ 0000000000000]
tmp_V              (partselect     ) [ 0000000000000]
tmp_V_1            (trunc          ) [ 0000000000000]
mantissa_V         (bitconcatenate ) [ 0000000000000]
zext_ln682         (zext           ) [ 0000000000000]
zext_ln339         (zext           ) [ 0000000000000]
add_ln339          (add            ) [ 0000000000000]
isNeg              (bitselect      ) [ 0000000000000]
sub_ln1311         (sub            ) [ 0000000000000]
sext_ln1311        (sext           ) [ 0000000000000]
ush                (select         ) [ 0000000000000]
sext_ln1311_1      (sext           ) [ 0000000000000]
sext_ln1311_10     (sext           ) [ 0000000000000]
zext_ln1287        (zext           ) [ 0000000000000]
r_V                (lshr           ) [ 0000000000000]
r_V_1              (shl            ) [ 0000000000000]
tmp_15             (bitselect      ) [ 0000000000000]
zext_ln662         (zext           ) [ 0000000000000]
tmp_12             (partselect     ) [ 0000000000000]
p_Val2_25          (select         ) [ 0000000000000]
result_V_1         (sub            ) [ 0000000000000]
p_Val2_26          (select         ) [ 0000000000000]
trunc_ln789        (trunc          ) [ 0000000000000]
tmp_17             (partselect     ) [ 0000000000000]
icmp_ln780         (icmp           ) [ 0000000000000]
select_ln780       (select         ) [ 0001000001000]
p_Val2_5           (bitcast        ) [ 0000000000000]
p_Result_1         (bitselect      ) [ 0000000000000]
tmp_V_2            (partselect     ) [ 0000000000000]
tmp_V_3            (trunc          ) [ 0000000000000]
mantissa_V_1       (bitconcatenate ) [ 0000000000000]
zext_ln682_1       (zext           ) [ 0000000000000]
zext_ln339_1       (zext           ) [ 0000000000000]
add_ln339_1        (add            ) [ 0000000000000]
isNeg_1            (bitselect      ) [ 0000000000000]
sub_ln1311_1       (sub            ) [ 0000000000000]
sext_ln1311_2      (sext           ) [ 0000000000000]
ush_1              (select         ) [ 0000000000000]
sext_ln1311_3      (sext           ) [ 0000000000000]
sext_ln1311_11     (sext           ) [ 0000000000000]
zext_ln1287_1      (zext           ) [ 0000000000000]
r_V_2              (lshr           ) [ 0000000000000]
r_V_3              (shl            ) [ 0000000000000]
tmp_23             (bitselect      ) [ 0000000000000]
zext_ln662_1       (zext           ) [ 0000000000000]
tmp_13             (partselect     ) [ 0000000000000]
p_Val2_27          (select         ) [ 0000000000000]
result_V_3         (sub            ) [ 0000000000000]
p_Val2_28          (select         ) [ 0000000000000]
trunc_ln789_1      (trunc          ) [ 0000000000000]
tmp_24             (partselect     ) [ 0000000000000]
icmp_ln780_1       (icmp           ) [ 0000000000000]
select_ln780_1     (select         ) [ 0001000001000]
x_assign_2         (fmul           ) [ 0001000001000]
x_assign_3         (fmul           ) [ 0001000001000]
zext_ln781         (zext           ) [ 0000000000000]
selu_table5_addr   (getelementptr  ) [ 0100000000100]
zext_ln781_1       (zext           ) [ 0000000000000]
selu_table5_addr_1 (getelementptr  ) [ 0100000000100]
p_Val2_10          (bitcast        ) [ 0000000000000]
p_Result_2         (bitselect      ) [ 0000000000000]
tmp_V_4            (partselect     ) [ 0000000000000]
tmp_V_5            (trunc          ) [ 0000000000000]
mantissa_V_2       (bitconcatenate ) [ 0000000000000]
zext_ln682_2       (zext           ) [ 0000000000000]
zext_ln339_2       (zext           ) [ 0000000000000]
add_ln339_2        (add            ) [ 0000000000000]
isNeg_2            (bitselect      ) [ 0000000000000]
sub_ln1311_2       (sub            ) [ 0000000000000]
sext_ln1311_4      (sext           ) [ 0000000000000]
ush_2              (select         ) [ 0000000000000]
sext_ln1311_5      (sext           ) [ 0000000000000]
sext_ln1311_12     (sext           ) [ 0000000000000]
zext_ln1287_2      (zext           ) [ 0000000000000]
r_V_4              (lshr           ) [ 0000000000000]
r_V_5              (shl            ) [ 0000000000000]
tmp_27             (bitselect      ) [ 0000000000000]
zext_ln662_2       (zext           ) [ 0000000000000]
tmp_14             (partselect     ) [ 0000000000000]
p_Val2_29          (select         ) [ 0000000000000]
result_V_5         (sub            ) [ 0000000000000]
p_Val2_30          (select         ) [ 0000000000000]
trunc_ln789_2      (trunc          ) [ 0000000000000]
tmp_28             (partselect     ) [ 0000000000000]
icmp_ln780_2       (icmp           ) [ 0000000000000]
select_ln780_2     (select         ) [ 0100000000100]
p_Val2_15          (bitcast        ) [ 0000000000000]
p_Result_3         (bitselect      ) [ 0000000000000]
tmp_V_6            (partselect     ) [ 0000000000000]
tmp_V_7            (trunc          ) [ 0000000000000]
mantissa_V_3       (bitconcatenate ) [ 0000000000000]
zext_ln682_3       (zext           ) [ 0000000000000]
zext_ln339_3       (zext           ) [ 0000000000000]
add_ln339_3        (add            ) [ 0000000000000]
isNeg_3            (bitselect      ) [ 0000000000000]
sub_ln1311_3       (sub            ) [ 0000000000000]
sext_ln1311_6      (sext           ) [ 0000000000000]
ush_3              (select         ) [ 0000000000000]
sext_ln1311_7      (sext           ) [ 0000000000000]
sext_ln1311_13     (sext           ) [ 0000000000000]
zext_ln1287_3      (zext           ) [ 0000000000000]
r_V_6              (lshr           ) [ 0000000000000]
r_V_7              (shl            ) [ 0000000000000]
tmp_31             (bitselect      ) [ 0000000000000]
zext_ln662_3       (zext           ) [ 0000000000000]
tmp_16             (partselect     ) [ 0000000000000]
p_Val2_31          (select         ) [ 0000000000000]
result_V_7         (sub            ) [ 0000000000000]
p_Val2_32          (select         ) [ 0000000000000]
trunc_ln789_3      (trunc          ) [ 0000000000000]
tmp_32             (partselect     ) [ 0000000000000]
icmp_ln780_3       (icmp           ) [ 0000000000000]
select_ln780_3     (select         ) [ 0100000000100]
x_assign_4         (fmul           ) [ 0100000000100]
selu_table5_load   (load           ) [ 0000000000000]
res_addr           (getelementptr  ) [ 0000000000000]
store_ln781        (store          ) [ 0000000000000]
res_addr_1         (getelementptr  ) [ 0000000000000]
store_ln777        (store          ) [ 0000000000000]
selu_table5_load_1 (load           ) [ 0000000000000]
res_addr_2         (getelementptr  ) [ 0000000000000]
store_ln781        (store          ) [ 0000000000000]
res_addr_3         (getelementptr  ) [ 0000000000000]
store_ln777        (store          ) [ 0000000000000]
zext_ln781_2       (zext           ) [ 0000000000000]
selu_table5_addr_2 (getelementptr  ) [ 0010000000010]
zext_ln781_3       (zext           ) [ 0000000000000]
selu_table5_addr_3 (getelementptr  ) [ 0010000000010]
p_Val2_20          (bitcast        ) [ 0000000000000]
p_Result_4         (bitselect      ) [ 0000000000000]
tmp_V_8            (partselect     ) [ 0000000000000]
tmp_V_9            (trunc          ) [ 0000000000000]
mantissa_V_4       (bitconcatenate ) [ 0000000000000]
zext_ln682_4       (zext           ) [ 0000000000000]
zext_ln339_4       (zext           ) [ 0000000000000]
add_ln339_4        (add            ) [ 0000000000000]
isNeg_4            (bitselect      ) [ 0000000000000]
sub_ln1311_4       (sub            ) [ 0000000000000]
sext_ln1311_8      (sext           ) [ 0000000000000]
ush_4              (select         ) [ 0000000000000]
sext_ln1311_9      (sext           ) [ 0000000000000]
sext_ln1311_14     (sext           ) [ 0000000000000]
zext_ln1287_4      (zext           ) [ 0000000000000]
r_V_8              (lshr           ) [ 0000000000000]
r_V_9              (shl            ) [ 0000000000000]
tmp_35             (bitselect      ) [ 0000000000000]
zext_ln662_4       (zext           ) [ 0000000000000]
tmp_18             (partselect     ) [ 0000000000000]
p_Val2_33          (select         ) [ 0000000000000]
result_V_9         (sub            ) [ 0000000000000]
p_Val2_34          (select         ) [ 0000000000000]
trunc_ln789_4      (trunc          ) [ 0000000000000]
tmp_36             (partselect     ) [ 0000000000000]
icmp_ln780_4       (icmp           ) [ 0000000000000]
select_ln780_4     (select         ) [ 0010000000010]
selu_table5_load_2 (load           ) [ 0000000000000]
res_addr_4         (getelementptr  ) [ 0000000000000]
store_ln781        (store          ) [ 0000000000000]
res_addr_5         (getelementptr  ) [ 0000000000000]
store_ln777        (store          ) [ 0000000000000]
selu_table5_load_3 (load           ) [ 0000000000000]
res_addr_6         (getelementptr  ) [ 0000000000000]
store_ln781        (store          ) [ 0000000000000]
res_addr_7         (getelementptr  ) [ 0000000000000]
store_ln777        (store          ) [ 0000000000000]
zext_ln781_4       (zext           ) [ 0000000000000]
selu_table5_addr_4 (getelementptr  ) [ 0001000000001]
tmp                (specregionbegin) [ 0000000000000]
specpipeline_ln765 (specpipeline   ) [ 0000000000000]
empty              (specregionend  ) [ 0000000000000]
br_ln0             (br             ) [ 0000000000000]
br_ln778           (br             ) [ 0000000000000]
br_ln0             (br             ) [ 0000000000000]
br_ln778           (br             ) [ 0000000000000]
br_ln0             (br             ) [ 0000000000000]
br_ln778           (br             ) [ 0000000000000]
br_ln0             (br             ) [ 0000000000000]
br_ln778           (br             ) [ 0000000000000]
selu_table5_load_4 (load           ) [ 0000000000000]
res_addr_8         (getelementptr  ) [ 0000000000000]
store_ln781        (store          ) [ 0000000000000]
br_ln0             (br             ) [ 0000000000000]
res_addr_9         (getelementptr  ) [ 0000000000000]
store_ln777        (store          ) [ 0000000000000]
br_ln778           (br             ) [ 0000000000000]
ret_ln784          (ret            ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="selu_table5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selu_table5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="data_1_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="data_0_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="data_3_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_read_1/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="data_2_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_read_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="data_4_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_read_1/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="selu_table5_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="selu_table5_addr/9 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
<pin id="147" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="selu_table5_load/9 selu_table5_load_1/9 selu_table5_load_2/10 selu_table5_load_3/10 selu_table5_load_4/11 "/>
</bind>
</comp>

<comp id="137" class="1004" name="selu_table5_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="selu_table5_addr_1/9 "/>
</bind>
</comp>

<comp id="149" class="1004" name="res_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/10 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="3" slack="0"/>
<pin id="182" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="184" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln781/10 store_ln777/10 store_ln781/10 store_ln777/10 store_ln781/11 store_ln777/11 store_ln781/11 store_ln777/11 store_ln781/12 store_ln777/12 "/>
</bind>
</comp>

<comp id="164" class="1004" name="res_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_1/10 "/>
</bind>
</comp>

<comp id="173" class="1004" name="res_addr_2_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_2/10 "/>
</bind>
</comp>

<comp id="187" class="1004" name="res_addr_3_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_3/10 "/>
</bind>
</comp>

<comp id="196" class="1004" name="selu_table5_addr_2_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="selu_table5_addr_2/10 "/>
</bind>
</comp>

<comp id="204" class="1004" name="selu_table5_addr_3_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="selu_table5_addr_3/10 "/>
</bind>
</comp>

<comp id="212" class="1004" name="res_addr_4_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_4/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="res_addr_5_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_5/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="res_addr_6_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_6/11 "/>
</bind>
</comp>

<comp id="239" class="1004" name="res_addr_7_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_7/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="selu_table5_addr_4_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="10" slack="0"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="selu_table5_addr_4/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="res_addr_8_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_8/12 "/>
</bind>
</comp>

<comp id="265" class="1004" name="res_addr_9_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_9/12 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/2 tmp_4/2 tmp_1_2/3 tmp_4_2/3 tmp_1_4/4 tmp_4_4/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_1/2 tmp_4_1/2 tmp_1_3/3 tmp_4_3/3 x_assign_4/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x_assign/5 x_assign_2/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x_assign_1/5 x_assign_3/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/1 tmp_8/2 tmp_11/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/1 tmp_s/2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_4 "/>
</bind>
</comp>

<comp id="318" class="1005" name="reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 tmp_4_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2 tmp_4_2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_3 tmp_4_3 "/>
</bind>
</comp>

<comp id="336" class="1005" name="reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_4 tmp_4_4 "/>
</bind>
</comp>

<comp id="342" class="1005" name="reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign x_assign_2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 x_assign_3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="bitcast_ln776_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln776/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="0" index="3" bw="6" slack="0"/>
<pin id="358" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln776_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln776/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln776_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln776/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln776_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="23" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln776_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="or_ln776_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln776/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="and_ln776_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln776/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="bitcast_ln776_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln776_1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln776_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln776_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln776_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln776_2/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln776_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="23" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln776_3/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="or_ln776_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln776_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="and_ln776_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln776_1/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="bitcast_ln776_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln776_2/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_7_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="0"/>
<pin id="439" dir="0" index="3" bw="6" slack="0"/>
<pin id="440" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="trunc_ln776_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln776_2/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln776_4_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln776_4/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln776_5_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="23" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln776_5/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="or_ln776_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln776_2/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="and_ln776_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln776_2/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="bitcast_ln776_3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln776_3/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_9_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="0" index="2" bw="6" slack="0"/>
<pin id="480" dir="0" index="3" bw="6" slack="0"/>
<pin id="481" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln776_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln776_3/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln776_6_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln776_6/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln776_7_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="23" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln776_7/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="or_ln776_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln776_3/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="and_ln776_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln776_3/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="bitcast_ln776_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln776_4/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_10_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="6" slack="0"/>
<pin id="521" dir="0" index="3" bw="6" slack="0"/>
<pin id="522" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="trunc_ln776_4_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln776_4/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln776_8_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln776_8/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln776_9_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="23" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln776_9/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="or_ln776_4_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln776_4/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="and_ln776_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln776_4/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_Val2_s_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_Result_s_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="0" index="2" bw="6" slack="0"/>
<pin id="563" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_V_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="0" index="2" bw="6" slack="0"/>
<pin id="571" dir="0" index="3" bw="6" slack="0"/>
<pin id="572" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_V_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="mantissa_V_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="25" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="0" index="2" bw="23" slack="0"/>
<pin id="585" dir="0" index="3" bw="1" slack="0"/>
<pin id="586" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/8 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln682_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="25" slack="0"/>
<pin id="593" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/8 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln339_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln339_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="isNeg_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="9" slack="0"/>
<pin id="608" dir="0" index="2" bw="5" slack="0"/>
<pin id="609" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/8 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sub_ln1311_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/8 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln1311_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/8 "/>
</bind>
</comp>

<comp id="623" class="1004" name="ush_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="0" index="2" bw="9" slack="0"/>
<pin id="627" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/8 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sext_ln1311_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="9" slack="0"/>
<pin id="633" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/8 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sext_ln1311_10_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="9" slack="0"/>
<pin id="637" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_10/8 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln1287_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="9" slack="0"/>
<pin id="641" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/8 "/>
</bind>
</comp>

<comp id="643" class="1004" name="r_V_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="25" slack="0"/>
<pin id="645" dir="0" index="1" bw="9" slack="0"/>
<pin id="646" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="649" class="1004" name="r_V_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="25" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/8 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_15_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="25" slack="0"/>
<pin id="658" dir="0" index="2" bw="6" slack="0"/>
<pin id="659" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln662_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/8 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_12_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="79" slack="0"/>
<pin id="670" dir="0" index="2" bw="6" slack="0"/>
<pin id="671" dir="0" index="3" bw="7" slack="0"/>
<pin id="672" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="p_Val2_25_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="0" index="2" bw="32" slack="0"/>
<pin id="681" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_25/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="result_V_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/8 "/>
</bind>
</comp>

<comp id="691" class="1004" name="p_Val2_26_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="0" index="2" bw="32" slack="0"/>
<pin id="695" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_26/8 "/>
</bind>
</comp>

<comp id="699" class="1004" name="trunc_ln789_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln789/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_17_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="22" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="0" index="2" bw="5" slack="0"/>
<pin id="707" dir="0" index="3" bw="6" slack="0"/>
<pin id="708" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="icmp_ln780_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="22" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln780/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="select_ln780_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="0" index="2" bw="10" slack="0"/>
<pin id="723" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln780/8 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_Val2_5_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_5/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_Result_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="6" slack="0"/>
<pin id="735" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_V_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="0" index="2" bw="6" slack="0"/>
<pin id="743" dir="0" index="3" bw="6" slack="0"/>
<pin id="744" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_V_3_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/8 "/>
</bind>
</comp>

<comp id="753" class="1004" name="mantissa_V_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="25" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="0" index="2" bw="23" slack="0"/>
<pin id="757" dir="0" index="3" bw="1" slack="0"/>
<pin id="758" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_1/8 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln682_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="25" slack="0"/>
<pin id="765" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_1/8 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln339_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="0"/>
<pin id="769" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_1/8 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln339_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="8" slack="0"/>
<pin id="774" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339_1/8 "/>
</bind>
</comp>

<comp id="777" class="1004" name="isNeg_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="9" slack="0"/>
<pin id="780" dir="0" index="2" bw="5" slack="0"/>
<pin id="781" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/8 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sub_ln1311_1_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="0"/>
<pin id="787" dir="0" index="1" bw="8" slack="0"/>
<pin id="788" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_1/8 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sext_ln1311_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/8 "/>
</bind>
</comp>

<comp id="795" class="1004" name="ush_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="0" index="2" bw="9" slack="0"/>
<pin id="799" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/8 "/>
</bind>
</comp>

<comp id="803" class="1004" name="sext_ln1311_3_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="9" slack="0"/>
<pin id="805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_3/8 "/>
</bind>
</comp>

<comp id="807" class="1004" name="sext_ln1311_11_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="9" slack="0"/>
<pin id="809" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_11/8 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln1287_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="9" slack="0"/>
<pin id="813" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_1/8 "/>
</bind>
</comp>

<comp id="815" class="1004" name="r_V_2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="25" slack="0"/>
<pin id="817" dir="0" index="1" bw="9" slack="0"/>
<pin id="818" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="r_V_3_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="25" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="0"/>
<pin id="824" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/8 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_23_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="25" slack="0"/>
<pin id="830" dir="0" index="2" bw="6" slack="0"/>
<pin id="831" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln662_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/8 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_13_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="79" slack="0"/>
<pin id="842" dir="0" index="2" bw="6" slack="0"/>
<pin id="843" dir="0" index="3" bw="7" slack="0"/>
<pin id="844" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="849" class="1004" name="p_Val2_27_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="0" index="2" bw="32" slack="0"/>
<pin id="853" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_27/8 "/>
</bind>
</comp>

<comp id="857" class="1004" name="result_V_3_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="0"/>
<pin id="860" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_3/8 "/>
</bind>
</comp>

<comp id="863" class="1004" name="p_Val2_28_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="32" slack="0"/>
<pin id="866" dir="0" index="2" bw="32" slack="0"/>
<pin id="867" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_28/8 "/>
</bind>
</comp>

<comp id="871" class="1004" name="trunc_ln789_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="0"/>
<pin id="873" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln789_1/8 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_24_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="22" slack="0"/>
<pin id="877" dir="0" index="1" bw="32" slack="0"/>
<pin id="878" dir="0" index="2" bw="5" slack="0"/>
<pin id="879" dir="0" index="3" bw="6" slack="0"/>
<pin id="880" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/8 "/>
</bind>
</comp>

<comp id="885" class="1004" name="icmp_ln780_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="22" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln780_1/8 "/>
</bind>
</comp>

<comp id="891" class="1004" name="select_ln780_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="0" index="2" bw="10" slack="0"/>
<pin id="895" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln780_1/8 "/>
</bind>
</comp>

<comp id="899" class="1004" name="zext_ln781_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="10" slack="1"/>
<pin id="901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln781/9 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln781_1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="10" slack="1"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln781_1/9 "/>
</bind>
</comp>

<comp id="907" class="1004" name="p_Val2_10_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_10/9 "/>
</bind>
</comp>

<comp id="911" class="1004" name="p_Result_2_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="0"/>
<pin id="914" dir="0" index="2" bw="6" slack="0"/>
<pin id="915" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/9 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_V_4_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="0" index="2" bw="6" slack="0"/>
<pin id="923" dir="0" index="3" bw="6" slack="0"/>
<pin id="924" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_4/9 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_V_5_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="0"/>
<pin id="931" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_5/9 "/>
</bind>
</comp>

<comp id="933" class="1004" name="mantissa_V_2_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="25" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="0" index="2" bw="23" slack="0"/>
<pin id="937" dir="0" index="3" bw="1" slack="0"/>
<pin id="938" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_2/9 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln682_2_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="25" slack="0"/>
<pin id="945" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_2/9 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln339_2_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="0"/>
<pin id="949" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_2/9 "/>
</bind>
</comp>

<comp id="951" class="1004" name="add_ln339_2_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="0" index="1" bw="8" slack="0"/>
<pin id="954" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339_2/9 "/>
</bind>
</comp>

<comp id="957" class="1004" name="isNeg_2_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="9" slack="0"/>
<pin id="960" dir="0" index="2" bw="5" slack="0"/>
<pin id="961" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/9 "/>
</bind>
</comp>

<comp id="965" class="1004" name="sub_ln1311_2_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="0" index="1" bw="8" slack="0"/>
<pin id="968" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_2/9 "/>
</bind>
</comp>

<comp id="971" class="1004" name="sext_ln1311_4_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_4/9 "/>
</bind>
</comp>

<comp id="975" class="1004" name="ush_2_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="8" slack="0"/>
<pin id="978" dir="0" index="2" bw="9" slack="0"/>
<pin id="979" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/9 "/>
</bind>
</comp>

<comp id="983" class="1004" name="sext_ln1311_5_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="9" slack="0"/>
<pin id="985" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_5/9 "/>
</bind>
</comp>

<comp id="987" class="1004" name="sext_ln1311_12_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="9" slack="0"/>
<pin id="989" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_12/9 "/>
</bind>
</comp>

<comp id="991" class="1004" name="zext_ln1287_2_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="9" slack="0"/>
<pin id="993" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_2/9 "/>
</bind>
</comp>

<comp id="995" class="1004" name="r_V_4_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="25" slack="0"/>
<pin id="997" dir="0" index="1" bw="9" slack="0"/>
<pin id="998" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_4/9 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="r_V_5_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="25" slack="0"/>
<pin id="1003" dir="0" index="1" bw="32" slack="0"/>
<pin id="1004" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_5/9 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp_27_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="0"/>
<pin id="1009" dir="0" index="1" bw="25" slack="0"/>
<pin id="1010" dir="0" index="2" bw="6" slack="0"/>
<pin id="1011" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/9 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="zext_ln662_2_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_2/9 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_14_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="0"/>
<pin id="1021" dir="0" index="1" bw="79" slack="0"/>
<pin id="1022" dir="0" index="2" bw="6" slack="0"/>
<pin id="1023" dir="0" index="3" bw="7" slack="0"/>
<pin id="1024" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="p_Val2_29_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="0" index="2" bw="32" slack="0"/>
<pin id="1033" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_29/9 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="result_V_5_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="32" slack="0"/>
<pin id="1040" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_5/9 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="p_Val2_30_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="32" slack="0"/>
<pin id="1046" dir="0" index="2" bw="32" slack="0"/>
<pin id="1047" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_30/9 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="trunc_ln789_2_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="0"/>
<pin id="1053" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln789_2/9 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="tmp_28_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="22" slack="0"/>
<pin id="1057" dir="0" index="1" bw="32" slack="0"/>
<pin id="1058" dir="0" index="2" bw="5" slack="0"/>
<pin id="1059" dir="0" index="3" bw="6" slack="0"/>
<pin id="1060" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="icmp_ln780_2_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="22" slack="0"/>
<pin id="1067" dir="0" index="1" bw="1" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln780_2/9 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="select_ln780_2_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="0" index="2" bw="10" slack="0"/>
<pin id="1075" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln780_2/9 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="p_Val2_15_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="1"/>
<pin id="1081" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_15/9 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="p_Result_3_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="32" slack="0"/>
<pin id="1086" dir="0" index="2" bw="6" slack="0"/>
<pin id="1087" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/9 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="tmp_V_6_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="8" slack="0"/>
<pin id="1093" dir="0" index="1" bw="32" slack="0"/>
<pin id="1094" dir="0" index="2" bw="6" slack="0"/>
<pin id="1095" dir="0" index="3" bw="6" slack="0"/>
<pin id="1096" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_6/9 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_V_7_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="0"/>
<pin id="1103" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_7/9 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="mantissa_V_3_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="25" slack="0"/>
<pin id="1107" dir="0" index="1" bw="1" slack="0"/>
<pin id="1108" dir="0" index="2" bw="23" slack="0"/>
<pin id="1109" dir="0" index="3" bw="1" slack="0"/>
<pin id="1110" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_3/9 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="zext_ln682_3_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="25" slack="0"/>
<pin id="1117" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_3/9 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="zext_ln339_3_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="8" slack="0"/>
<pin id="1121" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_3/9 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="add_ln339_3_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="8" slack="0"/>
<pin id="1125" dir="0" index="1" bw="8" slack="0"/>
<pin id="1126" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339_3/9 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="isNeg_3_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131" dir="0" index="1" bw="9" slack="0"/>
<pin id="1132" dir="0" index="2" bw="5" slack="0"/>
<pin id="1133" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_3/9 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="sub_ln1311_3_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="0"/>
<pin id="1139" dir="0" index="1" bw="8" slack="0"/>
<pin id="1140" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_3/9 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="sext_ln1311_6_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="0"/>
<pin id="1145" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_6/9 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="ush_3_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="8" slack="0"/>
<pin id="1150" dir="0" index="2" bw="9" slack="0"/>
<pin id="1151" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_3/9 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="sext_ln1311_7_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="9" slack="0"/>
<pin id="1157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_7/9 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="sext_ln1311_13_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="9" slack="0"/>
<pin id="1161" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_13/9 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="zext_ln1287_3_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="9" slack="0"/>
<pin id="1165" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_3/9 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="r_V_6_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="25" slack="0"/>
<pin id="1169" dir="0" index="1" bw="9" slack="0"/>
<pin id="1170" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_6/9 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="r_V_7_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="25" slack="0"/>
<pin id="1175" dir="0" index="1" bw="32" slack="0"/>
<pin id="1176" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_7/9 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="tmp_31_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="0"/>
<pin id="1181" dir="0" index="1" bw="25" slack="0"/>
<pin id="1182" dir="0" index="2" bw="6" slack="0"/>
<pin id="1183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/9 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="zext_ln662_3_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="0"/>
<pin id="1189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_3/9 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="tmp_16_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="0"/>
<pin id="1193" dir="0" index="1" bw="79" slack="0"/>
<pin id="1194" dir="0" index="2" bw="6" slack="0"/>
<pin id="1195" dir="0" index="3" bw="7" slack="0"/>
<pin id="1196" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="p_Val2_31_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="0"/>
<pin id="1203" dir="0" index="1" bw="1" slack="0"/>
<pin id="1204" dir="0" index="2" bw="32" slack="0"/>
<pin id="1205" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_31/9 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="result_V_7_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="32" slack="0"/>
<pin id="1212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_7/9 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="p_Val2_32_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="0"/>
<pin id="1217" dir="0" index="1" bw="32" slack="0"/>
<pin id="1218" dir="0" index="2" bw="32" slack="0"/>
<pin id="1219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_32/9 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="trunc_ln789_3_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="32" slack="0"/>
<pin id="1225" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln789_3/9 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="tmp_32_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="22" slack="0"/>
<pin id="1229" dir="0" index="1" bw="32" slack="0"/>
<pin id="1230" dir="0" index="2" bw="5" slack="0"/>
<pin id="1231" dir="0" index="3" bw="6" slack="0"/>
<pin id="1232" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/9 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="icmp_ln780_3_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="22" slack="0"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln780_3/9 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="select_ln780_3_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="0"/>
<pin id="1245" dir="0" index="1" bw="1" slack="0"/>
<pin id="1246" dir="0" index="2" bw="10" slack="0"/>
<pin id="1247" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln780_3/9 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="zext_ln781_2_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="10" slack="1"/>
<pin id="1253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln781_2/10 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="zext_ln781_3_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="10" slack="1"/>
<pin id="1257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln781_3/10 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="p_Val2_20_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="1"/>
<pin id="1261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_20/10 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="p_Result_4_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="0"/>
<pin id="1264" dir="0" index="1" bw="32" slack="0"/>
<pin id="1265" dir="0" index="2" bw="6" slack="0"/>
<pin id="1266" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/10 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="tmp_V_8_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="0"/>
<pin id="1272" dir="0" index="1" bw="32" slack="0"/>
<pin id="1273" dir="0" index="2" bw="6" slack="0"/>
<pin id="1274" dir="0" index="3" bw="6" slack="0"/>
<pin id="1275" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_8/10 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="tmp_V_9_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="0"/>
<pin id="1282" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_9/10 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="mantissa_V_4_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="25" slack="0"/>
<pin id="1286" dir="0" index="1" bw="1" slack="0"/>
<pin id="1287" dir="0" index="2" bw="23" slack="0"/>
<pin id="1288" dir="0" index="3" bw="1" slack="0"/>
<pin id="1289" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_4/10 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="zext_ln682_4_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="25" slack="0"/>
<pin id="1296" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_4/10 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="zext_ln339_4_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="0"/>
<pin id="1300" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_4/10 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="add_ln339_4_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="0"/>
<pin id="1304" dir="0" index="1" bw="8" slack="0"/>
<pin id="1305" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339_4/10 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="isNeg_4_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="0"/>
<pin id="1310" dir="0" index="1" bw="9" slack="0"/>
<pin id="1311" dir="0" index="2" bw="5" slack="0"/>
<pin id="1312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_4/10 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="sub_ln1311_4_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="8" slack="0"/>
<pin id="1318" dir="0" index="1" bw="8" slack="0"/>
<pin id="1319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_4/10 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="sext_ln1311_8_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="0"/>
<pin id="1324" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_8/10 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="ush_4_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="0"/>
<pin id="1328" dir="0" index="1" bw="8" slack="0"/>
<pin id="1329" dir="0" index="2" bw="9" slack="0"/>
<pin id="1330" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_4/10 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="sext_ln1311_9_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="9" slack="0"/>
<pin id="1336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_9/10 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="sext_ln1311_14_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="9" slack="0"/>
<pin id="1340" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_14/10 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="zext_ln1287_4_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="9" slack="0"/>
<pin id="1344" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_4/10 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="r_V_8_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="25" slack="0"/>
<pin id="1348" dir="0" index="1" bw="9" slack="0"/>
<pin id="1349" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_8/10 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="r_V_9_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="25" slack="0"/>
<pin id="1354" dir="0" index="1" bw="32" slack="0"/>
<pin id="1355" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_9/10 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="tmp_35_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="0"/>
<pin id="1360" dir="0" index="1" bw="25" slack="0"/>
<pin id="1361" dir="0" index="2" bw="6" slack="0"/>
<pin id="1362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/10 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="zext_ln662_4_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="0"/>
<pin id="1368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_4/10 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="tmp_18_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="0"/>
<pin id="1372" dir="0" index="1" bw="79" slack="0"/>
<pin id="1373" dir="0" index="2" bw="6" slack="0"/>
<pin id="1374" dir="0" index="3" bw="7" slack="0"/>
<pin id="1375" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="p_Val2_33_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="0"/>
<pin id="1382" dir="0" index="1" bw="1" slack="0"/>
<pin id="1383" dir="0" index="2" bw="32" slack="0"/>
<pin id="1384" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_33/10 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="result_V_9_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="0"/>
<pin id="1390" dir="0" index="1" bw="32" slack="0"/>
<pin id="1391" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_9/10 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="p_Val2_34_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="0"/>
<pin id="1396" dir="0" index="1" bw="32" slack="0"/>
<pin id="1397" dir="0" index="2" bw="32" slack="0"/>
<pin id="1398" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_34/10 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="trunc_ln789_4_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="0"/>
<pin id="1404" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln789_4/10 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="tmp_36_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="22" slack="0"/>
<pin id="1408" dir="0" index="1" bw="32" slack="0"/>
<pin id="1409" dir="0" index="2" bw="5" slack="0"/>
<pin id="1410" dir="0" index="3" bw="6" slack="0"/>
<pin id="1411" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/10 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="icmp_ln780_4_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="22" slack="0"/>
<pin id="1418" dir="0" index="1" bw="1" slack="0"/>
<pin id="1419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln780_4/10 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="select_ln780_4_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="1" slack="0"/>
<pin id="1424" dir="0" index="1" bw="1" slack="0"/>
<pin id="1425" dir="0" index="2" bw="10" slack="0"/>
<pin id="1426" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln780_4/10 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="zext_ln781_4_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="10" slack="1"/>
<pin id="1432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln781_4/11 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="data_1_read_1_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="1"/>
<pin id="1436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_1_read_1 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="data_0_read_1_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="1"/>
<pin id="1443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_0_read_1 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="data_3_read_1_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="32" slack="1"/>
<pin id="1450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_3_read_1 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="data_2_read_1_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="1"/>
<pin id="1457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_2_read_1 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="and_ln776_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="1" slack="1"/>
<pin id="1464" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln776 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="and_ln776_1_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="1"/>
<pin id="1468" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln776_1 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="data_4_read_1_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="32" slack="1"/>
<pin id="1472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_4_read_1 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="and_ln776_2_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="1"/>
<pin id="1479" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln776_2 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="and_ln776_3_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="1" slack="1"/>
<pin id="1483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln776_3 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="and_ln776_4_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="1" slack="1"/>
<pin id="1487" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln776_4 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="select_ln780_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="10" slack="1"/>
<pin id="1491" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln780 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="select_ln780_1_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="10" slack="1"/>
<pin id="1496" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln780_1 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="selu_table5_addr_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="10" slack="1"/>
<pin id="1501" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="selu_table5_addr "/>
</bind>
</comp>

<comp id="1504" class="1005" name="selu_table5_addr_1_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="10" slack="1"/>
<pin id="1506" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="selu_table5_addr_1 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="select_ln780_2_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="10" slack="1"/>
<pin id="1511" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln780_2 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="select_ln780_3_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="10" slack="1"/>
<pin id="1516" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln780_3 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="x_assign_4_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="32" slack="1"/>
<pin id="1521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_4 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="selu_table5_addr_2_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="10" slack="1"/>
<pin id="1526" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="selu_table5_addr_2 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="selu_table5_addr_3_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="10" slack="1"/>
<pin id="1531" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="selu_table5_addr_3 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="select_ln780_4_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="10" slack="1"/>
<pin id="1536" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln780_4 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="selu_table5_addr_4_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="10" slack="1"/>
<pin id="1541" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="selu_table5_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="70" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="70" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="70" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="70" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="131" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="70" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="70" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="72" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="131" pin="7"/><net_sink comp="157" pin=4"/></net>

<net id="186"><net_src comp="173" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="70" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="72" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="195"><net_src comp="187" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="70" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="70" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="74" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="220"><net_src comp="212" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="70" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="74" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="229"><net_src comp="221" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="70" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="76" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="238"><net_src comp="230" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="70" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="76" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="247"><net_src comp="239" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="70" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="92" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="264"><net_src comp="256" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="70" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="92" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="265" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="278"><net_src comp="28" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="301"><net_src comp="100" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="16" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="94" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="112" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="310"><net_src comp="106" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="118" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="315"><net_src comp="274" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="321"><net_src comp="280" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="327"><net_src comp="274" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="333"><net_src comp="280" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="339"><net_src comp="274" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="345"><net_src comp="286" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="291" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="359"><net_src comp="18" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="20" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="22" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="366"><net_src comp="350" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="353" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="24" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="363" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="367" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="297" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="400"><net_src comp="18" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="20" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="22" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="391" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="394" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="24" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="404" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="26" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="408" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="303" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="441"><net_src comp="18" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="20" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="22" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="448"><net_src comp="432" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="435" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="24" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="445" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="449" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="297" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="482"><net_src comp="18" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="20" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="22" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="489"><net_src comp="473" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="476" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="24" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="486" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="26" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="490" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="303" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="523"><net_src comp="18" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="514" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="20" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="22" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="530"><net_src comp="514" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="517" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="24" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="527" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="26" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="531" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="297" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="342" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="34" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="36" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="573"><net_src comp="18" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="555" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="20" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="22" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="580"><net_src comp="555" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="38" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="40" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="577" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="42" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="594"><net_src comp="581" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="567" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="44" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="46" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="48" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="50" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="567" pin="4"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="605" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="619" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="599" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="623" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="631" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="581" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="635" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="591" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="639" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="52" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="643" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="54" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="666"><net_src comp="655" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="673"><net_src comp="56" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="649" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="54" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="58" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="682"><net_src comp="605" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="663" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="667" pin="4"/><net_sink comp="677" pin=2"/></net>

<net id="689"><net_src comp="60" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="677" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="559" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="685" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="677" pin="3"/><net_sink comp="691" pin=2"/></net>

<net id="702"><net_src comp="691" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="709"><net_src comp="62" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="691" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="64" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="36" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="717"><net_src comp="703" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="66" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="724"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="68" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="699" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="730"><net_src comp="346" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="34" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="36" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="745"><net_src comp="18" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="727" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="20" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="22" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="752"><net_src comp="727" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="759"><net_src comp="38" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="40" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="749" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="762"><net_src comp="42" pin="0"/><net_sink comp="753" pin=3"/></net>

<net id="766"><net_src comp="753" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="739" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="44" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="767" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="782"><net_src comp="46" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="771" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="48" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="789"><net_src comp="50" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="739" pin="4"/><net_sink comp="785" pin=1"/></net>

<net id="794"><net_src comp="785" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="800"><net_src comp="777" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="791" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="771" pin="2"/><net_sink comp="795" pin=2"/></net>

<net id="806"><net_src comp="795" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="795" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="803" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="753" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="807" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="763" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="811" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="832"><net_src comp="52" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="815" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="54" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="827" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="845"><net_src comp="56" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="821" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="847"><net_src comp="54" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="848"><net_src comp="58" pin="0"/><net_sink comp="839" pin=3"/></net>

<net id="854"><net_src comp="777" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="835" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="839" pin="4"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="60" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="849" pin="3"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="731" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="857" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="849" pin="3"/><net_sink comp="863" pin=2"/></net>

<net id="874"><net_src comp="863" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="881"><net_src comp="62" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="863" pin="3"/><net_sink comp="875" pin=1"/></net>

<net id="883"><net_src comp="64" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="884"><net_src comp="36" pin="0"/><net_sink comp="875" pin=3"/></net>

<net id="889"><net_src comp="875" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="66" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="885" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="68" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="871" pin="1"/><net_sink comp="891" pin=2"/></net>

<net id="902"><net_src comp="899" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="906"><net_src comp="903" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="910"><net_src comp="342" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="34" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="907" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="36" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="925"><net_src comp="18" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="907" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="927"><net_src comp="20" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="928"><net_src comp="22" pin="0"/><net_sink comp="919" pin=3"/></net>

<net id="932"><net_src comp="907" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="939"><net_src comp="38" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="40" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="941"><net_src comp="929" pin="1"/><net_sink comp="933" pin=2"/></net>

<net id="942"><net_src comp="42" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="946"><net_src comp="933" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="919" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="44" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="947" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="962"><net_src comp="46" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="951" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="48" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="969"><net_src comp="50" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="919" pin="4"/><net_sink comp="965" pin=1"/></net>

<net id="974"><net_src comp="965" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="957" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="971" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="951" pin="2"/><net_sink comp="975" pin=2"/></net>

<net id="986"><net_src comp="975" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="975" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="983" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="999"><net_src comp="933" pin="4"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="987" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1005"><net_src comp="943" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="991" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1012"><net_src comp="52" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1013"><net_src comp="995" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1014"><net_src comp="54" pin="0"/><net_sink comp="1007" pin=2"/></net>

<net id="1018"><net_src comp="1007" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1025"><net_src comp="56" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1026"><net_src comp="1001" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1027"><net_src comp="54" pin="0"/><net_sink comp="1019" pin=2"/></net>

<net id="1028"><net_src comp="58" pin="0"/><net_sink comp="1019" pin=3"/></net>

<net id="1034"><net_src comp="957" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="1015" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="1019" pin="4"/><net_sink comp="1029" pin=2"/></net>

<net id="1041"><net_src comp="60" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1029" pin="3"/><net_sink comp="1037" pin=1"/></net>

<net id="1048"><net_src comp="911" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1049"><net_src comp="1037" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1050"><net_src comp="1029" pin="3"/><net_sink comp="1043" pin=2"/></net>

<net id="1054"><net_src comp="1043" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1061"><net_src comp="62" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="1043" pin="3"/><net_sink comp="1055" pin=1"/></net>

<net id="1063"><net_src comp="64" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1064"><net_src comp="36" pin="0"/><net_sink comp="1055" pin=3"/></net>

<net id="1069"><net_src comp="1055" pin="4"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="66" pin="0"/><net_sink comp="1065" pin=1"/></net>

<net id="1076"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="68" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1078"><net_src comp="1051" pin="1"/><net_sink comp="1071" pin=2"/></net>

<net id="1082"><net_src comp="346" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1088"><net_src comp="34" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="1079" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1090"><net_src comp="36" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1097"><net_src comp="18" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="1079" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1099"><net_src comp="20" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1100"><net_src comp="22" pin="0"/><net_sink comp="1091" pin=3"/></net>

<net id="1104"><net_src comp="1079" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1111"><net_src comp="38" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="40" pin="0"/><net_sink comp="1105" pin=1"/></net>

<net id="1113"><net_src comp="1101" pin="1"/><net_sink comp="1105" pin=2"/></net>

<net id="1114"><net_src comp="42" pin="0"/><net_sink comp="1105" pin=3"/></net>

<net id="1118"><net_src comp="1105" pin="4"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="1091" pin="4"/><net_sink comp="1119" pin=0"/></net>

<net id="1127"><net_src comp="44" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1119" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1134"><net_src comp="46" pin="0"/><net_sink comp="1129" pin=0"/></net>

<net id="1135"><net_src comp="1123" pin="2"/><net_sink comp="1129" pin=1"/></net>

<net id="1136"><net_src comp="48" pin="0"/><net_sink comp="1129" pin=2"/></net>

<net id="1141"><net_src comp="50" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1091" pin="4"/><net_sink comp="1137" pin=1"/></net>

<net id="1146"><net_src comp="1137" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1152"><net_src comp="1129" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="1143" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="1123" pin="2"/><net_sink comp="1147" pin=2"/></net>

<net id="1158"><net_src comp="1147" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="1147" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1166"><net_src comp="1155" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1171"><net_src comp="1105" pin="4"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="1159" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1177"><net_src comp="1115" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="1163" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1184"><net_src comp="52" pin="0"/><net_sink comp="1179" pin=0"/></net>

<net id="1185"><net_src comp="1167" pin="2"/><net_sink comp="1179" pin=1"/></net>

<net id="1186"><net_src comp="54" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1190"><net_src comp="1179" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1197"><net_src comp="56" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="1173" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1199"><net_src comp="54" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1200"><net_src comp="58" pin="0"/><net_sink comp="1191" pin=3"/></net>

<net id="1206"><net_src comp="1129" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1207"><net_src comp="1187" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1208"><net_src comp="1191" pin="4"/><net_sink comp="1201" pin=2"/></net>

<net id="1213"><net_src comp="60" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="1201" pin="3"/><net_sink comp="1209" pin=1"/></net>

<net id="1220"><net_src comp="1083" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1221"><net_src comp="1209" pin="2"/><net_sink comp="1215" pin=1"/></net>

<net id="1222"><net_src comp="1201" pin="3"/><net_sink comp="1215" pin=2"/></net>

<net id="1226"><net_src comp="1215" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1233"><net_src comp="62" pin="0"/><net_sink comp="1227" pin=0"/></net>

<net id="1234"><net_src comp="1215" pin="3"/><net_sink comp="1227" pin=1"/></net>

<net id="1235"><net_src comp="64" pin="0"/><net_sink comp="1227" pin=2"/></net>

<net id="1236"><net_src comp="36" pin="0"/><net_sink comp="1227" pin=3"/></net>

<net id="1241"><net_src comp="1227" pin="4"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="66" pin="0"/><net_sink comp="1237" pin=1"/></net>

<net id="1248"><net_src comp="1237" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="68" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1250"><net_src comp="1223" pin="1"/><net_sink comp="1243" pin=2"/></net>

<net id="1254"><net_src comp="1251" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1258"><net_src comp="1255" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1267"><net_src comp="34" pin="0"/><net_sink comp="1262" pin=0"/></net>

<net id="1268"><net_src comp="1259" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1269"><net_src comp="36" pin="0"/><net_sink comp="1262" pin=2"/></net>

<net id="1276"><net_src comp="18" pin="0"/><net_sink comp="1270" pin=0"/></net>

<net id="1277"><net_src comp="1259" pin="1"/><net_sink comp="1270" pin=1"/></net>

<net id="1278"><net_src comp="20" pin="0"/><net_sink comp="1270" pin=2"/></net>

<net id="1279"><net_src comp="22" pin="0"/><net_sink comp="1270" pin=3"/></net>

<net id="1283"><net_src comp="1259" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1290"><net_src comp="38" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1291"><net_src comp="40" pin="0"/><net_sink comp="1284" pin=1"/></net>

<net id="1292"><net_src comp="1280" pin="1"/><net_sink comp="1284" pin=2"/></net>

<net id="1293"><net_src comp="42" pin="0"/><net_sink comp="1284" pin=3"/></net>

<net id="1297"><net_src comp="1284" pin="4"/><net_sink comp="1294" pin=0"/></net>

<net id="1301"><net_src comp="1270" pin="4"/><net_sink comp="1298" pin=0"/></net>

<net id="1306"><net_src comp="44" pin="0"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="1298" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="1313"><net_src comp="46" pin="0"/><net_sink comp="1308" pin=0"/></net>

<net id="1314"><net_src comp="1302" pin="2"/><net_sink comp="1308" pin=1"/></net>

<net id="1315"><net_src comp="48" pin="0"/><net_sink comp="1308" pin=2"/></net>

<net id="1320"><net_src comp="50" pin="0"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="1270" pin="4"/><net_sink comp="1316" pin=1"/></net>

<net id="1325"><net_src comp="1316" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1331"><net_src comp="1308" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1332"><net_src comp="1322" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1333"><net_src comp="1302" pin="2"/><net_sink comp="1326" pin=2"/></net>

<net id="1337"><net_src comp="1326" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1341"><net_src comp="1326" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="1334" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1350"><net_src comp="1284" pin="4"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1338" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1356"><net_src comp="1294" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1357"><net_src comp="1342" pin="1"/><net_sink comp="1352" pin=1"/></net>

<net id="1363"><net_src comp="52" pin="0"/><net_sink comp="1358" pin=0"/></net>

<net id="1364"><net_src comp="1346" pin="2"/><net_sink comp="1358" pin=1"/></net>

<net id="1365"><net_src comp="54" pin="0"/><net_sink comp="1358" pin=2"/></net>

<net id="1369"><net_src comp="1358" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1376"><net_src comp="56" pin="0"/><net_sink comp="1370" pin=0"/></net>

<net id="1377"><net_src comp="1352" pin="2"/><net_sink comp="1370" pin=1"/></net>

<net id="1378"><net_src comp="54" pin="0"/><net_sink comp="1370" pin=2"/></net>

<net id="1379"><net_src comp="58" pin="0"/><net_sink comp="1370" pin=3"/></net>

<net id="1385"><net_src comp="1308" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1386"><net_src comp="1366" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1387"><net_src comp="1370" pin="4"/><net_sink comp="1380" pin=2"/></net>

<net id="1392"><net_src comp="60" pin="0"/><net_sink comp="1388" pin=0"/></net>

<net id="1393"><net_src comp="1380" pin="3"/><net_sink comp="1388" pin=1"/></net>

<net id="1399"><net_src comp="1262" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1400"><net_src comp="1388" pin="2"/><net_sink comp="1394" pin=1"/></net>

<net id="1401"><net_src comp="1380" pin="3"/><net_sink comp="1394" pin=2"/></net>

<net id="1405"><net_src comp="1394" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1412"><net_src comp="62" pin="0"/><net_sink comp="1406" pin=0"/></net>

<net id="1413"><net_src comp="1394" pin="3"/><net_sink comp="1406" pin=1"/></net>

<net id="1414"><net_src comp="64" pin="0"/><net_sink comp="1406" pin=2"/></net>

<net id="1415"><net_src comp="36" pin="0"/><net_sink comp="1406" pin=3"/></net>

<net id="1420"><net_src comp="1406" pin="4"/><net_sink comp="1416" pin=0"/></net>

<net id="1421"><net_src comp="66" pin="0"/><net_sink comp="1416" pin=1"/></net>

<net id="1427"><net_src comp="1416" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1428"><net_src comp="68" pin="0"/><net_sink comp="1422" pin=1"/></net>

<net id="1429"><net_src comp="1402" pin="1"/><net_sink comp="1422" pin=2"/></net>

<net id="1433"><net_src comp="1430" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1437"><net_src comp="94" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1439"><net_src comp="1434" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1440"><net_src comp="1434" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1444"><net_src comp="100" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1447"><net_src comp="1441" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1451"><net_src comp="106" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1453"><net_src comp="1448" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1454"><net_src comp="1448" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1458"><net_src comp="112" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1461"><net_src comp="1455" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1465"><net_src comp="385" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1469"><net_src comp="426" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1473"><net_src comp="118" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1476"><net_src comp="1470" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1480"><net_src comp="467" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1484"><net_src comp="508" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1488"><net_src comp="549" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1492"><net_src comp="719" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1497"><net_src comp="891" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1502"><net_src comp="124" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1507"><net_src comp="137" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="1512"><net_src comp="1071" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1517"><net_src comp="1243" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1522"><net_src comp="280" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1527"><net_src comp="196" pin="3"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1532"><net_src comp="204" pin="3"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="1537"><net_src comp="1422" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1542"><net_src comp="248" pin="3"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="131" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {10 11 12 }
 - Input state : 
	Port: selu<float, float, selu3_config_struct> : data_0_read | {1 }
	Port: selu<float, float, selu3_config_struct> : data_1_read | {1 }
	Port: selu<float, float, selu3_config_struct> : data_2_read | {2 }
	Port: selu<float, float, selu3_config_struct> : data_3_read | {2 }
	Port: selu<float, float, selu3_config_struct> : data_4_read | {3 }
	Port: selu<float, float, selu3_config_struct> : selu_table5 | {9 10 11 12 }
  - Chain level:
	State 1
	State 2
		tmp_2 : 1
		trunc_ln776 : 1
		icmp_ln776 : 2
		icmp_ln776_1 : 2
		or_ln776 : 3
		and_ln776 : 3
		br_ln776 : 3
		tmp_5 : 1
		trunc_ln776_1 : 1
		icmp_ln776_2 : 2
		icmp_ln776_3 : 2
		or_ln776_1 : 3
		and_ln776_1 : 3
		br_ln776 : 3
	State 3
		tmp_7 : 1
		trunc_ln776_2 : 1
		icmp_ln776_4 : 2
		icmp_ln776_5 : 2
		or_ln776_2 : 3
		and_ln776_2 : 3
		br_ln776 : 3
		tmp_9 : 1
		trunc_ln776_3 : 1
		icmp_ln776_6 : 2
		icmp_ln776_7 : 2
		or_ln776_3 : 3
		and_ln776_3 : 3
		br_ln776 : 3
	State 4
		tmp_10 : 1
		trunc_ln776_4 : 1
		icmp_ln776_8 : 2
		icmp_ln776_9 : 2
		or_ln776_4 : 3
		and_ln776_4 : 3
		br_ln776 : 3
	State 5
	State 6
	State 7
	State 8
		p_Result_s : 1
		tmp_V : 1
		tmp_V_1 : 1
		mantissa_V : 2
		zext_ln682 : 3
		zext_ln339 : 2
		add_ln339 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sext_ln1311_1 : 6
		sext_ln1311_10 : 6
		zext_ln1287 : 7
		r_V : 7
		r_V_1 : 8
		tmp_15 : 8
		zext_ln662 : 9
		tmp_12 : 9
		p_Val2_25 : 10
		result_V_1 : 11
		p_Val2_26 : 12
		trunc_ln789 : 13
		tmp_17 : 13
		icmp_ln780 : 14
		select_ln780 : 15
		p_Result_1 : 1
		tmp_V_2 : 1
		tmp_V_3 : 1
		mantissa_V_1 : 2
		zext_ln682_1 : 3
		zext_ln339_1 : 2
		add_ln339_1 : 3
		isNeg_1 : 4
		sub_ln1311_1 : 2
		sext_ln1311_2 : 3
		ush_1 : 5
		sext_ln1311_3 : 6
		sext_ln1311_11 : 6
		zext_ln1287_1 : 7
		r_V_2 : 7
		r_V_3 : 8
		tmp_23 : 8
		zext_ln662_1 : 9
		tmp_13 : 9
		p_Val2_27 : 10
		result_V_3 : 11
		p_Val2_28 : 12
		trunc_ln789_1 : 13
		tmp_24 : 13
		icmp_ln780_1 : 14
		select_ln780_1 : 15
	State 9
		selu_table5_addr : 1
		selu_table5_load : 2
		selu_table5_addr_1 : 1
		selu_table5_load_1 : 2
		p_Result_2 : 1
		tmp_V_4 : 1
		tmp_V_5 : 1
		mantissa_V_2 : 2
		zext_ln682_2 : 3
		zext_ln339_2 : 2
		add_ln339_2 : 3
		isNeg_2 : 4
		sub_ln1311_2 : 2
		sext_ln1311_4 : 3
		ush_2 : 5
		sext_ln1311_5 : 6
		sext_ln1311_12 : 6
		zext_ln1287_2 : 7
		r_V_4 : 7
		r_V_5 : 8
		tmp_27 : 8
		zext_ln662_2 : 9
		tmp_14 : 9
		p_Val2_29 : 10
		result_V_5 : 11
		p_Val2_30 : 12
		trunc_ln789_2 : 13
		tmp_28 : 13
		icmp_ln780_2 : 14
		select_ln780_2 : 15
		p_Result_3 : 1
		tmp_V_6 : 1
		tmp_V_7 : 1
		mantissa_V_3 : 2
		zext_ln682_3 : 3
		zext_ln339_3 : 2
		add_ln339_3 : 3
		isNeg_3 : 4
		sub_ln1311_3 : 2
		sext_ln1311_6 : 3
		ush_3 : 5
		sext_ln1311_7 : 6
		sext_ln1311_13 : 6
		zext_ln1287_3 : 7
		r_V_6 : 7
		r_V_7 : 8
		tmp_31 : 8
		zext_ln662_3 : 9
		tmp_16 : 9
		p_Val2_31 : 10
		result_V_7 : 11
		p_Val2_32 : 12
		trunc_ln789_3 : 13
		tmp_32 : 13
		icmp_ln780_3 : 14
		select_ln780_3 : 15
	State 10
		store_ln781 : 1
		store_ln777 : 1
		store_ln781 : 1
		store_ln777 : 1
		selu_table5_addr_2 : 1
		selu_table5_load_2 : 2
		selu_table5_addr_3 : 1
		selu_table5_load_3 : 2
		p_Result_4 : 1
		tmp_V_8 : 1
		tmp_V_9 : 1
		mantissa_V_4 : 2
		zext_ln682_4 : 3
		zext_ln339_4 : 2
		add_ln339_4 : 3
		isNeg_4 : 4
		sub_ln1311_4 : 2
		sext_ln1311_8 : 3
		ush_4 : 5
		sext_ln1311_9 : 6
		sext_ln1311_14 : 6
		zext_ln1287_4 : 7
		r_V_8 : 7
		r_V_9 : 8
		tmp_35 : 8
		zext_ln662_4 : 9
		tmp_18 : 9
		p_Val2_33 : 10
		result_V_9 : 11
		p_Val2_34 : 12
		trunc_ln789_4 : 13
		tmp_36 : 13
		icmp_ln780_4 : 14
		select_ln780_4 : 15
	State 11
		store_ln781 : 1
		store_ln777 : 1
		store_ln781 : 1
		store_ln777 : 1
		selu_table5_addr_4 : 1
		selu_table5_load_4 : 2
	State 12
		empty : 1
		store_ln781 : 1
		store_ln777 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_274        |    3    |   128   |    77   |
|   fmul   |         grp_fu_280        |    3    |   128   |    77   |
|          |         grp_fu_286        |    3    |   128   |    77   |
|          |         grp_fu_291        |    3    |   128   |    77   |
|----------|---------------------------|---------|---------|---------|
|          |        r_V_1_fu_649       |    0    |    0    |    92   |
|          |        r_V_3_fu_821       |    0    |    0    |    92   |
|    shl   |       r_V_5_fu_1001       |    0    |    0    |    92   |
|          |       r_V_7_fu_1173       |    0    |    0    |    92   |
|          |       r_V_9_fu_1352       |    0    |    0    |    92   |
|----------|---------------------------|---------|---------|---------|
|          |         ush_fu_623        |    0    |    0    |    9    |
|          |      p_Val2_25_fu_677     |    0    |    0    |    32   |
|          |      p_Val2_26_fu_691     |    0    |    0    |    32   |
|          |    select_ln780_fu_719    |    0    |    0    |    10   |
|          |        ush_1_fu_795       |    0    |    0    |    9    |
|          |      p_Val2_27_fu_849     |    0    |    0    |    32   |
|          |      p_Val2_28_fu_863     |    0    |    0    |    32   |
|          |   select_ln780_1_fu_891   |    0    |    0    |    10   |
|          |        ush_2_fu_975       |    0    |    0    |    9    |
|  select  |     p_Val2_29_fu_1029     |    0    |    0    |    32   |
|          |     p_Val2_30_fu_1043     |    0    |    0    |    32   |
|          |   select_ln780_2_fu_1071  |    0    |    0    |    10   |
|          |       ush_3_fu_1147       |    0    |    0    |    9    |
|          |     p_Val2_31_fu_1201     |    0    |    0    |    32   |
|          |     p_Val2_32_fu_1215     |    0    |    0    |    32   |
|          |   select_ln780_3_fu_1243  |    0    |    0    |    10   |
|          |       ush_4_fu_1326       |    0    |    0    |    9    |
|          |     p_Val2_33_fu_1380     |    0    |    0    |    32   |
|          |     p_Val2_34_fu_1394     |    0    |    0    |    32   |
|          |   select_ln780_4_fu_1422  |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|          |         r_V_fu_643        |    0    |    0    |    66   |
|          |        r_V_2_fu_815       |    0    |    0    |    66   |
|   lshr   |        r_V_4_fu_995       |    0    |    0    |    66   |
|          |       r_V_6_fu_1167       |    0    |    0    |    66   |
|          |       r_V_8_fu_1346       |    0    |    0    |    66   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln776_fu_367     |    0    |    0    |    11   |
|          |    icmp_ln776_1_fu_373    |    0    |    0    |    20   |
|          |    icmp_ln776_2_fu_408    |    0    |    0    |    11   |
|          |    icmp_ln776_3_fu_414    |    0    |    0    |    20   |
|          |    icmp_ln776_4_fu_449    |    0    |    0    |    11   |
|          |    icmp_ln776_5_fu_455    |    0    |    0    |    20   |
|          |    icmp_ln776_6_fu_490    |    0    |    0    |    11   |
|   icmp   |    icmp_ln776_7_fu_496    |    0    |    0    |    20   |
|          |    icmp_ln776_8_fu_531    |    0    |    0    |    11   |
|          |    icmp_ln776_9_fu_537    |    0    |    0    |    20   |
|          |     icmp_ln780_fu_713     |    0    |    0    |    20   |
|          |    icmp_ln780_1_fu_885    |    0    |    0    |    20   |
|          |    icmp_ln780_2_fu_1065   |    0    |    0    |    20   |
|          |    icmp_ln780_3_fu_1237   |    0    |    0    |    20   |
|          |    icmp_ln780_4_fu_1416   |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|   fcmp   |         grp_fu_297        |    0    |    66   |    46   |
|          |         grp_fu_303        |    0    |    66   |    46   |
|----------|---------------------------|---------|---------|---------|
|          |     sub_ln1311_fu_613     |    0    |    0    |    8    |
|          |     result_V_1_fu_685     |    0    |    0    |    32   |
|          |    sub_ln1311_1_fu_785    |    0    |    0    |    8    |
|          |     result_V_3_fu_857     |    0    |    0    |    32   |
|    sub   |    sub_ln1311_2_fu_965    |    0    |    0    |    8    |
|          |     result_V_5_fu_1037    |    0    |    0    |    32   |
|          |    sub_ln1311_3_fu_1137   |    0    |    0    |    8    |
|          |     result_V_7_fu_1209    |    0    |    0    |    32   |
|          |    sub_ln1311_4_fu_1316   |    0    |    0    |    8    |
|          |     result_V_9_fu_1388    |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln339_fu_599     |    0    |    0    |    8    |
|          |     add_ln339_1_fu_771    |    0    |    0    |    8    |
|    add   |     add_ln339_2_fu_951    |    0    |    0    |    8    |
|          |    add_ln339_3_fu_1123    |    0    |    0    |    8    |
|          |    add_ln339_4_fu_1302    |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |      or_ln776_fu_379      |    0    |    0    |    2    |
|          |     or_ln776_1_fu_420     |    0    |    0    |    2    |
|    or    |     or_ln776_2_fu_461     |    0    |    0    |    2    |
|          |     or_ln776_3_fu_502     |    0    |    0    |    2    |
|          |     or_ln776_4_fu_543     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      and_ln776_fu_385     |    0    |    0    |    2    |
|          |     and_ln776_1_fu_426    |    0    |    0    |    2    |
|    and   |     and_ln776_2_fu_467    |    0    |    0    |    2    |
|          |     and_ln776_3_fu_508    |    0    |    0    |    2    |
|          |     and_ln776_4_fu_549    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |  data_1_read_1_read_fu_94 |    0    |    0    |    0    |
|          | data_0_read_1_read_fu_100 |    0    |    0    |    0    |
|   read   | data_3_read_1_read_fu_106 |    0    |    0    |    0    |
|          | data_2_read_1_read_fu_112 |    0    |    0    |    0    |
|          | data_4_read_1_read_fu_118 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_2_fu_353       |    0    |    0    |    0    |
|          |        tmp_5_fu_394       |    0    |    0    |    0    |
|          |        tmp_7_fu_435       |    0    |    0    |    0    |
|          |        tmp_9_fu_476       |    0    |    0    |    0    |
|          |       tmp_10_fu_517       |    0    |    0    |    0    |
|          |        tmp_V_fu_567       |    0    |    0    |    0    |
|          |       tmp_12_fu_667       |    0    |    0    |    0    |
|          |       tmp_17_fu_703       |    0    |    0    |    0    |
|          |       tmp_V_2_fu_739      |    0    |    0    |    0    |
|partselect|       tmp_13_fu_839       |    0    |    0    |    0    |
|          |       tmp_24_fu_875       |    0    |    0    |    0    |
|          |       tmp_V_4_fu_919      |    0    |    0    |    0    |
|          |       tmp_14_fu_1019      |    0    |    0    |    0    |
|          |       tmp_28_fu_1055      |    0    |    0    |    0    |
|          |      tmp_V_6_fu_1091      |    0    |    0    |    0    |
|          |       tmp_16_fu_1191      |    0    |    0    |    0    |
|          |       tmp_32_fu_1227      |    0    |    0    |    0    |
|          |      tmp_V_8_fu_1270      |    0    |    0    |    0    |
|          |       tmp_18_fu_1370      |    0    |    0    |    0    |
|          |       tmp_36_fu_1406      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     trunc_ln776_fu_363    |    0    |    0    |    0    |
|          |    trunc_ln776_1_fu_404   |    0    |    0    |    0    |
|          |    trunc_ln776_2_fu_445   |    0    |    0    |    0    |
|          |    trunc_ln776_3_fu_486   |    0    |    0    |    0    |
|          |    trunc_ln776_4_fu_527   |    0    |    0    |    0    |
|          |       tmp_V_1_fu_577      |    0    |    0    |    0    |
|          |     trunc_ln789_fu_699    |    0    |    0    |    0    |
|   trunc  |       tmp_V_3_fu_749      |    0    |    0    |    0    |
|          |    trunc_ln789_1_fu_871   |    0    |    0    |    0    |
|          |       tmp_V_5_fu_929      |    0    |    0    |    0    |
|          |   trunc_ln789_2_fu_1051   |    0    |    0    |    0    |
|          |      tmp_V_7_fu_1101      |    0    |    0    |    0    |
|          |   trunc_ln789_3_fu_1223   |    0    |    0    |    0    |
|          |      tmp_V_9_fu_1280      |    0    |    0    |    0    |
|          |   trunc_ln789_4_fu_1402   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_s_fu_559     |    0    |    0    |    0    |
|          |        isNeg_fu_605       |    0    |    0    |    0    |
|          |       tmp_15_fu_655       |    0    |    0    |    0    |
|          |     p_Result_1_fu_731     |    0    |    0    |    0    |
|          |       isNeg_1_fu_777      |    0    |    0    |    0    |
|          |       tmp_23_fu_827       |    0    |    0    |    0    |
|          |     p_Result_2_fu_911     |    0    |    0    |    0    |
| bitselect|       isNeg_2_fu_957      |    0    |    0    |    0    |
|          |       tmp_27_fu_1007      |    0    |    0    |    0    |
|          |     p_Result_3_fu_1083    |    0    |    0    |    0    |
|          |      isNeg_3_fu_1129      |    0    |    0    |    0    |
|          |       tmp_31_fu_1179      |    0    |    0    |    0    |
|          |     p_Result_4_fu_1262    |    0    |    0    |    0    |
|          |      isNeg_4_fu_1308      |    0    |    0    |    0    |
|          |       tmp_35_fu_1358      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     mantissa_V_fu_581     |    0    |    0    |    0    |
|          |    mantissa_V_1_fu_753    |    0    |    0    |    0    |
|bitconcatenate|    mantissa_V_2_fu_933    |    0    |    0    |    0    |
|          |    mantissa_V_3_fu_1105   |    0    |    0    |    0    |
|          |    mantissa_V_4_fu_1284   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln682_fu_591     |    0    |    0    |    0    |
|          |     zext_ln339_fu_595     |    0    |    0    |    0    |
|          |     zext_ln1287_fu_639    |    0    |    0    |    0    |
|          |     zext_ln662_fu_663     |    0    |    0    |    0    |
|          |    zext_ln682_1_fu_763    |    0    |    0    |    0    |
|          |    zext_ln339_1_fu_767    |    0    |    0    |    0    |
|          |    zext_ln1287_1_fu_811   |    0    |    0    |    0    |
|          |    zext_ln662_1_fu_835    |    0    |    0    |    0    |
|          |     zext_ln781_fu_899     |    0    |    0    |    0    |
|          |    zext_ln781_1_fu_903    |    0    |    0    |    0    |
|          |    zext_ln682_2_fu_943    |    0    |    0    |    0    |
|          |    zext_ln339_2_fu_947    |    0    |    0    |    0    |
|   zext   |    zext_ln1287_2_fu_991   |    0    |    0    |    0    |
|          |    zext_ln662_2_fu_1015   |    0    |    0    |    0    |
|          |    zext_ln682_3_fu_1115   |    0    |    0    |    0    |
|          |    zext_ln339_3_fu_1119   |    0    |    0    |    0    |
|          |   zext_ln1287_3_fu_1163   |    0    |    0    |    0    |
|          |    zext_ln662_3_fu_1187   |    0    |    0    |    0    |
|          |    zext_ln781_2_fu_1251   |    0    |    0    |    0    |
|          |    zext_ln781_3_fu_1255   |    0    |    0    |    0    |
|          |    zext_ln682_4_fu_1294   |    0    |    0    |    0    |
|          |    zext_ln339_4_fu_1298   |    0    |    0    |    0    |
|          |   zext_ln1287_4_fu_1342   |    0    |    0    |    0    |
|          |    zext_ln662_4_fu_1366   |    0    |    0    |    0    |
|          |    zext_ln781_4_fu_1430   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln1311_fu_619    |    0    |    0    |    0    |
|          |    sext_ln1311_1_fu_631   |    0    |    0    |    0    |
|          |   sext_ln1311_10_fu_635   |    0    |    0    |    0    |
|          |    sext_ln1311_2_fu_791   |    0    |    0    |    0    |
|          |    sext_ln1311_3_fu_803   |    0    |    0    |    0    |
|          |   sext_ln1311_11_fu_807   |    0    |    0    |    0    |
|          |    sext_ln1311_4_fu_971   |    0    |    0    |    0    |
|   sext   |    sext_ln1311_5_fu_983   |    0    |    0    |    0    |
|          |   sext_ln1311_12_fu_987   |    0    |    0    |    0    |
|          |   sext_ln1311_6_fu_1143   |    0    |    0    |    0    |
|          |   sext_ln1311_7_fu_1155   |    0    |    0    |    0    |
|          |   sext_ln1311_13_fu_1159  |    0    |    0    |    0    |
|          |   sext_ln1311_8_fu_1322   |    0    |    0    |    0    |
|          |   sext_ln1311_9_fu_1334   |    0    |    0    |    0    |
|          |   sext_ln1311_14_fu_1338  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    12   |   644   |   2120  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    and_ln776_1_reg_1466   |    1   |
|    and_ln776_2_reg_1477   |    1   |
|    and_ln776_3_reg_1481   |    1   |
|    and_ln776_4_reg_1485   |    1   |
|     and_ln776_reg_1462    |    1   |
|   data_0_read_1_reg_1441  |   32   |
|   data_1_read_1_reg_1434  |   32   |
|   data_2_read_1_reg_1455  |   32   |
|   data_3_read_1_reg_1448  |   32   |
|   data_4_read_1_reg_1470  |   32   |
|          reg_312          |   32   |
|          reg_318          |   32   |
|          reg_324          |   32   |
|          reg_330          |   32   |
|          reg_336          |   32   |
|          reg_342          |   32   |
|          reg_346          |   32   |
|  select_ln780_1_reg_1494  |   10   |
|  select_ln780_2_reg_1509  |   10   |
|  select_ln780_3_reg_1514  |   10   |
|  select_ln780_4_reg_1534  |   10   |
|   select_ln780_reg_1489   |   10   |
|selu_table5_addr_1_reg_1504|   10   |
|selu_table5_addr_2_reg_1524|   10   |
|selu_table5_addr_3_reg_1529|   10   |
|selu_table5_addr_4_reg_1539|   10   |
| selu_table5_addr_reg_1499 |   10   |
|    x_assign_4_reg_1519    |   32   |
+---------------------------+--------+
|           Total           |   521  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_131 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_157 |  p0  |   6  |   3  |   18   ||    33   |
| grp_access_fu_157 |  p1  |   4  |  32  |   128  ||    21   |
| grp_access_fu_157 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_157 |  p4  |   3  |   3  |    9   ||    15   |
|     grp_fu_274    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_274    |  p1  |   2  |  32  |   64   |
|     grp_fu_280    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_280    |  p1  |   3  |  32  |   96   |
|     grp_fu_286    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_291    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_297    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_303    |  p0  |   4  |  32  |   128  ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1015  ||  8.784  ||   246   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   644  |  2120  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   246  |
|  Register |    -   |    -   |   521  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    8   |  1165  |  2366  |
+-----------+--------+--------+--------+--------+
