Towards Next-Generation Logic Synthesis: A Scalable Neural Circuit Generation Framework