Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -sd ../../Users/lab/Downloads/VGAtxt48x20 -sd
../../Users/lab/Downloads/PS2_Kbd -sd ../../Users/lab/Downloads/RotaryEnc -sd
../../Users/lab/Downloads/SDC_FileReader -nt timestamp -uc
C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf -p xc3s500e-fg320-4
Test_KbdVGA.ngc Test_KbdVGA.ngd

Reading NGO file "C:/ucisw2/typing_test/Test_KbdVGA.ngc" ...
Loading design module "../../Users/lab/Downloads/PS2_Kbd/PS2_Kbd.ngc"...
Loading design module "../../Users/lab/Downloads/VGAtxt48x20/VGAtxt48x20.ngc"...
Loading design module "../../Users/lab/Downloads/RotaryEnc/RotaryEnc.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET "btn_north" LOC = "V4"  |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(8)]: NET
   "btn_north" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "btn_north" LOC = "V4"  |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(8)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVTTL |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(8)]: NET
   "btn_north" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLDOWN;>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(8)]: NET
   "btn_north" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "btn_west"  LOC = "D18" |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(11)]: NET
   "btn_west" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "btn_west"  LOC = "D18" |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(11)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVTTL |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(11)]: NET
   "btn_west" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLDOWN;>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(11)]: NET
   "btn_west" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "led<0>" LOC = "F12" |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(31)]: NET "led<0>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "led<0>" LOC = "F12" |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(31)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVTTL |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(31)]: NET "led<0>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = SLOW |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(31)]: NET "led<0>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 4;>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(31)]: NET "led<0>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "led<1>" LOC = "E12" |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(32)]: NET "led<1>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "led<1>" LOC = "E12" |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(32)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVTTL |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(32)]: NET "led<1>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = SLOW |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(32)]: NET "led<1>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 4;>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(32)]: NET "led<1>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "LED_7" LOC = "F9"  |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(38)]: NET "LED_7"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "LED_7" LOC = "F9"  |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(38)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVTTL |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(38)]: NET "LED_7"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = SLOW |>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(38)]: NET "LED_7"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 4;>
   [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(38)]: NET "LED_7"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem - The Period constraint <NET "Clk_50MHz" PERIOD = 20.0ns
   HIGH 50%;> [C:/Users/lab/Downloads/Test_KbdVGA/Test_KbdVGA/GenIO.ucf(3)], is
   specified using the Net Period method which is not recommended. Please use
   the Timespec PERIOD method.

Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    18
  Number of warnings:   5

Total memory usage is 4398172 kilobytes

Total REAL time to NGDBUILD completion:  2 sec
Total CPU time to NGDBUILD completion:   2 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "Test_KbdVGA.bld"...
