module keybd (
    input wire clk,
    input wire rst_n,

    input  wire [3-1:0] keybd_col_i,
    output reg  [3-1:0] keybd_row_o,
    output reg  [9-1:0] result_o
);
reg [5:0] cnt_row=1;
always @(posedge clk) begin
    if(!rst_n)
      begin
        cnt_row<=1;
      end
      else begin
        if(cnt_row>=3)begin
            cnt_row<=1;
        end else begin
            cnt_row<=cnt_row+1;
        end
      end
end

always @(*) begin

    case (cnt_row)
        1: keybd_row_o=3'b001;
        2: keybd_row_o=3'b010;
        3:keybd_row_o=3'b100;
        default: keybd_row_o=0;
    endcase

end

always @(*) begin
    if(keybd_col_i[0])begin
        result_o[0+3*(keybd_row_o-1)]=1;
    end else begin
        result_o[0+3*(keybd_row_o-1)]=0;
    end

    if(keybd_col_i[1])begin
        result_o[1+3*(keybd_row_o-1)]=1;
    end else begin
        result_o[1+3*(keybd_row_o-1)]=0;
    end

    if(keybd_col_i[2])begin
        result_o[2+3*(keybd_row_o-1)]=1;
    end else begin
        result_o[2+3*(keybd_row_o-1)]=0;
    end
end
endmodule //keybd

