module tb;
      reg i0,i1,i2,i3;
      reg [1:0]s;
      wire y;
      mux4to1 DUT(.i0(i0),.i1(i1),.i2(i2),.i3(i3),.s(s),.y(y));
      initial begin
         $monitor("%t=0t:i0=%b,i1=%b,i2=%b,i3=%b,s=%b,y=%b",$time,i0,i1,i2,i3,s,y);
         {i3,i2,i1,i0}=4'b1010;
         #2 s=2'b00;
         #2 s=2'b01;
         #2 s=2'b10;
         #2 s=2'b11;
         #5 $finish;
      end
endmodule
