// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2019 thingy.jp.
 * Author: Daniel Palmer <daniel@thingy.jp>
 */

#include "chenxing-v7.dtsi"

/ {
	cpu0_opp_table: opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;

		opp-100000000 {
			opp-hz = /bits/ 64 <100000000>;
			opp-microvolt = <800000 800000 850000>;
			clock-latency-ns = <300000>;
		};

		opp-200000000 {
			opp-hz = /bits/ 64 <200000000>;
			opp-microvolt = <850000 850000 880000>;
			clock-latency-ns = <300000>;
		};

		opp-400000000 {
			opp-hz = /bits/ 64 <400000000>;
			opp-microvolt = <880000 880000 890000>;
			clock-latency-ns = <300000>;
		};
		opp-600000000 {
			opp-hz = /bits/ 64 <600000000>;
			opp-microvolt = <900000 900000 1000000>;
			clock-latency-ns = <300000>;
		};

		opp-800000000 {
			opp-hz = /bits/ 64 <800000000>;
			opp-microvolt = <900000 900000 1000000>;
			clock-latency-ns = <300000>;
		};
	};
};

&soc {
	sd: sd@1f282600 {
		compatible = "mstar,msc313-sdio";
		reg = <0x1f282600 0x200>;
		no-1-8-v;
		cap-sd-highspeed;
		bus-width = <4>;
		clocks = <&clkgen_mux_sdio 0>;
		interrupts-extended = <&intc_irq 60 IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
	};

	// from disassembly
	utmi1: utmi@1f285200 {
		compatible = "syscon";
		reg = <0x1f285200 0x80>;
	};

	usbc1: usbc@1f285600 {
		compatible = "syscon";
		reg = <0x1f285600 0x20>;
	};

	usbphy1: usbphy@1 {
		#phy-cells = <1>;
		compatible = "mstar,msc313-usb-phy";
		clocks = <&xtal12>;
		mstar,utmi = <&utmi1>;
		mstar,usbc = <&usbc1>;
		interrupts-extended = <&intc_irq 30 IRQ_TYPE_LEVEL_HIGH>;
	};
	//
};

&cpu0 {
	operating-points-v2 = <&cpu0_opp_table>;
};

&sram {
	reg = <0xa0000000 0x20000>;
};
