{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703535299402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703535299404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 26 05:14:59 2023 " "Processing started: Tue Dec 26 05:14:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703535299404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535299404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_calculator -c top_calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_calculator -c top_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535299404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703535300288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703535300288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file top_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_calculator " "Found entity 1: top_calculator" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535314452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535314452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fnd_d fnd_D segment_driver.v(6) " "Verilog HDL Declaration information at segment_driver.v(6): object \"fnd_d\" differs only in case from object \"fnd_D\" in the same scope" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703535314459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fnd_n fnd_N segment_driver.v(32) " "Verilog HDL Declaration information at segment_driver.v(32): object \"fnd_n\" differs only in case from object \"fnd_N\" in the same scope" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703535314460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fnd_h fnd_H segment_driver.v(31) " "Verilog HDL Declaration information at segment_driver.v(31): object \"fnd_h\" differs only in case from object \"fnd_H\" in the same scope" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703535314460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_driver " "Found entity 1: segment_driver" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535314461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535314461 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keypad_driver.v(27) " "Verilog HDL information at keypad_driver.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703535314466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_driver " "Found entity 1: keypad_driver" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535314467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535314467 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(1) " "Verilog HDL Declaration warning at interface.v(1): \"interface\" is SystemVerilog-2005 keyword" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1703535314472 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interface.v(57) " "Verilog HDL information at interface.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703535314473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535314474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535314474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Verilog/FPGA_project/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535314480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535314480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculate.v 1 1 " "Found 1 design units, including 1 entities, in source file calculate.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculate " "Found entity 1: calculate" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535314485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535314485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_calculator " "Elaborating entity \"top_calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703535315137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:CLK " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:CLK\"" {  } { { "top_calculator.v" "CLK" { Text "C:/Verilog/FPGA_project/top_calculator.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535315188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_driver segment_driver:SDI " "Elaborating entity \"segment_driver\" for hierarchy \"segment_driver:SDI\"" {  } { { "top_calculator.v" "SDI" { Text "C:/Verilog/FPGA_project/top_calculator.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535315214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_driver.v(276) " "Verilog HDL assignment warning at segment_driver.v(276): truncated value with size 32 to match size of target (3)" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703535315217 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "segment_driver.v(56) " "Verilog HDL Case Statement warning at segment_driver.v(56): can't check case statement for completeness because the case expression has too many possible states" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 56 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1703535315224 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "signBit set_segment segment_driver.v(51) " "Verilog HDL warning at segment_driver.v(51): variable signBit in static task or function set_segment may have unintended latch behavior" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 51 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1703535315225 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "data set_segment segment_driver.v(49) " "Verilog HDL warning at segment_driver.v(49): variable data in static task or function set_segment may have unintended latch behavior" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 49 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1703535315225 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_driver.v(288) " "Verilog HDL assignment warning at segment_driver.v(288): truncated value with size 32 to match size of target (3)" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703535315225 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "set_segment.segment 0 segment_driver.v(50) " "Net \"set_segment.segment\" at segment_driver.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703535315228 "|top_calculator|segment_driver:SDI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_segment.segment\[0\]\[0\] segment_driver.v(243) " "Inferred latch for \"set_segment.segment\[0\]\[0\]\" at segment_driver.v(243)" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535315230 "|top_calculator|segment_driver:SDI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_driver keypad_driver:KDI " "Elaborating entity \"keypad_driver\" for hierarchy \"keypad_driver:KDI\"" {  } { { "top_calculator.v" "KDI" { Text "C:/Verilog/FPGA_project/top_calculator.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535315250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_driver.v(38) " "Verilog HDL assignment warning at keypad_driver.v(38): truncated value with size 32 to match size of target (3)" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703535315251 "|top_calculator|keypad_driver:KDI"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "keypad_driver.v(63) " "Verilog HDL Case Statement information at keypad_driver.v(63): all case item expressions in this case statement are onehot" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1703535315253 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_driver.v(84) " "Verilog HDL assignment warning at keypad_driver.v(84): truncated value with size 32 to match size of target (3)" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703535315254 "|top_calculator|keypad_driver:KDI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculate calculate:CAL " "Elaborating entity \"calculate\" for hierarchy \"calculate:CAL\"" {  } { { "top_calculator.v" "CAL" { Text "C:/Verilog/FPGA_project/top_calculator.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535315279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 calculate.v(41) " "Verilog HDL assignment warning at calculate.v(41): truncated value with size 64 to match size of target (32)" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703535315299 "|top_calculator|calculate:CAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface interface:UI " "Elaborating entity \"interface\" for hierarchy \"interface:UI\"" {  } { { "top_calculator.v" "UI" { Text "C:/Verilog/FPGA_project/top_calculator.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535315300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(121) " "Verilog HDL assignment warning at interface.v(121): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703535315302 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(137) " "Verilog HDL assignment warning at interface.v(137): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703535315303 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(216) " "Verilog HDL assignment warning at interface.v(216): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703535315305 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(230) " "Verilog HDL assignment warning at interface.v(230): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703535315307 "|top_calculator|interface:UI"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Div1\"" {  } { { "segment_driver.v" "Div1" { Text "C:/Verilog/FPGA_project/segment_driver.v" 195 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Mod2\"" {  } { { "segment_driver.v" "Mod2" { Text "C:/Verilog/FPGA_project/segment_driver.v" 195 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Div0\"" {  } { { "segment_driver.v" "Div0" { Text "C:/Verilog/FPGA_project/segment_driver.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Mod1\"" {  } { { "segment_driver.v" "Mod1" { Text "C:/Verilog/FPGA_project/segment_driver.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Mod0\"" {  } { { "segment_driver.v" "Mod0" { Text "C:/Verilog/FPGA_project/segment_driver.v" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Div2\"" {  } { { "segment_driver.v" "Div2" { Text "C:/Verilog/FPGA_project/segment_driver.v" 211 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Mod3\"" {  } { { "segment_driver.v" "Mod3" { Text "C:/Verilog/FPGA_project/segment_driver.v" 211 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Div3\"" {  } { { "segment_driver.v" "Div3" { Text "C:/Verilog/FPGA_project/segment_driver.v" 227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Mod4\"" {  } { { "segment_driver.v" "Mod4" { Text "C:/Verilog/FPGA_project/segment_driver.v" 227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Div4\"" {  } { { "segment_driver.v" "Div4" { Text "C:/Verilog/FPGA_project/segment_driver.v" 246 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Mod5\"" {  } { { "segment_driver.v" "Mod5" { Text "C:/Verilog/FPGA_project/segment_driver.v" 246 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "calculate:CAL\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculate:CAL\|Mult0\"" {  } { { "calculate.v" "Mult0" { Text "C:/Verilog/FPGA_project/calculate.v" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculate:CAL\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculate:CAL\|Div0\"" {  } { { "calculate.v" "Div0" { Text "C:/Verilog/FPGA_project/calculate.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculate:CAL\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculate:CAL\|Mod0\"" {  } { { "calculate.v" "Mod0" { Text "C:/Verilog/FPGA_project/calculate.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535317030 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1703535317030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_driver:SDI\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"segment_driver:SDI\|lpm_divide:Div1\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535317155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_driver:SDI\|lpm_divide:Div1 " "Instantiated megafunction \"segment_driver:SDI\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535317156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535317156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535317156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535317156 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703535317156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535317284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535317284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Verilog/FPGA_project/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535317320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535317320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535317396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535317396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Verilog/FPGA_project/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535317553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535317553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Verilog/FPGA_project/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535317639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535317639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_driver:SDI\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"segment_driver:SDI\|lpm_divide:Mod2\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535317717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_driver:SDI\|lpm_divide:Mod2 " "Instantiated megafunction \"segment_driver:SDI\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535317717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535317717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535317717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535317717 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703535317717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535317783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535317783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Verilog/FPGA_project/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535317831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535317831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535317916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535317916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_driver:SDI\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"segment_driver:SDI\|lpm_divide:Div0\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535317987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_driver:SDI\|lpm_divide:Div0 " "Instantiated megafunction \"segment_driver:SDI\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535317987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535317987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535317987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535317987 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703535317987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535318057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535318057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_driver:SDI\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"segment_driver:SDI\|lpm_divide:Div2\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 211 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535318154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_driver:SDI\|lpm_divide:Div2 " "Instantiated megafunction \"segment_driver:SDI\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535318154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535318154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535318154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535318154 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 211 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703535318154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_dkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535318224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535318224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Verilog/FPGA_project/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535318275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535318275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535318362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535318362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_driver:SDI\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"segment_driver:SDI\|lpm_divide:Div3\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 227 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535318452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_driver:SDI\|lpm_divide:Div3 " "Instantiated megafunction \"segment_driver:SDI\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535318452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535318452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535318452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535318452 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 227 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703535318452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535318515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535318515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Verilog/FPGA_project/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535318573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535318573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535318718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535318718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_driver:SDI\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"segment_driver:SDI\|lpm_divide:Div4\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 246 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535318804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_driver:SDI\|lpm_divide:Div4 " "Instantiated megafunction \"segment_driver:SDI\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535318804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535318804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535318804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535318804 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 246 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703535318804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_kkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535318875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535318875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Verilog/FPGA_project/db/sign_div_unsign_cnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535318920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535318920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_caf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_caf " "Found entity 1: alt_u_div_caf" {  } { { "db/alt_u_div_caf.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_caf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535319037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535319037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculate:CAL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calculate:CAL\|lpm_mult:Mult0\"" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535319216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculate:CAL\|lpm_mult:Mult0 " "Instantiated megafunction \"calculate:CAL\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319217 ""}  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703535319217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Verilog/FPGA_project/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535319291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535319291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculate:CAL\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"calculate:CAL\|lpm_divide:Div0\"" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535319341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculate:CAL\|lpm_divide:Div0 " "Instantiated megafunction \"calculate:CAL\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319341 ""}  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703535319341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535319410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535319410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Verilog/FPGA_project/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535319453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535319453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7af " "Found entity 1: alt_u_div_7af" {  } { { "db/alt_u_div_7af.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_7af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535319588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535319588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535319658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535319658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculate:CAL\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"calculate:CAL\|lpm_divide:Mod0\"" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535319709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculate:CAL\|lpm_divide:Mod0 " "Instantiated megafunction \"calculate:CAL\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703535319709 ""}  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703535319709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703535319787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535319787 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1703535321466 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "372 " "Ignored 372 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1703535321582 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "248 " "Ignored 248 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1703535321582 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1703535321582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_driver:SDI\|set_segment.segment\[0\]\[0\]_1060 " "Latch segment_driver:SDI\|set_segment.segment\[0\]\[0\]_1060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 199 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703535321640 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR segment_driver:SDI\|lpm_divide:Div4\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_30_result_int\[18\]~synth " "Ports ENA and CLR on the latch are fed by the same signal segment_driver:SDI\|lpm_divide:Div4\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_30_result_int\[18\]~synth" {  } { { "db/alt_u_div_caf.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_caf.tdf" 147 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703535321640 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 243 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703535321640 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } } { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1703535321678 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1703535321678 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[0\] segment_driver:SDI\|fnd_s\[0\]~_emulated segment_driver:SDI\|fnd_s\[0\]~1 " "Register \"segment_driver:SDI\|fnd_s\[0\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[0\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[0\]~1\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_s[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[1\] segment_driver:SDI\|fnd_s\[1\]~_emulated segment_driver:SDI\|fnd_s\[1\]~5 " "Register \"segment_driver:SDI\|fnd_s\[1\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[1\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[1\]~5\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_s[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[2\] segment_driver:SDI\|fnd_s\[2\]~_emulated segment_driver:SDI\|fnd_s\[2\]~9 " "Register \"segment_driver:SDI\|fnd_s\[2\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[2\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[2\]~9\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_s[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[3\] segment_driver:SDI\|fnd_s\[3\]~_emulated segment_driver:SDI\|fnd_s\[3\]~13 " "Register \"segment_driver:SDI\|fnd_s\[3\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[3\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[3\]~13\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_s[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[4\] segment_driver:SDI\|fnd_s\[4\]~_emulated segment_driver:SDI\|fnd_s\[4\]~17 " "Register \"segment_driver:SDI\|fnd_s\[4\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[4\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[4\]~17\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_s[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[5\] segment_driver:SDI\|fnd_s\[5\]~_emulated segment_driver:SDI\|fnd_s\[5\]~21 " "Register \"segment_driver:SDI\|fnd_s\[5\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[5\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[5\]~21\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_s[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[0\] segment_driver:SDI\|fnd_d\[0\]~_emulated segment_driver:SDI\|fnd_d\[0\]~1 " "Register \"segment_driver:SDI\|fnd_d\[0\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[0\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[0\]~1\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_d[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[1\] segment_driver:SDI\|fnd_d\[1\]~_emulated segment_driver:SDI\|fnd_d\[1\]~5 " "Register \"segment_driver:SDI\|fnd_d\[1\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[1\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[1\]~5\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_d[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[2\] segment_driver:SDI\|fnd_d\[2\]~_emulated segment_driver:SDI\|fnd_d\[2\]~9 " "Register \"segment_driver:SDI\|fnd_d\[2\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[2\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[2\]~9\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_d[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[3\] segment_driver:SDI\|fnd_d\[3\]~_emulated segment_driver:SDI\|fnd_d\[3\]~13 " "Register \"segment_driver:SDI\|fnd_d\[3\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[3\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[3\]~13\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_d[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[4\] segment_driver:SDI\|fnd_d\[4\]~_emulated segment_driver:SDI\|fnd_d\[4\]~17 " "Register \"segment_driver:SDI\|fnd_d\[4\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[4\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[4\]~17\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_d[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[5\] segment_driver:SDI\|fnd_d\[5\]~_emulated segment_driver:SDI\|fnd_d\[5\]~21 " "Register \"segment_driver:SDI\|fnd_d\[5\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[5\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[5\]~21\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_d[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[6\] segment_driver:SDI\|fnd_d\[6\]~_emulated segment_driver:SDI\|fnd_d\[6\]~25 " "Register \"segment_driver:SDI\|fnd_d\[6\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[6\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[6\]~25\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_d[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_cnt\[0\] segment_driver:SDI\|fnd_cnt\[0\]~_emulated segment_driver:SDI\|fnd_cnt\[0\]~1 " "Register \"segment_driver:SDI\|fnd_cnt\[0\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_cnt\[0\]~_emulated\" and latch \"segment_driver:SDI\|fnd_cnt\[0\]~1\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_cnt\[2\] segment_driver:SDI\|fnd_cnt\[2\]~_emulated segment_driver:SDI\|fnd_cnt\[2\]~5 " "Register \"segment_driver:SDI\|fnd_cnt\[2\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_cnt\[2\]~_emulated\" and latch \"segment_driver:SDI\|fnd_cnt\[2\]~5\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_cnt\[1\] segment_driver:SDI\|fnd_cnt\[1\]~_emulated segment_driver:SDI\|fnd_cnt\[1\]~9 " "Register \"segment_driver:SDI\|fnd_cnt\[1\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_cnt\[1\]~_emulated\" and latch \"segment_driver:SDI\|fnd_cnt\[1\]~9\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703535321681 "|top_calculator|segment_driver:SDI|fnd_cnt[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1703535321681 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_d\[7\] GND " "Pin \"fnd_d\[7\]\" is stuck at GND" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703535330934 "|top_calculator|fnd_d[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703535330934 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703535331992 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "interface:UI\|operator\[1\] Low " "Register interface:UI\|operator\[1\] will power up to Low" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703535332503 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "interface:UI\|operator\[0\] Low " "Register interface:UI\|operator\[0\] will power up to Low" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703535332503 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1703535332503 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703535341509 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 167 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 172 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 177 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341616 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535341617 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1703535341616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/FPGA_project/output_files/top_calculator.map.smsg " "Generated suppressed messages file C:/Verilog/FPGA_project/output_files/top_calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535341912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703535342542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703535342542 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8781 " "Implemented 8781 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703535343092 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703535343092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8742 " "Implemented 8742 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703535343092 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1703535343092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703535343092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703535343172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 26 05:15:43 2023 " "Processing ended: Tue Dec 26 05:15:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703535343172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703535343172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703535343172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703535343172 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1703535345519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703535345520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 26 05:15:44 2023 " "Processing started: Tue Dec 26 05:15:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703535345520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703535345520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_calculator -c top_calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_calculator -c top_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703535345520 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703535348251 ""}
{ "Info" "0" "" "Project  = top_calculator" {  } {  } 0 0 "Project  = top_calculator" 0 0 "Fitter" 0 0 1703535348252 ""}
{ "Info" "0" "" "Revision = top_calculator" {  } {  } 0 0 "Revision = top_calculator" 0 0 "Fitter" 0 0 1703535348253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1703535348465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1703535348466 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_calculator EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"top_calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703535348543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703535348620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703535348620 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703535348985 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703535349026 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703535349435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703535349435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703535349435 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703535349435 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 19138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703535349476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 19140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703535349476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 19142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703535349476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 19144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703535349476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 19146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703535349476 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1703535349476 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1703535349488 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1703535351997 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_calculator.sdc " "Synopsys Design Constraints File file not found: 'top_calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703535352003 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703535352004 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt\[1\]~10\|combout " "Node \"SDI\|fnd_cnt\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535352040 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt~17\|datab " "Node \"SDI\|fnd_cnt~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535352040 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt~17\|combout " "Node \"SDI\|fnd_cnt~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535352040 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt\[1\]~10\|datad " "Node \"SDI\|fnd_cnt\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535352040 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt~18\|dataa " "Node \"SDI\|fnd_cnt~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535352040 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt~18\|combout " "Node \"SDI\|fnd_cnt~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535352040 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt\[2\]~6\|datad " "Node \"SDI\|fnd_cnt\[2\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535352040 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt\[2\]~6\|combout " "Node \"SDI\|fnd_cnt\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535352040 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt~17\|datac " "Node \"SDI\|fnd_cnt~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535352040 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt~18\|datac " "Node \"SDI\|fnd_cnt~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535352040 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } } { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1703535352040 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt\[0\]~2\|combout " "Node \"SDI\|fnd_cnt\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535352041 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt\[0\]~2\|datad " "Node \"SDI\|fnd_cnt\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535352041 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1703535352041 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~10  from: cin  to: combout " "Cell: SDI\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~12  from: cin  to: combout " "Cell: SDI\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~14  from: cin  to: combout " "Cell: SDI\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~16  from: cin  to: combout " "Cell: SDI\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~18  from: cin  to: combout " "Cell: SDI\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~20  from: cin  to: combout " "Cell: SDI\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~22  from: cin  to: combout " "Cell: SDI\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~24  from: cin  to: combout " "Cell: SDI\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~26  from: cin  to: combout " "Cell: SDI\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~28  from: cin  to: combout " "Cell: SDI\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~2  from: cin  to: combout " "Cell: SDI\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~30  from: cin  to: combout " "Cell: SDI\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~32  from: cin  to: combout " "Cell: SDI\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~34  from: cin  to: combout " "Cell: SDI\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~36  from: cin  to: combout " "Cell: SDI\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~38  from: cin  to: combout " "Cell: SDI\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~40  from: cin  to: combout " "Cell: SDI\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~42  from: cin  to: combout " "Cell: SDI\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~44  from: cin  to: combout " "Cell: SDI\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~46  from: cin  to: combout " "Cell: SDI\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~48  from: cin  to: combout " "Cell: SDI\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~4  from: cin  to: combout " "Cell: SDI\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~50  from: cin  to: combout " "Cell: SDI\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~52  from: cin  to: combout " "Cell: SDI\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~54  from: cin  to: combout " "Cell: SDI\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~56  from: cin  to: combout " "Cell: SDI\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~58  from: cin  to: combout " "Cell: SDI\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~60  from: cin  to: combout " "Cell: SDI\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~62  from: cin  to: combout " "Cell: SDI\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~6  from: cin  to: combout " "Cell: SDI\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~8  from: cin  to: combout " "Cell: SDI\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[312\]~451  from: datac  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[312\]~451  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[313\]~449  from: datac  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[313\]~449  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~232  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~232  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~231  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~231  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~230  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~230  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~233  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~233  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[111\]~234  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[111\]~234  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[116\]~235  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[116\]~235  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[121\]~236  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[121\]~236  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[126\]~237  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[126\]~237  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[131\]~238  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[131\]~238  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[136\]~239  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[136\]~239  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[141\]~240  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[141\]~240  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[146\]~241  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[146\]~241  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[151\]~242  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[151\]~242  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[156\]~207  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[156\]~207  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[157\]~208  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[157\]~208  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[158\]~209  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[158\]~209  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535352096 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1703535352096 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1703535352151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1703535352152 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1703535352156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50m~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock_50m~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703535352789 ""}  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 19118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703535352789 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:CLK\|sw_clk  " "Automatically promoted node clock_divider:CLK\|sw_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703535352790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:UI\|fnd_serial\[1\] " "Destination node interface:UI\|fnd_serial\[1\]" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703535352790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:UI\|fnd_serial\[2\] " "Destination node interface:UI\|fnd_serial\[2\]" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703535352790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:UI\|fnd_serial\[3\] " "Destination node interface:UI\|fnd_serial\[3\]" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703535352790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:UI\|fnd_serial\[4\] " "Destination node interface:UI\|fnd_serial\[4\]" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703535352790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:UI\|fnd_serial\[5\] " "Destination node interface:UI\|fnd_serial\[5\]" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703535352790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:UI\|fnd_serial\[6\] " "Destination node interface:UI\|fnd_serial\[6\]" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703535352790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:UI\|fnd_serial\[7\] " "Destination node interface:UI\|fnd_serial\[7\]" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703535352790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:UI\|fnd_serial\[8\] " "Destination node interface:UI\|fnd_serial\[8\]" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703535352790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:UI\|fnd_serial\[9\] " "Destination node interface:UI\|fnd_serial\[9\]" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703535352790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:UI\|fnd_serial\[10\] " "Destination node interface:UI\|fnd_serial\[10\]" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703535352790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1703535352790 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1703535352790 ""}  } { { "clock_divider.v" "" { Text "C:/Verilog/FPGA_project/clock_divider.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703535352790 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "interface:UI\|cal_enable  " "Automatically promoted node interface:UI\|cal_enable " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703535352791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:UI\|Selector84~1 " "Destination node interface:UI\|Selector84~1" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 17830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703535352791 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1703535352791 ""}  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703535352791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:CLK\|fnd_clk  " "Automatically promoted node clock_divider:CLK\|fnd_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703535352791 ""}  } { { "clock_divider.v" "" { Text "C:/Verilog/FPGA_project/clock_divider.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/FPGA_project/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703535352791 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703535353800 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703535353806 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703535353808 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703535353818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703535353824 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703535353829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703535354445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 Embedded multiplier block " "Packed 68 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1703535354448 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "68 " "Created 68 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1703535354448 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703535354448 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703535354965 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1703535354983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703535356836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703535361234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703535361338 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703535419062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:58 " "Fitter placement operations ending: elapsed time is 00:00:58" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703535419062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703535421557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 6.1% " "3e+03 ns of routing delay (approximately 6.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1703535437298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "C:/Verilog/FPGA_project/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1703535441151 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703535441151 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1703535531169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1703535540884 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703535540884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:58 " "Fitter routing operations ending: elapsed time is 00:01:58" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703535540889 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 24.97 " "Total time spent on timing analysis during the Fitter is 24.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1703535541216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703535541271 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703535542522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703535542526 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703535543637 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703535545842 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/FPGA_project/output_files/top_calculator.fit.smsg " "Generated suppressed messages file C:/Verilog/FPGA_project/output_files/top_calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703535547199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5290 " "Peak virtual memory: 5290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703535548771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 26 05:19:08 2023 " "Processing ended: Tue Dec 26 05:19:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703535548771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:24 " "Elapsed time: 00:03:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703535548771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:07 " "Total CPU time (on all processors): 00:04:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703535548771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703535548771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703535550652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703535550653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 26 05:19:10 2023 " "Processing started: Tue Dec 26 05:19:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703535550653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703535550653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_calculator -c top_calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_calculator -c top_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703535550653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1703535551240 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703535552265 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703535552311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703535552681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 26 05:19:12 2023 " "Processing ended: Tue Dec 26 05:19:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703535552681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703535552681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703535552681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703535552681 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703535553625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703535555225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703535555226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 26 05:19:14 2023 " "Processing started: Tue Dec 26 05:19:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703535555226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1703535555226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_calculator -c top_calculator " "Command: quartus_sta top_calculator -c top_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1703535555226 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1703535555494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1703535555918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1703535555919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535555978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535555979 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1703535556468 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_calculator.sdc " "Synopsys Design Constraints File file not found: 'top_calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1703535556672 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535556673 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50m clock_50m " "create_clock -period 1.000 -name clock_50m clock_50m" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703535556736 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:CLK\|sw_clk clock_divider:CLK\|sw_clk " "create_clock -period 1.000 -name clock_divider:CLK\|sw_clk clock_divider:CLK\|sw_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703535556736 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name interface:UI\|cal_enable interface:UI\|cal_enable " "create_clock -period 1.000 -name interface:UI\|cal_enable interface:UI\|cal_enable" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703535556736 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:CLK\|fnd_clk clock_divider:CLK\|fnd_clk " "create_clock -period 1.000 -name clock_divider:CLK\|fnd_clk clock_divider:CLK\|fnd_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703535556736 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name interface:UI\|fnd_serial\[0\] interface:UI\|fnd_serial\[0\] " "create_clock -period 1.000 -name interface:UI\|fnd_serial\[0\] interface:UI\|fnd_serial\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703535556736 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pb\[12\] pb\[12\] " "create_clock -period 1.000 -name pb\[12\] pb\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703535556736 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703535556736 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt\[1\]~10\|combout " "Node \"SDI\|fnd_cnt\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535556785 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt~17\|datab " "Node \"SDI\|fnd_cnt~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535556785 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt~17\|combout " "Node \"SDI\|fnd_cnt~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535556785 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt\[1\]~10\|datac " "Node \"SDI\|fnd_cnt\[1\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535556785 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt~18\|datab " "Node \"SDI\|fnd_cnt~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535556785 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt~18\|combout " "Node \"SDI\|fnd_cnt~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535556785 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt\[2\]~6\|datac " "Node \"SDI\|fnd_cnt\[2\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535556785 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt\[2\]~6\|combout " "Node \"SDI\|fnd_cnt\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535556785 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt~17\|datac " "Node \"SDI\|fnd_cnt~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535556785 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt~18\|datac " "Node \"SDI\|fnd_cnt~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535556785 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } } { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1703535556785 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt\[0\]~2\|combout " "Node \"SDI\|fnd_cnt\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535556789 ""} { "Warning" "WSTA_SCC_NODE" "SDI\|fnd_cnt\[0\]~2\|datab " "Node \"SDI\|fnd_cnt\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703535556789 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1703535556789 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~10  from: cin  to: combout " "Cell: SDI\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~12  from: cin  to: combout " "Cell: SDI\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~14  from: cin  to: combout " "Cell: SDI\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~16  from: cin  to: combout " "Cell: SDI\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~18  from: cin  to: combout " "Cell: SDI\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~20  from: cin  to: combout " "Cell: SDI\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~22  from: cin  to: combout " "Cell: SDI\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~24  from: cin  to: combout " "Cell: SDI\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~26  from: cin  to: combout " "Cell: SDI\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~28  from: cin  to: combout " "Cell: SDI\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~2  from: cin  to: combout " "Cell: SDI\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~30  from: cin  to: combout " "Cell: SDI\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~32  from: cin  to: combout " "Cell: SDI\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~34  from: cin  to: combout " "Cell: SDI\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~36  from: cin  to: combout " "Cell: SDI\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~38  from: cin  to: combout " "Cell: SDI\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~40  from: cin  to: combout " "Cell: SDI\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~42  from: cin  to: combout " "Cell: SDI\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~44  from: cin  to: combout " "Cell: SDI\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~46  from: cin  to: combout " "Cell: SDI\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~48  from: cin  to: combout " "Cell: SDI\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~4  from: cin  to: combout " "Cell: SDI\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~50  from: cin  to: combout " "Cell: SDI\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~52  from: cin  to: combout " "Cell: SDI\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~54  from: cin  to: combout " "Cell: SDI\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~56  from: cin  to: combout " "Cell: SDI\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~58  from: cin  to: combout " "Cell: SDI\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~60  from: cin  to: combout " "Cell: SDI\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~62  from: cin  to: combout " "Cell: SDI\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~6  from: cin  to: combout " "Cell: SDI\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~8  from: cin  to: combout " "Cell: SDI\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[312\]~451  from: datad  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[312\]~451  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[313\]~449  from: datac  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[313\]~449  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~232  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~232  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~231  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~231  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~230  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~230  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~233  from: datac  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~233  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[111\]~234  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[111\]~234  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[116\]~235  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[116\]~235  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[121\]~236  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[121\]~236  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[126\]~237  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[126\]~237  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[131\]~238  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[131\]~238  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[136\]~239  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[136\]~239  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[141\]~240  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[141\]~240  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[146\]~241  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[146\]~241  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[151\]~242  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[151\]~242  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[156\]~207  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[156\]~207  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[157\]~208  from: datac  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[157\]~208  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[158\]~209  from: datac  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[158\]~209  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535556882 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703535556882 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1703535556931 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703535556933 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1703535556936 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1703535556962 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703535557855 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703535557855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -115.678 " "Worst-case setup slack is -115.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535557861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535557861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -115.678           -7338.033 interface:UI\|cal_enable  " " -115.678           -7338.033 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535557861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -69.804           -2901.529 clock_divider:CLK\|fnd_clk  " "  -69.804           -2901.529 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535557861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -60.081             -60.081 interface:UI\|fnd_serial\[0\]  " "  -60.081             -60.081 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535557861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.175           -1503.189 clock_divider:CLK\|sw_clk  " "  -10.175           -1503.189 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535557861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.395             -74.134 pb\[12\]  " "   -5.395             -74.134 pb\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535557861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585              -2.678 clock_50m  " "   -0.585              -2.678 clock_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535557861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535557861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -49.078 " "Worst-case hold slack is -49.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -49.078             -49.078 interface:UI\|fnd_serial\[0\]  " "  -49.078             -49.078 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clock_divider:CLK\|sw_clk  " "    0.356               0.000 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 clock_50m  " "    0.361               0.000 clock_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 clock_divider:CLK\|fnd_clk  " "    0.424               0.000 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 interface:UI\|cal_enable  " "    0.645               0.000 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764               0.000 pb\[12\]  " "    0.764               0.000 pb\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535558540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -60.246 " "Worst-case recovery slack is -60.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -60.246             -60.246 interface:UI\|fnd_serial\[0\]  " "  -60.246             -60.246 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.135            -307.617 clock_divider:CLK\|sw_clk  " "   -2.135            -307.617 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573             -80.750 clock_divider:CLK\|fnd_clk  " "   -1.573             -80.750 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374             -13.200 interface:UI\|cal_enable  " "   -0.374             -13.200 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535558579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -53.117 " "Worst-case removal slack is -53.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.117             -53.117 interface:UI\|fnd_serial\[0\]  " "  -53.117             -53.117 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192              -8.562 interface:UI\|cal_enable  " "   -0.192              -8.562 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 clock_divider:CLK\|sw_clk  " "    0.666               0.000 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 clock_divider:CLK\|fnd_clk  " "    1.000               0.000 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535558625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -47.861 " "Worst-case minimum pulse width slack is -47.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.861         -283488.298 interface:UI\|fnd_serial\[0\]  " "  -47.861         -283488.298 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.000 clock_50m  " "   -3.000             -11.000 clock_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 pb\[12\]  " "   -3.000              -3.000 pb\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.484            -354.912 clock_divider:CLK\|sw_clk  " "   -2.484            -354.912 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -64.000 interface:UI\|cal_enable  " "   -1.000             -64.000 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -58.000 clock_divider:CLK\|fnd_clk  " "   -1.000             -58.000 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535558646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535558646 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703535562528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703535562606 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703535566013 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~10  from: cin  to: combout " "Cell: SDI\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~12  from: cin  to: combout " "Cell: SDI\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~14  from: cin  to: combout " "Cell: SDI\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~16  from: cin  to: combout " "Cell: SDI\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~18  from: cin  to: combout " "Cell: SDI\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~20  from: cin  to: combout " "Cell: SDI\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~22  from: cin  to: combout " "Cell: SDI\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~24  from: cin  to: combout " "Cell: SDI\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~26  from: cin  to: combout " "Cell: SDI\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~28  from: cin  to: combout " "Cell: SDI\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~2  from: cin  to: combout " "Cell: SDI\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~30  from: cin  to: combout " "Cell: SDI\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~32  from: cin  to: combout " "Cell: SDI\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~34  from: cin  to: combout " "Cell: SDI\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~36  from: cin  to: combout " "Cell: SDI\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~38  from: cin  to: combout " "Cell: SDI\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~40  from: cin  to: combout " "Cell: SDI\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~42  from: cin  to: combout " "Cell: SDI\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~44  from: cin  to: combout " "Cell: SDI\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~46  from: cin  to: combout " "Cell: SDI\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~48  from: cin  to: combout " "Cell: SDI\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~4  from: cin  to: combout " "Cell: SDI\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~50  from: cin  to: combout " "Cell: SDI\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~52  from: cin  to: combout " "Cell: SDI\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~54  from: cin  to: combout " "Cell: SDI\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~56  from: cin  to: combout " "Cell: SDI\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~58  from: cin  to: combout " "Cell: SDI\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~60  from: cin  to: combout " "Cell: SDI\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~62  from: cin  to: combout " "Cell: SDI\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~6  from: cin  to: combout " "Cell: SDI\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~8  from: cin  to: combout " "Cell: SDI\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[312\]~451  from: datad  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[312\]~451  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[313\]~449  from: datac  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[313\]~449  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~232  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~232  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~231  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~231  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~230  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~230  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~233  from: datac  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~233  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[111\]~234  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[111\]~234  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[116\]~235  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[116\]~235  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[121\]~236  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[121\]~236  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[126\]~237  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[126\]~237  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[131\]~238  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[131\]~238  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[136\]~239  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[136\]~239  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[141\]~240  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[141\]~240  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[146\]~241  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[146\]~241  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[151\]~242  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[151\]~242  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[156\]~207  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[156\]~207  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[157\]~208  from: datac  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[157\]~208  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[158\]~209  from: datac  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[158\]~209  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535566658 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703535566658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703535566683 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703535566897 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703535566897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -102.951 " "Worst-case setup slack is -102.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535566908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535566908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -102.951           -6534.933 interface:UI\|cal_enable  " " -102.951           -6534.933 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535566908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.391           -2590.636 clock_divider:CLK\|fnd_clk  " "  -62.391           -2590.636 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535566908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.659             -53.659 interface:UI\|fnd_serial\[0\]  " "  -53.659             -53.659 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535566908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.128           -1336.208 clock_divider:CLK\|sw_clk  " "   -9.128           -1336.208 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535566908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.706             -63.842 pb\[12\]  " "   -4.706             -63.842 pb\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535566908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410              -1.633 clock_50m  " "   -0.410              -1.633 clock_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535566908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535566908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -43.744 " "Worst-case hold slack is -43.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.744             -43.744 interface:UI\|fnd_serial\[0\]  " "  -43.744             -43.744 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clock_divider:CLK\|sw_clk  " "    0.311               0.000 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 clock_50m  " "    0.320               0.000 clock_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 clock_divider:CLK\|fnd_clk  " "    0.470               0.000 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 interface:UI\|cal_enable  " "    0.577               0.000 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 pb\[12\]  " "    0.683               0.000 pb\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535567036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -53.803 " "Worst-case recovery slack is -53.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.803             -53.803 interface:UI\|fnd_serial\[0\]  " "  -53.803             -53.803 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.827            -267.399 clock_divider:CLK\|sw_clk  " "   -1.827            -267.399 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.361             -69.748 clock_divider:CLK\|fnd_clk  " "   -1.361             -69.748 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.227              -5.082 interface:UI\|cal_enable  " "   -0.227              -5.082 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535567083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -47.392 " "Worst-case removal slack is -47.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.392             -47.392 interface:UI\|fnd_serial\[0\]  " "  -47.392             -47.392 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168              -7.714 interface:UI\|cal_enable  " "   -0.168              -7.714 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.677               0.000 clock_divider:CLK\|sw_clk  " "    0.677               0.000 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.993               0.000 clock_divider:CLK\|fnd_clk  " "    0.993               0.000 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535567129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -42.577 " "Worst-case minimum pulse width slack is -42.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.577         -252064.597 interface:UI\|fnd_serial\[0\]  " "  -42.577         -252064.597 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.000 clock_50m  " "   -3.000             -11.000 clock_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 pb\[12\]  " "   -3.000              -3.000 pb\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.484            -354.912 clock_divider:CLK\|sw_clk  " "   -2.484            -354.912 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -64.000 interface:UI\|cal_enable  " "   -1.000             -64.000 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -58.000 clock_divider:CLK\|fnd_clk  " "   -1.000             -58.000 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535567149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535567149 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703535570988 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~10  from: cin  to: combout " "Cell: SDI\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~12  from: cin  to: combout " "Cell: SDI\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~14  from: cin  to: combout " "Cell: SDI\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~16  from: cin  to: combout " "Cell: SDI\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~18  from: cin  to: combout " "Cell: SDI\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~20  from: cin  to: combout " "Cell: SDI\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~22  from: cin  to: combout " "Cell: SDI\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~24  from: cin  to: combout " "Cell: SDI\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~26  from: cin  to: combout " "Cell: SDI\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~28  from: cin  to: combout " "Cell: SDI\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~2  from: cin  to: combout " "Cell: SDI\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~30  from: cin  to: combout " "Cell: SDI\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~32  from: cin  to: combout " "Cell: SDI\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~34  from: cin  to: combout " "Cell: SDI\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~36  from: cin  to: combout " "Cell: SDI\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~38  from: cin  to: combout " "Cell: SDI\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~40  from: cin  to: combout " "Cell: SDI\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~42  from: cin  to: combout " "Cell: SDI\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~44  from: cin  to: combout " "Cell: SDI\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~46  from: cin  to: combout " "Cell: SDI\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~48  from: cin  to: combout " "Cell: SDI\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~4  from: cin  to: combout " "Cell: SDI\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~50  from: cin  to: combout " "Cell: SDI\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~52  from: cin  to: combout " "Cell: SDI\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~54  from: cin  to: combout " "Cell: SDI\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~56  from: cin  to: combout " "Cell: SDI\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~58  from: cin  to: combout " "Cell: SDI\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~60  from: cin  to: combout " "Cell: SDI\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~62  from: cin  to: combout " "Cell: SDI\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~6  from: cin  to: combout " "Cell: SDI\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Add0~8  from: cin  to: combout " "Cell: SDI\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[312\]~451  from: datad  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[312\]~451  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[313\]~449  from: datac  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|StageOut\[313\]~449  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: cin  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: dataa  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: datab  to: combout " "Cell: SDI\|Div4\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~232  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~232  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~231  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~231  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~230  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~230  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~233  from: datac  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~233  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[111\]~234  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[111\]~234  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[116\]~235  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[116\]~235  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[121\]~236  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[121\]~236  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[126\]~237  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[126\]~237  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[131\]~238  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[131\]~238  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[136\]~239  from: datad  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[136\]~239  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[141\]~240  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[141\]~240  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[146\]~241  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[146\]~241  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[151\]~242  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[151\]~242  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[156\]~207  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[156\]~207  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[157\]~208  from: datac  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[157\]~208  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[158\]~209  from: datac  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|StageOut\[158\]~209  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_19_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_20_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_21_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout " "Cell: SDI\|Mod5\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703535571477 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703535571477 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703535571509 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703535571603 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703535571603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -65.879 " "Worst-case setup slack is -65.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -65.879           -4171.173 interface:UI\|cal_enable  " "  -65.879           -4171.173 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.770           -1626.843 clock_divider:CLK\|fnd_clk  " "  -39.770           -1626.843 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.349             -35.349 interface:UI\|fnd_serial\[0\]  " "  -35.349             -35.349 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.376            -769.345 clock_divider:CLK\|sw_clk  " "   -5.376            -769.345 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.948             -39.778 pb\[12\]  " "   -2.948             -39.778 pb\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clock_50m  " "    0.125               0.000 clock_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535571623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -28.086 " "Worst-case hold slack is -28.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.086             -28.086 interface:UI\|fnd_serial\[0\]  " "  -28.086             -28.086 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 clock_divider:CLK\|fnd_clk  " "    0.130               0.000 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clock_divider:CLK\|sw_clk  " "    0.143               0.000 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clock_50m  " "    0.194               0.000 clock_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 interface:UI\|cal_enable  " "    0.335               0.000 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 pb\[12\]  " "    0.391               0.000 pb\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535571776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -35.439 " "Worst-case recovery slack is -35.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.439             -35.439 interface:UI\|fnd_serial\[0\]  " "  -35.439             -35.439 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.464            -213.798 clock_divider:CLK\|sw_clk  " "   -1.464            -213.798 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.072             -56.658 clock_divider:CLK\|fnd_clk  " "   -1.072             -56.658 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310             -12.473 interface:UI\|cal_enable  " "   -0.310             -12.473 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535571827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -30.214 " "Worst-case removal slack is -30.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.214             -30.214 interface:UI\|fnd_serial\[0\]  " "  -30.214             -30.214 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211             -11.653 interface:UI\|cal_enable  " "   -0.211             -11.653 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 clock_divider:CLK\|sw_clk  " "    0.280               0.000 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 clock_divider:CLK\|fnd_clk  " "    0.477               0.000 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535571886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -27.303 " "Worst-case minimum pulse width slack is -27.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.303         -158708.316 interface:UI\|fnd_serial\[0\]  " "  -27.303         -158708.316 interface:UI\|fnd_serial\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.466 clock_50m  " "   -3.000             -11.466 clock_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.872 pb\[12\]  " "   -3.000              -3.872 pb\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -254.000 clock_divider:CLK\|sw_clk  " "   -1.000            -254.000 clock_divider:CLK\|sw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -64.000 interface:UI\|cal_enable  " "   -1.000             -64.000 interface:UI\|cal_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -58.000 clock_divider:CLK\|fnd_clk  " "   -1.000             -58.000 clock_divider:CLK\|fnd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703535571919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703535571919 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703535576910 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703535576913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703535577414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 26 05:19:37 2023 " "Processing ended: Tue Dec 26 05:19:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703535577414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703535577414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703535577414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703535577414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1703535580114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703535580115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 26 05:19:39 2023 " "Processing started: Tue Dec 26 05:19:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703535580115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703535580115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_calculator -c top_calculator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_calculator -c top_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703535580115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1703535581722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_calculator.vo C:/Verilog/FPGA_project/simulation/questa/ simulation " "Generated file top_calculator.vo in folder \"C:/Verilog/FPGA_project/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1703535583722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703535583839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 26 05:19:43 2023 " "Processing ended: Tue Dec 26 05:19:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703535583839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703535583839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703535583839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1703535583839 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus Prime Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1703535584757 ""}
