module top_module (
    input clk,
    input resetn,   // synchronous reset
    input in,
    output reg out);

   reg 	   r1,r2,r3;
   
   always@(posedge clk) begin
      if(!resetn) begin
	 {r1,r2,r3,out} = 4'b0000;	 
      end 
      else begin
	 out <= r3;
	 r3 <= r2;
	 r2 <= r1;
	 r1 <= in;	 
      end
   end
endmodule
