Vclock clock 0 pulse(0 5 50n 2.0E-9 2.0E-9 4.900E-8 1.000E-7)

Vin0[7] in0[7] 0 PWL
+ 0 0
+ 4.000E-7 0
+ 4.020E-7 5

Vin0[6] in0[6] 0 PWL
+ 0 0
+ 4.000E-7 0
+ 4.020E-7 5

Vin0[5] in0[5] 0 PWL
+ 0 0
+ 4.000E-7 0
+ 4.020E-7 5

Vin0[4] in0[4] 0 PWL
+ 0 0
+ 4.000E-7 0
+ 4.020E-7 5

Vin0[3] in0[3] 0 PWL
+ 0 0
+ 4.000E-7 0
+ 4.020E-7 5
+ 6.000E-7 5
+ 6.020E-7 0

Vin0[2] in0[2] 0 PWL
+ 0 0
+ 4.000E-7 0
+ 4.020E-7 5
+ 6.000E-7 5
+ 6.020E-7 0

Vin0[1] in0[1] 0 PWL
+ 0 0
+ 4.000E-7 0
+ 4.020E-7 5
+ 6.000E-7 5
+ 6.020E-7 0

Vin0[0] in0[0] 0 PWL
+ 0 0
+ 4.000E-7 0
+ 4.020E-7 5
+ 6.000E-7 5
+ 6.020E-7 0

Vin1[7] in1[7] 0 PWL
+ 0 0
+ 1.000E-7 0
+ 1.020E-7 5
+ 4.000E-7 5
+ 4.020E-7 0

Vin1[6] in1[6] 0 PWL
+ 0 0
+ 1.000E-7 0
+ 1.020E-7 5
+ 4.000E-7 5
+ 4.020E-7 0

Vin1[5] in1[5] 0 PWL
+ 0 0
+ 1.000E-7 0
+ 1.020E-7 5
+ 4.000E-7 5
+ 4.020E-7 0

Vin1[4] in1[4] 0 PWL
+ 0 0
+ 1.000E-7 0
+ 1.020E-7 5
+ 4.000E-7 5
+ 4.020E-7 0

Vin1[3] in1[3] 0 PWL
+ 0 0
+ 1.000E-7 0
+ 1.020E-7 5
+ 4.000E-7 5
+ 4.020E-7 0
+ 6.000E-7 0
+ 6.020E-7 5

Vin1[2] in1[2] 0 PWL
+ 0 0
+ 1.000E-7 0
+ 1.020E-7 5
+ 4.000E-7 5
+ 4.020E-7 0
+ 6.000E-7 0
+ 6.020E-7 5

Vin1[1] in1[1] 0 PWL
+ 0 0
+ 1.000E-7 0
+ 1.020E-7 5
+ 4.000E-7 5
+ 4.020E-7 0
+ 6.000E-7 0
+ 6.020E-7 5

Vin1[0] in1[0] 0 PWL
+ 0 0
+ 1.000E-7 0
+ 1.020E-7 5
+ 4.000E-7 5
+ 4.020E-7 0
+ 6.000E-7 0
+ 6.020E-7 5

Vsel sel 0 PWL
+ 0 0
+ 2.000E-7 0
+ 2.020E-7 5
+ 3.000E-7 5
+ 3.020E-7 0
+ 5.000E-7 0
+ 5.020E-7 5
+ 7.000E-7 5
+ 7.020E-7 0

