# Use GNU make for building
# This section sets the compiler and linker flags

CC = gcc
CFLAGS = -Wall -g
LDFLAGS = -lm -lc

# Specifies the target and the source files
# NOTE: <target> <[dependencies]>: <[prerequisites]>
# <TAB> [command to run for target]

output: main.o utils.o data.o
	$(CC) $(LDFLAGS) -o output main.o utils.o data.o

# Compiles each individual source file
# NOTE: $< is the first prerequisite, which will refer to the source file in this case
# $@ is the target, which will refer to the compiled object file

main.o: main.c
	$(CC) $(CFLAGS) -c $< -o $@

utils.o: utils.c
	$(CC) $(CFLAGS) -c $< -o $@

data.o: data.c
	$(CC) $(CFLAGS) -c $< -o $@

clean:
	-rm output *.o
.PHONY: clean

# Allows user to run 'make clean' to remove all compiled files
# The '-' prefix ignores any errors that may occur when removing files
# This prevents the make process from terminating if the files do not exist
# The .PHONY target is used to specify that 'clean' is not an actual file