# SPK-VSD-SOC-DESIGN

NASSCOM-VSD-SOC-DESIGN-PROGRAM

CONTENTS:
  DAY1: Inception of Open-source EDA, OpenLANE and Sky130 PDK
  
            > 1.How to talk to computers ?
                This is arduino Leonardo 
            
              >> introduction to QFN-48 Package, chip, pads, core, die and IPs
              >> introduction to RISC-V
              >> From Software applications to Hardware
              
            > SOC Design and OpenLane
              >> Introduction to all components of Open-Source digital ASIC design 
              >> Simplified RTL2GDS Flow
              >> Introduction to OpenLane and Strive chipsets
              >> Introduction to OpenLane detailed ASIC design flow

            > Get Familiar to Open-Source EDA tools
              >> OpenLane Directory Structure in Detail
              >> Design Preparation step
              >> Review files after design preparation and run synthesis
              >> OpenLane project Gitlink description
              >> steps to characterize synthesis results


DAY1:  LAB IMAGES::
        /home/vsduser/Pictures/1.2.png
/home/vsduser/Pictures/1.3.png
/home/vsduser/Pictures/1.4.png
/home/vsduser/Pictures/1.4.1.png
/home/vsduser/Pictures/1.png
/home/vsduser/Pictures/1.5.png
/home/vsduser/Pictures/1.6.png
/home/vsduser/Pictures/2.1.png
/home/vsduser/Pictures/Screenshot from 2024-05-08 11-05-21.png
/home/vsduser/Pictures/Screenshot from 2024-05-08 11-05-45.png
/home/vsduser/Pictures/Screenshot from 2024-05-08 11-06-14.png
/home/vsduser/Pictures/Screenshot from 2024-05-08 11-06-55.png
/home/vsduser/Pictures/Screenshot from 2024-05-08 11-08-07.png
/home/vsduser/Pictures/Screenshot from 2024-05-08 11-08-25.png
  
  
                      
