design,dirname,run_num,type,arch,date,tag,order,vpr_results_found,pre_vpr_blif_found,parse_results_found,power_results_found,critical_path,frequency,frequency_clk,frequency_clk_mem,frequency_clk_instr,frequency_clk_load_unload,logic_area,routing_area,total_area,channel_width,num_global_nets,num_routed_nets,total_nets_routed,total_connections_routed,average_net_length,max_net_length,max_fanout,max_non_global_fanout,average_wire_segments_per_net,max_segments_used_by_a_net,total_routed_wire_length,non_io_wire_length,resource_usage_io,resource_usage_clb,resource_usage_dsp,resource_usage_memory,dual_port_ram_before_vpr,single_port_ram_before_vpr,resource_usage_memory_storage,resource_usage_memory_compute,total_num_fle,fle_for_logic_and_reg,fle_for_only_logic,fle_for_only_reg,utilization_io,block_input,block_output,utilization_clb,utilization_dsp,utilization_memory,utilization_device,two_mult_18x19,mult_9x9_fixed_pt,mult_add,one_mult_27x27,device_io,device_clb,device_dsp,device_memory,single_bit_adders,luts,lut3,lut4,lut5,lut6,ffs,mem_512x40_sp,mem_2048x10_dp,mem_1024x20_dp,total_memory_usage,memory_slice,ff_to_lut_ratio,dsp_to_clb_ratio,memory_to_clb_ratio,adder_to_lut_ratio,dsp_to_lut_ratio,memory_to_lut_ratio,netlist_primitives,netlist_primitives>10k,vtr_flow_elapsed_time,odin_time,abc_time,pack_time,place_time,route_time,vtr_flow_peak_memory_usage,near_crit_connections,logic_depth,device_height,device_width,grid_size_limiter,max_routing_channel_util,min_util_for_largest_pct_of_total_channels,max_util_for_largest_pct_of_total_channels,largest_pct_of_total_channels,routing_histogram_1_inf_val,routing_histogram_09_1_val,routing_histogram_08_09_val,routing_histogram_07_08_val,routing_histogram_06_07_val,routing_histogram_05_06_val,routing_histogram_04_05_val,routing_histogram_03_04_val,routing_histogram_02_03_val,routing_histogram_01_02_val,routing_histogram_00_01_val,routing_histogram_1_inf_pct,routing_histogram_09_1_pct,routing_histogram_08_09_pct,routing_histogram_07_08_pct,routing_histogram_06_07_pct,routing_histogram_05_06_pct,routing_histogram_04_05_pct,routing_histogram_03_04_pct,routing_histogram_02_03_pct,routing_histogram_01_02_pct,routing_histogram_00_01_pct,routing_abs_total_power,clock_abs_total_power,clb_abs_total_power,dsp_abs_total_power,memory_abs_total_power,compute_ram_abs_total_power,storage_ram_abs_total_power,routing_abs_dynamic_power,clock_abs_dynamic_power,clb_abs_dynamic_power,dsp_abs_dynamic_power,memory_abs_dynamic_power,compute_ram_abs_dynamic_power,storage_ram_abs_dynamic_power,routing_abs_static_power,clock_abs_static_power,clb_abs_static_power,dsp_abs_static_power,memory_abs_static_power,compute_ram_abs_static_power,storage_ram_abs_static_power,routing_pct_total_power,clock_pct_total_power,clb_pct_total_power,dsp_pct_total_power,memory_pct_total_power,compute_ram_pct_total_power,storage_ram_pct_total_power,routing_pct_dynamic_power,clock_pct_dynamic_power,clb_pct_dynamic_power,dsp_pct_dynamic_power,memory_pct_dynamic_power,compute_ram_pct_dynamic_power,storage_ram_pct_dynamic_power,routing_pct_static_power,clock_pct_static_power,clb_pct_static_power,dsp_pct_static_power,memory_pct_static_power,compute_ram_pct_static_power,storage_ram_pct_static_power,absolute_dynamic_power_of_circuit,absolute_static_power_of_circuit,absolute_total_power_of_circuit
softmax,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/k6FracN10LB_mem20K_complexDSP_customSB_22nm/softmax,run001,ml,k6FracN10LB_mem20K_complexDSP_customSB_22nm,,,,Yes,Yes,Yes,,9.19388,108.76800654348327,,,,,4.0315e+07,41003897.94472006,81318897.94472006,300,3,17486,54261.0,157829.0,11.9742,3431,9158,,2.89843,870,209381,202771.1028,552,1372,8,0,,,,,13157.0,5799.0,7274.0,84.0,0.42,402,150,0.95,0.27,,0.8,16.0,,,,1312,1441,30,60,4074,18585,,,,,9158,,,,,,0.4927629808985741,0.0058309037900874635,0.0,0.2192090395480226,0.00043045466774280336,0.0,35894,True,265.45,-1,43.55,144.65,14.34,3.41,481920.0,11.2,10,43,43,clb,0.39,0.2,0.3,45.3,0,0,0,0,0,0,0,218,1598,1360,352,0.0,0.0,0.0,0.0,0,0.0,0.0,6.2,45.3,38.5,10.0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
reduction_layer,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/k6FracN10LB_mem20K_complexDSP_customSB_22nm/reduction_layer,run001,ml,k6FracN10LB_mem20K_complexDSP_customSB_22nm,,,,Yes,Yes,Yes,,6.37494,156.86422146718246,,,,,2.59385e+07,22692328.13607371,48630828.13607371,300,3,8877,40005.0,124707.0,18.7095,1789,4431,,4.37603,433,166084,165073.9185,54,673,0,52,,2048,,,6050.0,1942.0,4108.0,0,0.05,37,17,0.6,,0.96,0.54,,,,,1152,1116,18,54,2528,7119,,,,,2383,52.0,,,1064960.0,2048,0.33473802500351174,0.0,0.07726597325408618,0.3551060542210985,0.0,0.007304396684927658,14080,True,56.14,-1,4.96,9.44,5.76,2.66,333448.0,3.9,6,38,38,memory,0.53,0.0,0.1,30.7,0,0,0,0,0,4,80,822,556,436,840,0.0,0.0,0.0,0.0,0,0.1,2.9,30.0,20.3,15.9,30.7,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
diffeq2,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/k6FracN10LB_mem20K_complexDSP_customSB_22nm/diffeq2,run001,non_ml,k6FracN10LB_mem20K_complexDSP_customSB_22nm,,,,Yes,Yes,Yes,,12.9392,77.28453072832941,,,,,3.74297e+06,2131969.052681314,5874939.052681314,300,3,575,1931.0,3821.0,22.7252,106,96,,5.02435,22,13067,9385.5076,162,25,12,0,,,,,235.0,96.0,139.0,0,0.21,66,96,0.05,1.0,,0.14,,2.0,,11.0,768,480,12,24,224,198,,,,,96,,,,,,0.48484848484848486,0.48,0.0,1.1313131313131313,0.06060606060606061,0.0,532,False,8.30,-1,0.08,0.19,0.19,0.23,122892.0,6.9,5,26,26,dsp_top,0.24,0.0,0.1,92.6,0,0,0,0,0,0,0,0,8,84,1158,0.0,0.0,0.0,0.0,0,0.0,0.0,0.0,0.6,6.7,92.6,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
softmax,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/4bit_adder_double_chain_arch/softmax,run001,ml,4bit_adder_double_chain_arch,,,,Yes,Yes,Yes,,9.96081,100.3934418988014,,,,,3.23846e+07,37995777.226553276,70380377.22655328,300,3,17888,52061.0,146456.0,11.2769,3230,9158,,2.90468,850,201722,195496.33839999998,552,1269,8,0,,,,,12160.0,5982.0,6112.0,66.0,0.42,402,150,1.0,0.08,,0.73,16.0,,,,1312,1271,100,50,4074,18608,516,516,516,516,9158,,,,,,0.49215391229578676,0.006304176516942475,0.0,0.21893809114359417,0.0004299226139294927,0.0,35920,True,268.19,-1,41.58,156.24,15.95,3.15,477920.0,10.3,10,43,43,clb,0.37,0.1,0.2,53.7,0,0,0,0,0,0,0,50,1366,1894,218,0.0,0.0,0.0,0.0,0,0.0,0.0,1.4,38.7,53.7,6.2,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
spree,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/k6FracN10LB_mem20K_complexDSP_customSB_22nm/spree,run001,non_ml,k6FracN10LB_mem20K_complexDSP_customSB_22nm,,,,Yes,Yes,Yes,,8.83204,113.22412489073872,,,,,2.39132e+06,1839918.4975194898,4231238.497519489,300,3,763,2484.0,6989.0,14.5098,145,328,,3.83748,39,11071,9953.7228,77,47,1,6,32,96,,,426.0,164.0,262.0,0,0.2,45,32,0.39,0.33,1.0,0.37,,,,1.0,384,120,3,6,62,676,,,,,200,2.0,,2.0,81920.0,128,0.2958579881656805,0.02127659574468085,0.1276595744680851,0.09171597633136094,0.0014792899408284023,0.008875739644970414,1149,False,4.60,-1,0.28,0.85,0.28,0.15,84020.0,7.0,16,14,14,memory,0.43,0.0,0.1,59.8,0,0,0,0,0,0,2,38,34,62,202,0.0,0.0,0.0,0.0,0,0.0,0.6,11.2,10.1,18.3,59.8,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
spree,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/4bit_adder_double_chain_arch/spree,run001,non_ml,4bit_adder_double_chain_arch,,,,Yes,Yes,Yes,,12.1192,82.51369727374745,,,,,1.86494e+06,1869123.5530356723,3734063.5530356723,300,3,771,2184.0,6120.0,13.9676,139,328,,3.60571,35,10769,9693.5144,77,48,1,6,32,96,,,419.0,159.0,260.0,0,0.2,45,32,0.44,0.17,1.0,0.43,,,,1.0,384,108,6,6,62,678,,,,,200,2.0,,2.0,81920.0,128,0.2949852507374631,0.020833333333333332,0.125,0.09144542772861357,0.0014749262536873156,0.008849557522123894,1151,False,4.85,-1,0.28,1.06,0.28,0.17,74236.0,5.5,16,14,14,memory,0.34,0.0,0.1,55.6,0,0,0,0,0,0,0,16,58,76,188,0.0,0.0,0.0,0.0,0,0.0,0.0,4.7,17.2,22.5,55.6,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
reduction_layer,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/4bit_adder_double_chain_arch/reduction_layer,run001,ml,4bit_adder_double_chain_arch,,,,Yes,Yes,Yes,,9.35796,106.86089703311404,,,,,2.16485e+07,22049816.914717697,43698316.9147177,300,3,9092,37175.0,120380.0,17.4161,1944,4431,,4.37934,486,158347,157406.7118,54,651,0,52,,2048,,,5981.0,1997.0,3984.0,0,0.04,37,17,0.5,,0.87,0.45,,,,,1344,1302,105,60,2528,7964,,,,,2383,52.0,,,1064960.0,2048,0.2992214967353089,0.0,0.07987711213517665,0.3174284279256655,0.0,0.0065293822199899544,14924,True,57.75,-1,4.87,11.09,6.89,2.75,405896.0,4.2,5,44,44,memory,0.41,0.0,0.1,49.8,0,0,0,0,0,0,2,660,846,348,1842,0.0,0.0,0.0,0.0,0,0.0,0.1,17.8,22.9,9.4,49.8,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
diffeq2,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/4bit_adder_double_chain_arch/diffeq2,run001,non_ml,4bit_adder_double_chain_arch,,,,Yes,Yes,Yes,,17.2665,57.915616946109516,,,,,1.10888e+06,1985943.7751004016,3094823.7751004016,300,3,570,1649.0,3062.0,14.707,68,96,,4.06491,18,8383,6000.456,162,20,12,0,,,,,184.0,96.0,88.0,0,0.36,66,96,0.14,0.86,,0.25,2.0,,,11.0,448,140,14,6,224,198,61,61,61,61,96,,,,,,0.48484848484848486,0.6,0.0,1.1313131313131313,0.06060606060606061,0.0,532,False,2.66,-1,0.08,0.22,0.22,0.16,70244.0,13.5,5,16,16,mult_27,0.27,0.0,0.1,73.3,0,0,0,0,0,0,0,0,18,102,330,0.0,0.0,0.0,0.0,0,0.0,0.0,0.0,4.0,22.7,73.3,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
