// Seed: 221383522
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    output wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    input wire id_7,
    input tri id_8,
    id_11,
    output tri1 id_9
);
  assign id_3 = 1'd0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri1 id_2,
    output supply0 id_3
);
  wire id_5;
  always id_3 = id_0;
  wire id_6, id_7;
  wire id_8;
  assign id_7 = !-1;
  initial $display;
  wire id_9;
  wire id_10;
  assign id_5 = id_7;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_3,
      id_3,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3
  );
  wire id_11, id_12;
endmodule
