--Concatenator of 2 number of n bits

--Library
library ieee;
use ieee.std_logic_1164.all;

--Entity
entity Concat is
	generic ( n: integer :=4);--<-- nbits
	port(
		A,B,C,D: in std_logic_vector(n-1 downto 0);
		q: out std_logic_vector(2*n-1 downto 0));
end Concat;

--Architecture
architecture solve of Concat is
	-- Signals,Constants,Variables,Components
	begin
		q<=A & B & C & D;
	
end solve;