The design is simply a 32-bit comparator.
* Input: clk, resetn, sign, op1[31:0], op2[31:0]
* Output: eq, neq, grt, lss

System Verilog Testbench with:
1. Testbench Top (module)
2. Test (program)
3. Interface (interface)
4. Environment (class)
5. 1 Agent: Transaction + Generator + Driver

Simulation Run:
https://www.edaplayground.com/x/5mJP
