/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2020-2020. All rights reserved.
 * Description: kirin990 tzpc configure
 * Author: security-ap
 * Create: 2020-03-02
 */

#ifndef __TZPC_CFG_KIRIN990__
#define __TZPC_CFG_KIRIN990__

int tzpc_link[] = {
	TZPC_PMU_I2C0,
	INVALID_ID,
	INVALID_ID,
	TZPC_I2C3,
	TZPC_I2C4,
	TZPC_I2C6,
	TZPC_I2C7,
	TZPC_I3C4,
	INVALID_ID,
	TZPC_SPI1,
	AO_TZPC_SPI3,
	TZPC_SPI4,
	TZPC_GPIO0,
	TZPC_GPIO1,
	TZPC_GPIO2,
	TZPC_GPIO3,
	TZPC_GPIO4,
	TZPC_GPIO5,
	TZPC_GPIO6,
	TZPC_GPIO7,
	TZPC_GPIO8,
	TZPC_GPIO9,
	TZPC_GPIO10,
	TZPC_GPIO11,
	TZPC_GPIO12,
	TZPC_GPIO13,
	TZPC_GPIO14,
	TZPC_GPIO15,
	TZPC_GPIO16,
	TZPC_GPIO17,
	TZPC_GPIO18,
	TZPC_GPIO19,
	AO_TZPC_GPIO20,
	AO_TZPC_GPIO21,
	AO_TZPC_GPIO22,
	AO_TZPC_GPIO23,
	AO_TZPC_GPIO24,
	AO_TZPC_GPIO25,
	AO_TZPC_GPIO26,
	AO_TZPC_GPIO27,
	AO_TZPC_GPIO28,
	AO_TZPC_GPIO29,
	AO_TZPC_GPIO30,
	AO_TZPC_GPIO31,
	AO_TZPC_GPIO32,
	AO_TZPC_GPIO33,
	AO_TZPC_GPIO34,
	AO_TZPC_GPIO35,
	AO_TZPC_GPIO36,
	TZPC_GPIO0_SE,
	AO_TZPC_GPIO1_SE,
};

TZPC_BIT_DEF tzpc_tbl[] = {
	/* tzpcdecprot0 */
	{ TZPC_IOC_SUB_REGION0, TZPC_TABLE_PERI, 0, 0, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION1, TZPC_TABLE_PERI, 0, 1, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION2, TZPC_TABLE_PERI, 0, 2, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION3, TZPC_TABLE_PERI, 0, 3, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION4, TZPC_TABLE_PERI, 0, 4, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION5, TZPC_TABLE_PERI, 0, 5, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION6, TZPC_TABLE_PERI, 0, 6, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION7, TZPC_TABLE_PERI, 0, 7, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION8, TZPC_TABLE_PERI, 0, 8, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION9, TZPC_TABLE_PERI, 0, 9, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION10, TZPC_TABLE_PERI, 0, 10, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION11, TZPC_TABLE_PERI, 0, 11, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION12, TZPC_TABLE_PERI, 0, 12, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION13, TZPC_TABLE_PERI, 0, 13, TZPC_SEC },
	{ TZPC_IOC_SUB_REGION14, TZPC_TABLE_PERI, 0, 14, TZPC_UNSEC },
	{ TZPC_IOC_SUB_REGION15, TZPC_TABLE_PERI, 0, 16, TZPC_UNSEC },
	/* tzpcdecprot1 */
	{ TZPC_TIMER9, TZPC_TABLE_PERI, 1, 2, TZPC_UNSEC },
	{ TZPC_TIMER10, TZPC_TABLE_PERI, 1, 3, TZPC_UNSEC },
	{ TZPC_TIMER11, TZPC_TABLE_PERI, 1, 4, TZPC_UNSEC },
	{ TZPC_TIMER12, TZPC_TABLE_PERI, 1, 5, TZPC_UNSEC },
	{ TZPC_PCTRL_SUB_REGION0, TZPC_TABLE_PERI, 1, 6, TZPC_UNSEC },
	{ TZPC_PCTRL_SUB_REGION1, TZPC_TABLE_PERI, 1, 7, TZPC_UNSEC },
	{ TZPC_PCTRL_SUB_REGION2, TZPC_TABLE_PERI, 1, 8, TZPC_UNSEC },
	{ TZPC_PCTRL_SUB_REGION3, TZPC_TABLE_PERI, 1, 9, TZPC_SEC },
	{ TZPC_PWM, TZPC_TABLE_PERI, 1, 10, TZPC_UNSEC },
	{ TZPC_CFG_BLPWM, TZPC_TABLE_PERI, 1, 11, TZPC_UNSEC },
	{ TZPC_WD0, TZPC_TABLE_PERI, 1, 12, TZPC_UNSEC },
	{ TZPC_WD1, TZPC_TABLE_PERI, 1, 13, TZPC_UNSEC },
	{ TZPC_GPIO0, TZPC_TABLE_PERI, 1, 14, TZPC_UNSEC },
	{ TZPC_GPIO1, TZPC_TABLE_PERI, 1, 15, TZPC_UNSEC },
	{ TZPC_GPIO2, TZPC_TABLE_PERI, 1, 16, TZPC_UNSEC },
	{ TZPC_GPIO3, TZPC_TABLE_PERI, 1, 17, TZPC_UNSEC },
	{ TZPC_GPIO4, TZPC_TABLE_PERI, 1, 18, TZPC_UNSEC },
	{ TZPC_GPIO5, TZPC_TABLE_PERI, 1, 19, TZPC_UNSEC },
	{ TZPC_GPIO6, TZPC_TABLE_PERI, 1, 20, TZPC_UNSEC },
	{ TZPC_GPIO7, TZPC_TABLE_PERI, 1, 21, TZPC_UNSEC },
	{ TZPC_GPIO8, TZPC_TABLE_PERI, 1, 22, TZPC_UNSEC },
	{ TZPC_GPIO9, TZPC_TABLE_PERI, 1, 23, TZPC_UNSEC },
	{ TZPC_GPIO10, TZPC_TABLE_PERI, 1, 24, TZPC_UNSEC },
	{ TZPC_GPIO11, TZPC_TABLE_PERI, 1, 25, TZPC_UNSEC },
	{ TZPC_GPIO12, TZPC_TABLE_PERI, 1, 26, TZPC_UNSEC },
	{ TZPC_GPIO13, TZPC_TABLE_PERI, 1, 27, TZPC_UNSEC },
	{ TZPC_GPIO14, TZPC_TABLE_PERI, 1, 28, TZPC_UNSEC },
	{ TZPC_GPIO15, TZPC_TABLE_PERI, 1, 29, TZPC_UNSEC },
	{ TZPC_GPIO16, TZPC_TABLE_PERI, 1, 30, TZPC_UNSEC },
	{ TZPC_GPIO17, TZPC_TABLE_PERI, 1, 31, TZPC_UNSEC },
	/* tzpcdecprot2 */
	{ TZPC_CFG2GPUPCR, TZPC_TABLE_PERI, 2, 0, TZPC_SEC },
	{ TZPC_GPIO18, TZPC_TABLE_PERI, 2, 2, TZPC_UNSEC },
	{ TZPC_GPIO19, TZPC_TABLE_PERI, 2, 3, TZPC_UNSEC },
	{ TZPC_LoadMonitor0, TZPC_TABLE_PERI, 2, 4, TZPC_SEC },
	{ TZPC_CTF, TZPC_TABLE_PERI, 2, 5, TZPC_SEC },
	{ TZPC_GPIO0_SE, TZPC_TABLE_PERI, 2, 6, TZPC_SEC },
	{ TZPC_ATGC, TZPC_TABLE_PERI, 2, 7, TZPC_SEC },
	{ TZPC_LoadMonitor1, TZPC_TABLE_PERI, 2, 8, TZPC_SEC },
	{ TZPC_G3D_ENABLE_FIREWALL, TZPC_TABLE_PERI, 2, 16, TZPC_UNSEC },
	{ TZPC_G3D_ERR_RESP, TZPC_TABLE_PERI, 2, 17, TZPC_UNSEC },
	{ TZPC_G3D_SEL0_EL2, TZPC_TABLE_PERI, 2, 18, TZPC_SEC },
	{ TZPC_gpu_slave_secure_property_bit20, TZPC_TABLE_PERI, 2, 20, TZPC_UNSEC },
	{ TZPC_gpu_slave_secure_property_bit21, TZPC_TABLE_PERI, 2, 21, TZPC_SEC },
	/* tzpcdecprot3 */
	{ TZPC_PCIE1_ENABLE_FIREWALL, TZPC_TABLE_PERI, 3, 0, TZPC_UNSEC },
	{ TZPC_PCIE1_ERR_RESP, TZPC_TABLE_PERI, 3, 1, TZPC_UNSEC },
	{ TZPC_PCIECtrl1, TZPC_TABLE_PERI, 3, 2, TZPC_UNSEC },
	{ TZPC_PCIE0_ENABLE_FIREWALL, TZPC_TABLE_PERI, 3, 8, TZPC_UNSEC },
	{ TZPC_PCIE0_ERR_RESP, TZPC_TABLE_PERI, 3, 9, TZPC_UNSEC },
	{ TZPC_PCIECtrl0, TZPC_TABLE_PERI, 3, 10, TZPC_UNSEC },
	{ TZPC_MMC0_CRG, TZPC_TABLE_PERI, 3, 24, TZPC_UNSEC },
	{ TZPC_MMC0_SYS_CTRL, TZPC_TABLE_PERI, 3, 25, TZPC_UNSEC },
	{ TZPC_HSDT_CRG_SUB_NSEC_REGION, TZPC_TABLE_PERI, 3, 26, TZPC_UNSEC },
	{ TZPC_HSDT_CRG_SUB_SEC_REGION, TZPC_TABLE_PERI, 3, 27, TZPC_SEC },
	{ TZPC_SD3, TZPC_TABLE_PERI, 3, 28, TZPC_UNSEC },
	{ TZPC_SDIO, TZPC_TABLE_PERI, 3, 29, TZPC_UNSEC },
	{ TZPC_HSDT_SYS_CTRL_SUB_NSEC_REGION, TZPC_TABLE_PERI, 3, 30, TZPC_UNSEC },
	{ TZPC_HSDT_SYS_CTRL_SUB_SEC_REGION, TZPC_TABLE_PERI, 3, 31, TZPC_SEC },
	/* tzpcdecprot4 */
	{ TZPC_USB3OTG, TZPC_TABLE_PERI, 4, 1, TZPC_UNSEC },
	{ TZPC_USB3OTG_BC, TZPC_TABLE_PERI, 4, 2, TZPC_UNSEC },
	{ TZPC_PERF_STAT, TZPC_TABLE_PERI, 4, 3, TZPC_UNSEC },
	{ TZPC_IPC_NS, TZPC_TABLE_PERI, 4, 5, TZPC_UNSEC },
	{ TZPC_IPC, TZPC_TABLE_PERI, 4, 6, TZPC_SEC },
	{ TZPC_CODEC_SSI, TZPC_TABLE_PERI, 4, 11, TZPC_UNSEC },
	{ TZPC_IPC_MDM_S, TZPC_TABLE_PERI, 4, 12, TZPC_SEC },
	{ TZPC_IPC_MDM_NS, TZPC_TABLE_PERI, 4, 13, TZPC_UNSEC },
	{ TZPC_UART0, TZPC_TABLE_PERI, 4, 14, TZPC_UNSEC },
	{ TZPC_UART1, TZPC_TABLE_PERI, 4, 15, TZPC_UNSEC },
	{ TZPC_UART2, TZPC_TABLE_PERI, 4, 16, TZPC_UNSEC },
	{ TZPC_UART4, TZPC_TABLE_PERI, 4, 17, TZPC_UNSEC },
	{ TZPC_UART5, TZPC_TABLE_PERI, 4, 18, TZPC_UNSEC },
	{ TZPC_SPI1, TZPC_TABLE_PERI, 4, 19, TZPC_SEC },
	{ TZPC_I2C3, TZPC_TABLE_PERI, 4, 20, TZPC_UNSEC },
	{ TZPC_I2C4, TZPC_TABLE_PERI, 4, 21, TZPC_UNSEC },
	{ TZPC_DDRC_SECURE_BOOT_LOCK, TZPC_TABLE_PERI, 4, 22, TZPC_SEC },
	{ TZPC_I2C6, TZPC_TABLE_PERI, 4, 23, TZPC_UNSEC },
	{ TZPC_Latency_Monitor_CTRL, TZPC_TABLE_PERI, 4, 24, TZPC_SEC },
	{ TZPC_SPI4, TZPC_TABLE_PERI, 4, 25, TZPC_SEC },
	{ TZPC_I2C7, TZPC_TABLE_PERI, 4, 26, TZPC_UNSEC },
	{ TZPC_I3C4, TZPC_TABLE_PERI, 4, 27, TZPC_UNSEC },
	{ TZPC_UFS_SYS_CTRL, TZPC_TABLE_PERI, 4, 28, TZPC_UNSEC },
	{ TZPC_UFS_CFG, TZPC_TABLE_PERI, 4, 29, TZPC_UNSEC },
	{ TZPC_IOC_MMC0, TZPC_TABLE_PERI, 4, 30, TZPC_UNSEC },
	{ TZPC_IOC_HSDT, TZPC_TABLE_PERI, 4, 31, TZPC_UNSEC },
	/* tzpcdecprot5 */
	{ TZPC_TSENSORC, TZPC_TABLE_PERI, 5, 2, TZPC_SEC },
	{ TZPC_PMC, TZPC_TABLE_PERI, 5, 3, TZPC_UNSEC },
	{ TZPC_UART6, TZPC_TABLE_PERI, 5, 4, TZPC_UNSEC },
	{ TZPC_PMU_I2C0, TZPC_TABLE_PERI, 5, 5, TZPC_UNSEC },
	{ TZPC_CSSYS_FOR_CPU_PERI_CRG_SUB_REGION1, TZPC_TABLE_PERI, 5, 6, TZPC_UNSEC },
	{ TZPC_PERI_CRG_SUB_REGION0, TZPC_TABLE_PERI, 5, 7, TZPC_UNSEC },
	{ TZPC_PERI_CRG_SUB_REGION1, TZPC_TABLE_PERI, 5, 8, TZPC_SEC },
	{ TZPC_PERI_CRG_SUB_REGION2, TZPC_TABLE_PERI, 5, 9, TZPC_SEC },
	{ TZPC_PERI_CRG_SUB_REGION3, TZPC_TABLE_PERI, 5, 10, TZPC_SEC },
	{ TZPC_PERI_CRG_SUB_REGION4, TZPC_TABLE_PERI, 5, 11, TZPC_SEC },
	{ TZPC_LP_WDG, TZPC_TABLE_PERI, 5, 12, TZPC_SEC },
	{ TZPC_LP_TIMER, TZPC_TABLE_PERI, 5, 13, TZPC_SEC },
	{ TZPC_LP_CONFIG, TZPC_TABLE_PERI, 5, 14, TZPC_SEC },
	{ TZPC_CSSYS_FOR_CPU_PERI_CRG_SUB_REGION0_REGION3, TZPC_TABLE_PERI, 5, 15, TZPC_UNSEC },
	{ TZPC_LP_RAM, TZPC_TABLE_PERI, 5, 17, TZPC_SEC },
	{ TZPC_CSSYS_FOR_CPU_PERI_CRG_SUB_REGION2, TZPC_TABLE_PERI, 5, 19, TZPC_SEC },
	{ TZPC_CORE_CRG_SUB_REGION0, TZPC_TABLE_PERI, 5, 20, TZPC_UNSEC },
	{ TZPC_CORE_CRG_SUB_REGION1, TZPC_TABLE_PERI, 5, 21, TZPC_SEC },
	{ TZPC_CORE_CRG_SUB_REGION2, TZPC_TABLE_PERI, 5, 22, TZPC_UNSEC },
	{ TZPC_CORE_CRG_SUB_REGION3, TZPC_TABLE_PERI, 5, 23, TZPC_SEC },
	/* tzpcdecprot6 */
	{ TZPC_MASTER_LPM3_S, TZPC_TABLE_PERI, 6, 0, TZPC_SEC },
	{ TZPC_MASTER_SD3, TZPC_TABLE_PERI, 6, 5, TZPC_UNSEC },
	{ TZPC_MASTER_SDIO, TZPC_TABLE_PERI, 6, 6, TZPC_UNSEC },
	{ TZPC_MASTER_USB3OTG, TZPC_TABLE_PERI, 6, 8, TZPC_UNSEC },
	{ TZPC_MASTER_GPU0, TZPC_TABLE_PERI, 6, 9, TZPC_UNSEC },
	{ TZPC_MASTER_PERF_STAT, TZPC_TABLE_PERI, 6, 18, TZPC_UNSEC },
	{ TZPC_MASTER_UFS, TZPC_TABLE_PERI, 6, 21, TZPC_UNSEC },
	{ TZPC_MASTER_PCIE0, TZPC_TABLE_PERI, 6, 22, TZPC_UNSEC },
	{ TZPC_MASTER_PCIE1, TZPC_TABLE_PERI, 6, 23, TZPC_UNSEC },
	{ TZPC_MASTER_LAT_STAT, TZPC_TABLE_PERI, 6, 24, TZPC_SEC },
	/* tzpcdecprot7 */
	{ TZPC_IPF_PSAM_NSEC_SUB_REGION0, TZPC_TABLE_PERI, 7, 0, TZPC_UNSEC },
	{ TZPC_IPF_NSEC_SUB_REGION0, TZPC_TABLE_PERI, 7, 1, TZPC_UNSEC },
	{ TZPC_IPF_PSAM_SUB_REGION1, TZPC_TABLE_PERI, 7, 2, TZPC_SEC },
	{ TZPC_IPF_SUB_REGION1, TZPC_TABLE_PERI, 7, 3, TZPC_SEC },
	{ TZPC_MEDIA1_CRG_SUB_REGION0, TZPC_TABLE_PERI, 7, 16, TZPC_UNSEC },
	{ TZPC_MEDIA1_CRG_SUB_REGION1, TZPC_TABLE_PERI, 7, 17, TZPC_SEC },
	{ TZPC_MEDIA1_CRG_SUB_REGION2, TZPC_TABLE_PERI, 7, 18, TZPC_SEC },
	{ TZPC_MEDIA2_CRG_SUB_REGION0, TZPC_TABLE_PERI, 7, 19, TZPC_UNSEC },
	{ TZPC_MEDIA2_CRG_SUB_REGION1, TZPC_TABLE_PERI, 7, 20, TZPC_SEC },
	/* tzpcdecprot8 */
	{ TZPC_VIVOBUS_ENABLE_FIREWALL, TZPC_TABLE_PERI, 8, 0, TZPC_UNSEC },
	{ TZPC_VIVOBUS_ERR_RESP, TZPC_TABLE_PERI, 8, 1, TZPC_UNSEC },
	{ TZPC_VIVOBUS_SEL0_EL2, TZPC_TABLE_PERI, 8, 2, TZPC_SEC },
	{ TZPC_smmu_firewall_enable, TZPC_TABLE_PERI, 8, 5, TZPC_UNSEC },
	{ TZPC_isp_cfg_slave_secure_bit6, TZPC_TABLE_PERI, 8, 6, TZPC_UNSEC },
	{ TZPC_isp_cfg_slave_secure_bit7, TZPC_TABLE_PERI, 8, 7, TZPC_SEC },
	{ TZPC_VCODECBUS_ENABLE_FIREWALL_SMMU, TZPC_TABLE_PERI, 8, 12, TZPC_UNSEC },
	{ TZPC_VCODECBUS_ERR_RESP, TZPC_TABLE_PERI, 8, 13, TZPC_UNSEC },
	{ TZPC_VCODECBUS_SEL0_EL2, TZPC_TABLE_PERI, 8, 14, TZPC_SEC },
	{ TZPC_ivp_cfg_firewall_enable, TZPC_TABLE_PERI, 8, 16, TZPC_UNSEC },
	{ TZPC_ivp_cfg_slave_secure_property_bit17, TZPC_TABLE_PERI, 8, 17, TZPC_UNSEC },
	{ TZPC_ivp_cfg_slave_secure_property_bit18, TZPC_TABLE_PERI, 8, 18, TZPC_SEC },
	{ TZPC_DDRC_ENABLE_FIREWALL, TZPC_TABLE_PERI, 8, 20, TZPC_UNSEC },
	{ TZPC_DDRC_ERR_RESP, TZPC_TABLE_PERI, 8, 21, TZPC_UNSEC },
	{ TZPC_DDRC_SEL0_SEL2, TZPC_TABLE_PERI, 8, 22, TZPC_SEC },
	{ TZPC_ddrc_mpu_slave_interface_secure_bit24, TZPC_TABLE_PERI, 8, 24, TZPC_SEC },
	{ TZPC_ddrc_mpu_slave_interface_secure_bit25, TZPC_TABLE_PERI, 8, 25, TZPC_SEC },
	/* ao_tzpcdecprot0 */
	{ AO_TZPC_EFUSEC, TZPC_TABLE_AO, 0, 0, TZPC_SEC },
	{ AO_TZPC_RTC0, TZPC_TABLE_AO, 0, 1, TZPC_UNSEC },
	{ AO_TZPC_RTC1, TZPC_TABLE_AO, 0, 2, TZPC_SEC },
	{ AO_TZPC_SCI0, TZPC_TABLE_AO, 0, 3, TZPC_SEC },
	{ AO_TZPC_SCI1, TZPC_TABLE_AO, 0, 4, TZPC_SEC },
	{ AO_TZPC_SYS_CNT, TZPC_TABLE_AO, 0, 5, TZPC_UNSEC },
	{ AO_TZPC_SCTRL_SUB_REGION0_NSEC, TZPC_TABLE_AO, 0, 6, TZPC_UNSEC },
	{ AO_TZPC_SCTRL_SUB_REGION1_SEC, TZPC_TABLE_AO, 0, 7, TZPC_SEC },
	{ AO_TZPC_SCTRL_SUB_REGION2_SEC, TZPC_TABLE_AO, 0, 8, TZPC_SEC },
	{ AO_TZPC_SCTRL_SUB_REGION3_SEC, TZPC_TABLE_AO, 0, 9, TZPC_SEC },
	{ AO_TZPC_SCTRL_SUB_REGION4_SEC, TZPC_TABLE_AO, 0, 10, TZPC_SEC },
	{ AO_TZPC_SCTRL_SUB_REGION5_SEC, TZPC_TABLE_AO, 0, 11, TZPC_SEC },
	{ AO_TZPC_GPIO22, TZPC_TABLE_AO, 0, 12, TZPC_UNSEC },
	{ AO_TZPC_GPIO23, TZPC_TABLE_AO, 0, 13, TZPC_UNSEC },
	{ AO_TZPC_GPIO24, TZPC_TABLE_AO, 0, 14, TZPC_UNSEC },
	{ AO_TZPC_GPIO25, TZPC_TABLE_AO, 0, 15, TZPC_UNSEC },
	{ AO_TZPC_GPIO26, TZPC_TABLE_AO, 0, 16, TZPC_UNSEC },
	{ AO_TZPC_GPIO27, TZPC_TABLE_AO, 0, 17, TZPC_UNSEC },
	{ AO_TZPC_AO_WDG, TZPC_TABLE_AO, 0, 19, TZPC_SEC },
	{ AO_TZPC_BB_DRX, TZPC_TABLE_AO, 0, 20, TZPC_SEC },
	{ AO_TZPC_TIMER0, TZPC_TABLE_AO, 0, 21, TZPC_UNSEC },
	{ AO_TZPC_TIMER1, TZPC_TABLE_AO, 0, 22, TZPC_SEC },
	{ AO_TZPC_TIMER2, TZPC_TABLE_AO, 0, 23, TZPC_SEC },
	{ AO_TZPC_TIMER3, TZPC_TABLE_AO, 0, 24, TZPC_SEC },
	{ AO_TZPC_TIMER4, TZPC_TABLE_AO, 0, 25, TZPC_UNSEC },
	{ AO_TZPC_TIMER5, TZPC_TABLE_AO, 0, 26, TZPC_UNSEC },
	{ AO_TZPC_TIMER6, TZPC_TABLE_AO, 0, 27, TZPC_UNSEC },
	{ AO_TZPC_TIMER7, TZPC_TABLE_AO, 0, 28, TZPC_UNSEC },
	{ AO_TZPC_TIMER8, TZPC_TABLE_AO, 0, 29, TZPC_UNSEC },
	/* ao_tzpcdecprot1 */
	{ AO_TZPC_GPIO28, TZPC_TABLE_AO, 1, 0, TZPC_UNSEC },
	{ AO_TZPC_GPIO1_SE, TZPC_TABLE_AO, 1, 1, TZPC_SEC },
	{ AO_TZPC_SPMI, TZPC_TABLE_AO, 1, 2, TZPC_UNSEC },
	{ AO_TZPC_AO_IPC_S, TZPC_TABLE_AO, 1, 3, TZPC_SEC },
	{ AO_TZPC_AO_IPC_NS, TZPC_TABLE_AO, 1, 4, TZPC_UNSEC },
	{ AO_TZPC_AO_LoadMonitor, TZPC_TABLE_AO, 1, 5, TZPC_SEC },
	{ AO_TZPC_GPIO20, TZPC_TABLE_AO, 1, 6, TZPC_UNSEC },
	{ AO_TZPC_GPIO21, TZPC_TABLE_AO, 1, 7, TZPC_UNSEC },
	{ AO_TZPC_SPI3, TZPC_TABLE_AO, 1, 8, TZPC_UNSEC },
	{ AO_TZPC_SPMI_RTC, TZPC_TABLE_AO, 1, 10, TZPC_SEC },
	{ AO_TZPC_GPIO29, TZPC_TABLE_AO, 1, 11, TZPC_UNSEC },
	{ AO_TZPC_GPIO30, TZPC_TABLE_AO, 1, 12, TZPC_UNSEC },
	{ AO_TZPC_GPIO31, TZPC_TABLE_AO, 1, 13, TZPC_UNSEC },
	{ AO_TZPC_GPIO32, TZPC_TABLE_AO, 1, 14, TZPC_UNSEC },
	{ AO_TZPC_GPIO33, TZPC_TABLE_AO, 1, 15, TZPC_UNSEC },
	{ AO_TZPC_GPIO34, TZPC_TABLE_AO, 1, 16, TZPC_UNSEC },
	{ AO_TZPC_GPIO35, TZPC_TABLE_AO, 1, 17, TZPC_UNSEC },
	{ AO_TZPC_GPIO36, TZPC_TABLE_AO, 1, 18, TZPC_UNSEC },
	{ AO_TZPC_AO_IOC_SUB_REGION32, TZPC_TABLE_AO, 1, 31, TZPC_UNSEC },
	/* ao_tzpcdecprot2 */
	{ AO_TZPC_AO_IOC_SUB_REGION0, TZPC_TABLE_AO, 2, 0, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION1, TZPC_TABLE_AO, 2, 1, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION2, TZPC_TABLE_AO, 2, 2, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION3, TZPC_TABLE_AO, 2, 3, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION4, TZPC_TABLE_AO, 2, 4, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION5, TZPC_TABLE_AO, 2, 5, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION6, TZPC_TABLE_AO, 2, 6, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION7, TZPC_TABLE_AO, 2, 7, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION8, TZPC_TABLE_AO, 2, 8, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION9, TZPC_TABLE_AO, 2, 9, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION10, TZPC_TABLE_AO, 2, 10, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION11, TZPC_TABLE_AO, 2, 11, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION12, TZPC_TABLE_AO, 2, 12, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION13, TZPC_TABLE_AO, 2, 13, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION14, TZPC_TABLE_AO, 2, 14, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION15, TZPC_TABLE_AO, 2, 15, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION16, TZPC_TABLE_AO, 2, 16, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION17, TZPC_TABLE_AO, 2, 17, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION18, TZPC_TABLE_AO, 2, 18, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION19, TZPC_TABLE_AO, 2, 19, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION20, TZPC_TABLE_AO, 2, 20, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION21, TZPC_TABLE_AO, 2, 21, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION22, TZPC_TABLE_AO, 2, 22, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION23, TZPC_TABLE_AO, 2, 23, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION24, TZPC_TABLE_AO, 2, 24, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION25, TZPC_TABLE_AO, 2, 25, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION26, TZPC_TABLE_AO, 2, 26, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION27, TZPC_TABLE_AO, 2, 27, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION28, TZPC_TABLE_AO, 2, 28, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION29, TZPC_TABLE_AO, 2, 29, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION30, TZPC_TABLE_AO, 2, 30, TZPC_SEC },
	{ AO_TZPC_AO_IOC_SUB_REGION31, TZPC_TABLE_AO, 2, 31, TZPC_SEC },
	/* ao_tzpcdecprot3 */
	{ AO_TZPC_noc_trace_dbgen, TZPC_TABLE_AO, 3, 0, TZPC_SEC },
	{ AO_TZPC_noc_trace_spiden, TZPC_TABLE_AO, 3, 1, TZPC_SEC },
	{ AO_TZPC_TCP, TZPC_TABLE_AO, 3, 2, TZPC_SEC },
	/* ao_tzpcdecprot6 */
	{ AO_TZPC_MASTER_TCP, TZPC_TABLE_AO, 6, 0, TZPC_SEC },
};

#endif /* __TZPC_CFG_KIRIN990__ */
