Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Reading design: Soc_Mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Soc_Mips.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Soc_Mips"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Soc_Mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "UControl.v" in library work
Compiling verilog file "SignExt.v" in library work
Module <UControl> compiled
Compiling verilog file "Registers.v" in library work
Module <SignExt> compiled
Compiling verilog file "PC.v" in library work
Module <Registers> compiled
Compiling verilog file "IMemory.v" in library work
Module <PC> compiled
Compiling verilog file "CJump.v" in library work
Module <IMemory> compiled
Compiling verilog file "ALUCtrl.v" in library work
Module <CJump> compiled
Compiling verilog file "ALU.v" in library work
Module <ALUCtrl> compiled
Compiling verilog file "WB.v" in library work
Module <ALU> compiled
Compiling verilog file "MEM.v" in library work
Module <WB> compiled
Compiling verilog file "IF.v" in library work
Module <MEM> compiled
Compiling verilog file "ID.v" in library work
Module <IF> compiled
Compiling verilog file "HazardUnit.v" in library work
Module <ID> compiled
Compiling verilog file "ForwardUnit.v" in library work
Module <HazardUnit> compiled
Compiling verilog file "EX.v" in library work
Module <ForwardUnit> compiled
Compiling verilog file "Soc_Mips.v" in library work
Module <EX> compiled
Module <Soc_Mips> compiled
No errors in compilation
Analysis of file <"Soc_Mips.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Soc_Mips> in library <work> with parameters.
	ALU_WIDTH = "00000000000000000000000000001000"
	CODE_DEPTH = "00000000000000000000000000010000"
	CODE_DIR_WIDTH = "00000000000000000000000000000100"
	DATA_DEPTH = "00000000000000000000000000000100"
	DATA_DIR_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000001000"
	EXT_IN_WIDTH = "00000000000000000000000000000110"
	EXT_OUT_WIDTH = "00000000000000000000000000001000"
	PC_WIDTH = "00000000000000000000000000000110"
	REG_DIR_WIDTH = "00000000000000000000000000000011"
	REG_FILE_DEPTH = "00000000000000000000000000001000"
	REG_WIDTH = "00000000000000000000000000001000"
	SH_IN_WIDTH = "00000000000000000000000000001000"
	SH_OUT_WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <IF> in library <work> with parameters.
	CODE_DEPTH = "00000000000000000000000000010000"
	CODE_DIR_WIDTH = "00000000000000000000000000000100"
	PC_WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <ID> in library <work> with parameters.
	ALU_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000001000"
	EXT_IN_WIDTH = "00000000000000000000000000000110"
	EXT_OUT_WIDTH = "00000000000000000000000000001000"
	PC_WIDTH = "00000000000000000000000000000110"
	REG_DIR_WIDTH = "00000000000000000000000000000011"
	REG_FILE_DEPTH = "00000000000000000000000000001000"
	REG_WIDTH = "00000000000000000000000000001000"
	SH_IN_WIDTH = "00000000000000000000000000001000"
	SH_OUT_WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <EX> in library <work> with parameters.
	ALU_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000001000"
	EXT_OUT_WIDTH = "00000000000000000000000000001000"
	PC_WIDTH = "00000000000000000000000000000110"
	REG_DIR_WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <MEM> in library <work> with parameters.
	DATA_DEPTH = "00000000000000000000000000000100"
	DATA_DIR_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <WB> in library <work> with parameters.
	DATA_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <ForwardUnit> in library <work> with parameters.
	REG_DIR_WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <HazardUnit> in library <work> with parameters.
	REG_DIR_WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <PC> in library <work> with parameters.
	PC_WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <IMemory> in library <work> with parameters.
	PC_WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <UControl> in library <work>.

Analyzing hierarchy for module <Registers> in library <work> with parameters.
	REG_DIR_WIDTH = "00000000000000000000000000000011"
	REG_FILE_DEPTH = "00000000000000000000000000001000"
	REG_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <SignExt> in library <work> with parameters.
	EXT_IN_WIDTH = "00000000000000000000000000000110"
	EXT_OUT_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <CJump> in library <work> with parameters.
	PC_WIDTH = "00000000000000000000000000000110"
	SH_IN_WIDTH = "00000000000000000000000000001000"
	SH_OUT_WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <ALU> in library <work> with parameters.
	ALU_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <ALUCtrl> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Soc_Mips>.
	ALU_WIDTH = 32'sb00000000000000000000000000001000
	CODE_DEPTH = 32'sb00000000000000000000000000010000
	CODE_DIR_WIDTH = 32'sb00000000000000000000000000000100
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_DIR_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000001000
	EXT_IN_WIDTH = 32'sb00000000000000000000000000000110
	EXT_OUT_WIDTH = 32'sb00000000000000000000000000001000
	PC_WIDTH = 32'sb00000000000000000000000000000110
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
	REG_FILE_DEPTH = 32'sb00000000000000000000000000001000
	REG_WIDTH = 32'sb00000000000000000000000000001000
	SH_IN_WIDTH = 32'sb00000000000000000000000000001000
	SH_OUT_WIDTH = 32'sb00000000000000000000000000000110
Module <Soc_Mips> is correct for synthesis.
 
Analyzing module <IF> in library <work>.
	CODE_DEPTH = 32'sb00000000000000000000000000010000
	CODE_DIR_WIDTH = 32'sb00000000000000000000000000000100
	PC_WIDTH = 32'sb00000000000000000000000000000110
Module <IF> is correct for synthesis.
 
Analyzing module <PC> in library <work>.
	PC_WIDTH = 32'sb00000000000000000000000000000110
Module <PC> is correct for synthesis.
 
Analyzing module <IMemory> in library <work>.
	PC_WIDTH = 32'sb00000000000000000000000000000110
Module <IMemory> is correct for synthesis.
 
Analyzing module <ID> in library <work>.
	ALU_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000001000
	EXT_IN_WIDTH = 32'sb00000000000000000000000000000110
	EXT_OUT_WIDTH = 32'sb00000000000000000000000000001000
	PC_WIDTH = 32'sb00000000000000000000000000000110
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
	REG_FILE_DEPTH = 32'sb00000000000000000000000000001000
	REG_WIDTH = 32'sb00000000000000000000000000001000
	SH_IN_WIDTH = 32'sb00000000000000000000000000001000
	SH_OUT_WIDTH = 32'sb00000000000000000000000000000110
Module <ID> is correct for synthesis.
 
Analyzing module <UControl> in library <work>.
Module <UControl> is correct for synthesis.
 
Analyzing module <Registers> in library <work>.
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
	REG_FILE_DEPTH = 32'sb00000000000000000000000000001000
	REG_WIDTH = 32'sb00000000000000000000000000001000
WARNING:Xst:905 - "Registers.v" line 42: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RegFile>
WARNING:Xst:905 - "Registers.v" line 48: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RegFile>
Module <Registers> is correct for synthesis.
 
Analyzing module <SignExt> in library <work>.
	EXT_IN_WIDTH = 32'sb00000000000000000000000000000110
	EXT_OUT_WIDTH = 32'sb00000000000000000000000000001000
Module <SignExt> is correct for synthesis.
 
Analyzing module <CJump> in library <work>.
	PC_WIDTH = 32'sb00000000000000000000000000000110
	SH_IN_WIDTH = 32'sb00000000000000000000000000001000
	SH_OUT_WIDTH = 32'sb00000000000000000000000000000110
Module <CJump> is correct for synthesis.
 
Analyzing module <EX> in library <work>.
	ALU_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000001000
	EXT_OUT_WIDTH = 32'sb00000000000000000000000000001000
	PC_WIDTH = 32'sb00000000000000000000000000000110
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
Module <EX> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
	ALU_WIDTH = 32'sb00000000000000000000000000001000
Module <ALU> is correct for synthesis.
 
Analyzing module <ALUCtrl> in library <work>.
Module <ALUCtrl> is correct for synthesis.
 
Analyzing module <MEM> in library <work>.
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_DIR_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000001000
Module <MEM> is correct for synthesis.
 
Analyzing module <WB> in library <work>.
	DATA_WIDTH = 32'sb00000000000000000000000000001000
Module <WB> is correct for synthesis.
 
Analyzing module <ForwardUnit> in library <work>.
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
Module <ForwardUnit> is correct for synthesis.
 
Analyzing module <HazardUnit> in library <work>.
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
Module <HazardUnit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <Registers> has a constant value of 1000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <MEM> has a constant value of 100 during circuit operation. The register is replaced by logic.

Synthesizing Unit <MEM>.
    Related source file is "MEM.v".
WARNING:Xst:647 - Input <Address<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 4-to-1 multiplexer for signal <$varindex0000> created at line 47.
    Found 32-bit register for signal <RegFile>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <MEM> synthesized.


Synthesizing Unit <WB>.
    Related source file is "WB.v".
Unit <WB> synthesized.


Synthesizing Unit <ForwardUnit>.
    Related source file is "ForwardUnit.v".
    Found 3-bit comparator equal for signal <Forward_A$cmp_eq0000> created at line 28.
    Found 3-bit comparator equal for signal <Forward_A$cmp_eq0001> created at line 28.
    Found 3-bit comparator not equal for signal <Forward_A$cmp_ne0002> created at line 28.
    Found 3-bit comparator equal for signal <Forward_B$cmp_eq0000> created at line 30.
    Found 3-bit comparator equal for signal <Forward_B$cmp_eq0001> created at line 30.
    Summary:
	inferred   5 Comparator(s).
Unit <ForwardUnit> synthesized.


Synthesizing Unit <HazardUnit>.
    Related source file is "HazardUnit.v".
    Found 3-bit comparator equal for signal <PCWrite$cmp_eq0000> created at line 28.
    Found 3-bit comparator equal for signal <PCWrite$cmp_eq0001> created at line 28.
    Summary:
	inferred   2 Comparator(s).
Unit <HazardUnit> synthesized.


Synthesizing Unit <PC>.
    Related source file is "PC.v".
    Found 6-bit register for signal <PCout>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <IMemory>.
    Related source file is "IMemory.v".
    Found 16x32-bit ROM for signal <Instruction$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <IMemory> synthesized.


Synthesizing Unit <UControl>.
    Related source file is "UControl.v".
Unit <UControl> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "Registers.v".
WARNING:Xst:737 - Found 8-bit latch for signal <RegFile_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <RegFile_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <RegFile_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <RegFile_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <RegFile_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <RegFile_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <RegFile_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <RegFile_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 45.
    Found 8-bit 8-to-1 multiplexer for signal <$varindex0001> created at line 51.
    Summary:
	inferred  16 Multiplexer(s).
Unit <Registers> synthesized.


Synthesizing Unit <SignExt>.
    Related source file is "SignExt.v".
Unit <SignExt> synthesized.


Synthesizing Unit <CJump>.
    Related source file is "CJump.v".
WARNING:Xst:647 - Input <ShiftIn<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit adder for signal <ALUR>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <CJump> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 8-bit addsub for signal <result$addsub0000>.
    Found 8-bit comparator less for signal <result$cmp_lt0000> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <ALUCtrl>.
    Related source file is "ALUCtrl.v".
    Found 3-bit 4-to-1 multiplexer for signal <ALUCtrl>.
    Summary:
	inferred   3 Multiplexer(s).
Unit <ALUCtrl> synthesized.


Synthesizing Unit <IF>.
    Related source file is "IF.v".
    Found 6-bit adder for signal <PCnext>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IF> synthesized.


Synthesizing Unit <ID>.
    Related source file is "ID.v".
WARNING:Xst:647 - Input <Instruction<25:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instruction<20:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instruction<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator equal for signal <Iguales$cmp_eq0000> created at line 74.
    Found 3-bit comparator equal for signal <reg1$cmp_eq0000> created at line 71.
    Found 3-bit comparator equal for signal <reg2$cmp_eq0000> created at line 72.
    Summary:
	inferred   3 Comparator(s).
Unit <ID> synthesized.


Synthesizing Unit <EX>.
    Related source file is "EX.v".
    Found 8-bit 4-to-1 multiplexer for signal <data1>.
    Found 8-bit 4-to-1 multiplexer for signal <data2>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <EX> synthesized.


Synthesizing Unit <Soc_Mips>.
    Related source file is "Soc_Mips.v".
    Found 8-bit register for signal <EXMEM_ALUResult>.
    Found 4-bit register for signal <EXMEM_ControlSignals>.
    Found 8-bit register for signal <EXMEM_ReadData2>.
    Found 3-bit register for signal <EXMEM_RegisterRd>.
    Found 8-bit register for signal <IDEX_ControlSignals>.
    Found 8-bit register for signal <IDEX_ReadData1>.
    Found 8-bit register for signal <IDEX_ReadData2>.
    Found 3-bit register for signal <IDEX_RegisterRd>.
    Found 3-bit register for signal <IDEX_RegisterRs>.
    Found 3-bit register for signal <IDEX_RegisterRt>.
    Found 8-bit register for signal <IDEX_SignExtend>.
    Found 32-bit register for signal <IFID_Instruction>.
    Found 6-bit register for signal <IFID_PCNext>.
    Found 8-bit register for signal <MEMWB_Address>.
    Found 2-bit register for signal <MEMWB_ControlSignals>.
    Found 8-bit register for signal <MEMWB_ReadData>.
    Found 3-bit register for signal <MEMWB_RegisterRd>.
    Summary:
	inferred 123 D-type flip-flop(s).
Unit <Soc_Mips> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 6-bit adder                                           : 2
 8-bit addsub                                          : 1
# Registers                                            : 22
 2-bit register                                        : 1
 3-bit register                                        : 5
 32-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 2
 8-bit register                                        : 12
# Latches                                              : 8
 8-bit latch                                           : 8
# Comparators                                          : 11
 3-bit comparator equal                                : 8
 3-bit comparator not equal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 6
 3-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 6-bit adder                                           : 2
 8-bit addsub                                          : 1
# Registers                                            : 161
 Flip-Flops                                            : 161
# Latches                                              : 8
 8-bit latch                                           : 8
# Comparators                                          : 11
 3-bit comparator equal                                : 8
 3-bit comparator not equal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 6
 3-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Soc_Mips> ...

Optimizing unit <ALU> ...

Optimizing unit <MEM> ...

Optimizing unit <Registers> ...

Optimizing unit <IF> ...

Optimizing unit <EX> ...

Optimizing unit <ID> ...
WARNING:Xst:1710 - FF/Latch <IFID_Instruction_6> (without init value) has a constant value of 0 in block <Soc_Mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IFID_Instruction_7> (without init value) has a constant value of 0 in block <Soc_Mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IFID_Instruction_8> (without init value) has a constant value of 0 in block <Soc_Mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IFID_Instruction_9> (without init value) has a constant value of 0 in block <Soc_Mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IFID_Instruction_10> (without init value) has a constant value of 0 in block <Soc_Mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IFID_Instruction_14> (without init value) has a constant value of 0 in block <Soc_Mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IFID_Instruction_15> (without init value) has a constant value of 0 in block <Soc_Mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IFID_Instruction_19> (without init value) has a constant value of 0 in block <Soc_Mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IFID_Instruction_20> (without init value) has a constant value of 0 in block <Soc_Mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IFID_Instruction_24> (without init value) has a constant value of 0 in block <Soc_Mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IFID_Instruction_25> (without init value) has a constant value of 0 in block <Soc_Mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IFID_Instruction_30> (without init value) has a constant value of 0 in block <Soc_Mips>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <IDEX_ControlSignals_0> in Unit <Soc_Mips> is equivalent to the following FF/Latch, which will be removed : <IDEX_ControlSignals_3> 
INFO:Xst:2261 - The FF/Latch <IDEX_SignExtend_5> in Unit <Soc_Mips> is equivalent to the following 2 FFs/Latches, which will be removed : <IDEX_SignExtend_6> <IDEX_SignExtend_7> 
INFO:Xst:2261 - The FF/Latch <IDEX_ControlSignals_6> in Unit <Soc_Mips> is equivalent to the following FF/Latch, which will be removed : <IDEX_ControlSignals_7> 
INFO:Xst:2261 - The FF/Latch <IFID_Instruction_4> in Unit <Soc_Mips> is equivalent to the following 2 FFs/Latches, which will be removed : <IFID_Instruction_26> <IFID_Instruction_31> 
INFO:Xst:2261 - The FF/Latch <IFID_Instruction_11> in Unit <Soc_Mips> is equivalent to the following FF/Latch, which will be removed : <IFID_Instruction_12> 
INFO:Xst:2261 - The FF/Latch <IDEX_RegisterRd_0> in Unit <Soc_Mips> is equivalent to the following FF/Latch, which will be removed : <IDEX_RegisterRd_1> 
INFO:Xst:2261 - The FF/Latch <EXMEM_ControlSignals_0> in Unit <Soc_Mips> is equivalent to the following FF/Latch, which will be removed : <EXMEM_ControlSignals_3> 
Found area constraint ratio of 100 (+ 5) on block Soc_Mips, actual ratio is 4.
FlipFlop MEMWB_ControlSignals_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 141
 Flip-Flops                                            : 141

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Soc_Mips.ngr
Top Level Output File Name         : Soc_Mips
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 208

Cell Usage :
# BELS                             : 465
#      GND                         : 1
#      LUT2                        : 16
#      LUT2_D                      : 1
#      LUT3                        : 150
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 171
#      LUT4_D                      : 13
#      LUT4_L                      : 28
#      MUXCY                       : 15
#      MUXF5                       : 43
#      MUXF6                       : 16
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 205
#      FDC                         : 80
#      FDCE                        : 58
#      FDPE                        : 3
#      LDCE                        : 64
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 207
#      IBUF                        : 1
#      OBUF                        : 206
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      245  out of   4656     5%  
 Number of Slice Flip Flops:            205  out of   9312     2%  
 Number of 4 input LUTs:                381  out of   9312     4%  
 Number of IOs:                         208
 Number of bonded IOBs:                 208  out of    232    89%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 141   |
MEMWB_ControlSignals_12            | BUFG                   | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 205   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.669ns (Maximum Frequency: 59.992MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 16.718ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 16.669ns (frequency: 59.992MHz)
  Total number of paths / destination ports: 856401 / 202
-------------------------------------------------------------------------
Delay:               16.669ns (Levels of Logic = 13)
  Source:            MEMWB_RegisterRd_2 (FF)
  Destination:       IFID_Instruction_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: MEMWB_RegisterRd_2 to IFID_Instruction_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.591   1.040  MEMWB_RegisterRd_2 (MEMWB_RegisterRd_2)
     LUT4:I1->O            1   0.704   0.455  Forward/Forward_B<0>1_SW1 (N106)
     LUT4:I2->O           10   0.704   0.886  Forward/Forward_B<0>1 (N11)
     LUT4:I3->O            1   0.704   0.424  Forward/Forward_B<0>67_SW0 (N193)
     LUT4:I3->O            3   0.704   0.566  EX/Mmux_data22 (data2<0>)
     LUT3:I2->O            3   0.704   0.566  EX/data2_2<0>1 (Alu2_0_OBUF)
     LUT3:I2->O            1   0.704   0.000  EX/EX1/Maddsub_result_addsub0000_lut<0> (EX/EX1/Maddsub_result_addsub0000_lut<0>)
     XORCY:LI->O           1   0.527   0.424  EX/EX1/Maddsub_result_addsub0000_xor<0> (EX/EX1/result_addsub0000<0>)
     LUT4:I3->O            1   0.704   0.000  EX/EX1/result<0>1 (EX/EX1/result<0>)
     MUXF5:I1->O           5   0.321   0.668  EX/EX1/result<0>_f5 (ALUResult_0_OBUF)
     LUT3:I2->O            8   0.704   0.761  ID/reg1<0>1 (reg1_0_OBUF)
     LUT4:I3->O            2   0.704   0.451  ID/Iguales8128_SW0_SW0 (N247)
     LUT4_D:I3->O         11   0.704   0.937  ID/ID1/IF_Flush_and00001_1 (ID/ID1/IF_Flush_and00001)
     LUT4:I3->O            1   0.704   0.000  IFID_Instruction_mux0000<13>1 (IFID_Instruction_mux0000<13>)
     FDCE:D                    0.308          IFID_Instruction_13
    ----------------------------------------
    Total                     16.669ns (9.491ns logic, 7.178ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 26476 / 194
-------------------------------------------------------------------------
Offset:              16.718ns (Levels of Logic = 17)
  Source:            MEMWB_RegisterRd_2 (FF)
  Destination:       reg1<7> (PAD)
  Source Clock:      clk rising

  Data Path: MEMWB_RegisterRd_2 to reg1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.591   1.040  MEMWB_RegisterRd_2 (MEMWB_RegisterRd_2)
     LUT4:I1->O            1   0.704   0.455  Forward/Forward_B<0>1_SW1 (N106)
     LUT4:I2->O           10   0.704   0.886  Forward/Forward_B<0>1 (N11)
     LUT4:I3->O            1   0.704   0.424  Forward/Forward_B<0>67_SW0 (N193)
     LUT4:I3->O            3   0.704   0.566  EX/Mmux_data22 (data2<0>)
     LUT3:I2->O            3   0.704   0.566  EX/data2_2<0>1 (Alu2_0_OBUF)
     LUT3:I2->O            1   0.704   0.000  EX/EX1/Maddsub_result_addsub0000_lut<0> (EX/EX1/Maddsub_result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  EX/EX1/Maddsub_result_addsub0000_cy<0> (EX/EX1/Maddsub_result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  EX/EX1/Maddsub_result_addsub0000_cy<1> (EX/EX1/Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  EX/EX1/Maddsub_result_addsub0000_cy<2> (EX/EX1/Maddsub_result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  EX/EX1/Maddsub_result_addsub0000_cy<3> (EX/EX1/Maddsub_result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  EX/EX1/Maddsub_result_addsub0000_cy<4> (EX/EX1/Maddsub_result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  EX/EX1/Maddsub_result_addsub0000_cy<5> (EX/EX1/Maddsub_result_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  EX/EX1/Maddsub_result_addsub0000_cy<6> (EX/EX1/Maddsub_result_addsub0000_cy<6>)
     XORCY:CI->O           2   0.804   0.622  EX/EX1/Maddsub_result_addsub0000_xor<7> (EX/EX1/result_addsub0000<7>)
     LUT4:I0->O            4   0.704   0.622  EX/EX1/result<7> (ALUResult_7_OBUF)
     LUT3:I2->O            1   0.704   0.420  ID/reg2<7>1 (reg2_7_OBUF)
     OBUF:I->O                 3.272          reg2_7_OBUF (reg2<7>)
    ----------------------------------------
    Total                     16.718ns (11.117ns logic, 5.601ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MEMWB_ControlSignals_12'
  Total number of paths / destination ports: 352 / 32
-------------------------------------------------------------------------
Offset:              10.295ns (Levels of Logic = 7)
  Source:            ID/ID2/RegFile_0_6 (LATCH)
  Destination:       reg2<6> (PAD)
  Source Clock:      MEMWB_ControlSignals_12 falling

  Data Path: ID/ID2/RegFile_0_6 to reg2<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  ID/ID2/RegFile_0_6 (ID/ID2/RegFile_0_6)
     LUT3:I1->O            1   0.704   0.000  ID/ID2/Mmux__varindex0001_66 (ID/ID2/Mmux__varindex0001_66)
     MUXF5:I0->O           1   0.321   0.000  ID/ID2/Mmux__varindex0001_4_f5_5 (ID/ID2/Mmux__varindex0001_4_f56)
     MUXF6:I0->O           1   0.521   0.595  ID/ID2/Mmux__varindex0001_2_f6_5 (ID/ID2/_varindex0001<6>)
     LUT4:I0->O            4   0.704   0.622  ID/ID2/readd2<6>1 (readd2_6_OBUF)
     LUT4:I2->O            1   0.704   0.499  EX/EX1/result<6>_SW1 (N129)
     LUT4:I1->O            2   0.704   0.447  ID/reg2<6>1 (reg2_6_OBUF)
     OBUF:I->O                 3.272          reg2_6_OBUF (reg2<6>)
    ----------------------------------------
    Total                     10.295ns (7.606ns logic, 2.689ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 29.02 secs
 
--> 

Total memory usage is 301652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :   10 (   0 filtered)

