#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26f9990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26f9b20 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x270a2c0 .functor NOT 1, L_0x2738210, C4<0>, C4<0>, C4<0>;
L_0x2737f70 .functor XOR 1, L_0x2737e10, L_0x2737ed0, C4<0>, C4<0>;
L_0x2738100 .functor XOR 1, L_0x2737f70, L_0x2738030, C4<0>, C4<0>;
v0x2732050_0 .net *"_ivl_10", 0 0, L_0x2738030;  1 drivers
v0x2732150_0 .net *"_ivl_12", 0 0, L_0x2738100;  1 drivers
v0x2732230_0 .net *"_ivl_2", 0 0, L_0x2734250;  1 drivers
v0x27322f0_0 .net *"_ivl_4", 0 0, L_0x2737e10;  1 drivers
v0x27323d0_0 .net *"_ivl_6", 0 0, L_0x2737ed0;  1 drivers
v0x2732500_0 .net *"_ivl_8", 0 0, L_0x2737f70;  1 drivers
v0x27325e0_0 .net "a", 0 0, v0x272dbd0_0;  1 drivers
v0x2732680_0 .net "b", 0 0, v0x272dc70_0;  1 drivers
v0x2732720_0 .net "c", 0 0, v0x272dd10_0;  1 drivers
v0x27327c0_0 .var "clk", 0 0;
v0x2732860_0 .net "d", 0 0, v0x272de50_0;  1 drivers
v0x2732900_0 .net "q_dut", 0 0, L_0x2737cb0;  1 drivers
v0x27329a0_0 .net "q_ref", 0 0, L_0x2733040;  1 drivers
v0x2732a40_0 .var/2u "stats1", 159 0;
v0x2732ae0_0 .var/2u "strobe", 0 0;
v0x2732b80_0 .net "tb_match", 0 0, L_0x2738210;  1 drivers
v0x2732c40_0 .net "tb_mismatch", 0 0, L_0x270a2c0;  1 drivers
v0x2732d00_0 .net "wavedrom_enable", 0 0, v0x272df40_0;  1 drivers
v0x2732da0_0 .net "wavedrom_title", 511 0, v0x272dfe0_0;  1 drivers
L_0x2734250 .concat [ 1 0 0 0], L_0x2733040;
L_0x2737e10 .concat [ 1 0 0 0], L_0x2733040;
L_0x2737ed0 .concat [ 1 0 0 0], L_0x2737cb0;
L_0x2738030 .concat [ 1 0 0 0], L_0x2733040;
L_0x2738210 .cmp/eeq 1, L_0x2734250, L_0x2738100;
S_0x26f9cb0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x26f9b20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x26e4ea0 .functor NOT 1, v0x272dbd0_0, C4<0>, C4<0>, C4<0>;
L_0x26fa410 .functor XOR 1, L_0x26e4ea0, v0x272dc70_0, C4<0>, C4<0>;
L_0x270a330 .functor XOR 1, L_0x26fa410, v0x272dd10_0, C4<0>, C4<0>;
L_0x2733040 .functor XOR 1, L_0x270a330, v0x272de50_0, C4<0>, C4<0>;
v0x270a530_0 .net *"_ivl_0", 0 0, L_0x26e4ea0;  1 drivers
v0x270a5d0_0 .net *"_ivl_2", 0 0, L_0x26fa410;  1 drivers
v0x26e4ff0_0 .net *"_ivl_4", 0 0, L_0x270a330;  1 drivers
v0x26e5090_0 .net "a", 0 0, v0x272dbd0_0;  alias, 1 drivers
v0x272cf90_0 .net "b", 0 0, v0x272dc70_0;  alias, 1 drivers
v0x272d0a0_0 .net "c", 0 0, v0x272dd10_0;  alias, 1 drivers
v0x272d160_0 .net "d", 0 0, v0x272de50_0;  alias, 1 drivers
v0x272d220_0 .net "q", 0 0, L_0x2733040;  alias, 1 drivers
S_0x272d380 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x26f9b20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x272dbd0_0 .var "a", 0 0;
v0x272dc70_0 .var "b", 0 0;
v0x272dd10_0 .var "c", 0 0;
v0x272ddb0_0 .net "clk", 0 0, v0x27327c0_0;  1 drivers
v0x272de50_0 .var "d", 0 0;
v0x272df40_0 .var "wavedrom_enable", 0 0;
v0x272dfe0_0 .var "wavedrom_title", 511 0;
E_0x26f48f0/0 .event negedge, v0x272ddb0_0;
E_0x26f48f0/1 .event posedge, v0x272ddb0_0;
E_0x26f48f0 .event/or E_0x26f48f0/0, E_0x26f48f0/1;
E_0x26f4b40 .event posedge, v0x272ddb0_0;
E_0x26dd9f0 .event negedge, v0x272ddb0_0;
S_0x272d6d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x272d380;
 .timescale -12 -12;
v0x272d8d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x272d9d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x272d380;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x272e140 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x26f9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2733170 .functor AND 1, v0x272dbd0_0, v0x272dc70_0, C4<1>, C4<1>;
L_0x27331e0 .functor AND 1, L_0x2733170, v0x272dd10_0, C4<1>, C4<1>;
L_0x2733270 .functor AND 1, L_0x27331e0, v0x272de50_0, C4<1>, C4<1>;
L_0x2733330 .functor NOT 1, v0x272dbd0_0, C4<0>, C4<0>, C4<0>;
L_0x27333d0 .functor NOT 1, v0x272dc70_0, C4<0>, C4<0>, C4<0>;
L_0x2733440 .functor AND 1, L_0x2733330, L_0x27333d0, C4<1>, C4<1>;
L_0x27335c0 .functor NOT 1, v0x272dd10_0, C4<0>, C4<0>, C4<0>;
L_0x2733630 .functor AND 1, L_0x2733440, L_0x27335c0, C4<1>, C4<1>;
L_0x2733790 .functor NOT 1, v0x272de50_0, C4<0>, C4<0>, C4<0>;
L_0x2733800 .functor AND 1, L_0x2733630, L_0x2733790, C4<1>, C4<1>;
L_0x2733970 .functor OR 1, L_0x2733270, L_0x2733800, C4<0>, C4<0>;
L_0x2733a30 .functor NOT 1, v0x272dc70_0, C4<0>, C4<0>, C4<0>;
L_0x2733b10 .functor AND 1, v0x272dbd0_0, L_0x2733a30, C4<1>, C4<1>;
L_0x2733bd0 .functor AND 1, L_0x2733b10, v0x272dd10_0, C4<1>, C4<1>;
L_0x2733aa0 .functor NOT 1, v0x272de50_0, C4<0>, C4<0>, C4<0>;
L_0x2733d10 .functor AND 1, L_0x2733bd0, L_0x2733aa0, C4<1>, C4<1>;
L_0x2733eb0 .functor OR 1, L_0x2733970, L_0x2733d10, C4<0>, C4<0>;
L_0x2733fc0 .functor AND 1, v0x272dbd0_0, v0x272dc70_0, C4<1>, C4<1>;
L_0x27342f0 .functor AND 1, L_0x2733fc0, v0x272dd10_0, C4<1>, C4<1>;
L_0x27344c0 .functor NOT 1, v0x272de50_0, C4<0>, C4<0>, C4<0>;
L_0x27346f0 .functor AND 1, L_0x27342f0, L_0x27344c0, C4<1>, C4<1>;
L_0x2734800 .functor OR 1, L_0x2733eb0, L_0x27346f0, C4<0>, C4<0>;
L_0x27349d0 .functor NOT 1, v0x272dc70_0, C4<0>, C4<0>, C4<0>;
L_0x2734a40 .functor AND 1, v0x272dbd0_0, L_0x27349d0, C4<1>, C4<1>;
L_0x2734bd0 .functor NOT 1, v0x272dd10_0, C4<0>, C4<0>, C4<0>;
L_0x2734c40 .functor AND 1, L_0x2734a40, L_0x2734bd0, C4<1>, C4<1>;
L_0x2734e30 .functor NOT 1, v0x272de50_0, C4<0>, C4<0>, C4<0>;
L_0x2734ea0 .functor AND 1, L_0x2734c40, L_0x2734e30, C4<1>, C4<1>;
L_0x27350a0 .functor OR 1, L_0x2734800, L_0x2734ea0, C4<0>, C4<0>;
L_0x27351b0 .functor NOT 1, v0x272dbd0_0, C4<0>, C4<0>, C4<0>;
L_0x2735320 .functor AND 1, L_0x27351b0, v0x272dc70_0, C4<1>, C4<1>;
L_0x27353e0 .functor NOT 1, v0x272dd10_0, C4<0>, C4<0>, C4<0>;
L_0x2735560 .functor AND 1, L_0x2735320, L_0x27353e0, C4<1>, C4<1>;
L_0x2735670 .functor AND 1, L_0x2735560, v0x272de50_0, C4<1>, C4<1>;
L_0x2735850 .functor OR 1, L_0x27350a0, L_0x2735670, C4<0>, C4<0>;
L_0x2735960 .functor NOT 1, v0x272dbd0_0, C4<0>, C4<0>, C4<0>;
L_0x2735b00 .functor AND 1, L_0x2735960, v0x272dc70_0, C4<1>, C4<1>;
L_0x2735bc0 .functor AND 1, L_0x2735b00, v0x272dd10_0, C4<1>, C4<1>;
L_0x2735dc0 .functor NOT 1, v0x272de50_0, C4<0>, C4<0>, C4<0>;
L_0x2735e30 .functor AND 1, L_0x2735bc0, L_0x2735dc0, C4<1>, C4<1>;
L_0x2736090 .functor OR 1, L_0x2735850, L_0x2735e30, C4<0>, C4<0>;
L_0x27361a0 .functor NOT 1, v0x272dbd0_0, C4<0>, C4<0>, C4<0>;
L_0x2736370 .functor NOT 1, v0x272dc70_0, C4<0>, C4<0>, C4<0>;
L_0x27363e0 .functor AND 1, L_0x27361a0, L_0x2736370, C4<1>, C4<1>;
L_0x2736660 .functor NOT 1, v0x272dd10_0, C4<0>, C4<0>, C4<0>;
L_0x27366d0 .functor AND 1, L_0x27363e0, L_0x2736660, C4<1>, C4<1>;
L_0x2736960 .functor AND 1, L_0x27366d0, v0x272de50_0, C4<1>, C4<1>;
L_0x2736a20 .functor OR 1, L_0x2736090, L_0x2736960, C4<0>, C4<0>;
L_0x2736cc0 .functor NOT 1, v0x272dbd0_0, C4<0>, C4<0>, C4<0>;
L_0x2736d30 .functor NOT 1, v0x272dc70_0, C4<0>, C4<0>, C4<0>;
L_0x2736f40 .functor AND 1, L_0x2736cc0, L_0x2736d30, C4<1>, C4<1>;
L_0x2737050 .functor AND 1, L_0x2736f40, v0x272dd10_0, C4<1>, C4<1>;
L_0x27372c0 .functor AND 1, L_0x2737050, v0x272de50_0, C4<1>, C4<1>;
L_0x2737380 .functor OR 1, L_0x2736a20, L_0x27372c0, C4<0>, C4<0>;
L_0x2737650 .functor AND 1, v0x272dbd0_0, v0x272dc70_0, C4<1>, C4<1>;
L_0x27376c0 .functor NOT 1, v0x272dd10_0, C4<0>, C4<0>, C4<0>;
L_0x2737900 .functor AND 1, L_0x2737650, L_0x27376c0, C4<1>, C4<1>;
L_0x2737a10 .functor AND 1, L_0x2737900, v0x272de50_0, C4<1>, C4<1>;
L_0x2737cb0 .functor OR 1, L_0x2737380, L_0x2737a10, C4<0>, C4<0>;
v0x272e430_0 .net *"_ivl_0", 0 0, L_0x2733170;  1 drivers
v0x272e510_0 .net *"_ivl_10", 0 0, L_0x2733440;  1 drivers
v0x272e5f0_0 .net *"_ivl_100", 0 0, L_0x2736f40;  1 drivers
v0x272e6e0_0 .net *"_ivl_102", 0 0, L_0x2737050;  1 drivers
v0x272e7c0_0 .net *"_ivl_104", 0 0, L_0x27372c0;  1 drivers
v0x272e8f0_0 .net *"_ivl_106", 0 0, L_0x2737380;  1 drivers
v0x272e9d0_0 .net *"_ivl_108", 0 0, L_0x2737650;  1 drivers
v0x272eab0_0 .net *"_ivl_110", 0 0, L_0x27376c0;  1 drivers
v0x272eb90_0 .net *"_ivl_112", 0 0, L_0x2737900;  1 drivers
v0x272ec70_0 .net *"_ivl_114", 0 0, L_0x2737a10;  1 drivers
v0x272ed50_0 .net *"_ivl_12", 0 0, L_0x27335c0;  1 drivers
v0x272ee30_0 .net *"_ivl_14", 0 0, L_0x2733630;  1 drivers
v0x272ef10_0 .net *"_ivl_16", 0 0, L_0x2733790;  1 drivers
v0x272eff0_0 .net *"_ivl_18", 0 0, L_0x2733800;  1 drivers
v0x272f0d0_0 .net *"_ivl_2", 0 0, L_0x27331e0;  1 drivers
v0x272f1b0_0 .net *"_ivl_20", 0 0, L_0x2733970;  1 drivers
v0x272f290_0 .net *"_ivl_22", 0 0, L_0x2733a30;  1 drivers
v0x272f370_0 .net *"_ivl_24", 0 0, L_0x2733b10;  1 drivers
v0x272f450_0 .net *"_ivl_26", 0 0, L_0x2733bd0;  1 drivers
v0x272f530_0 .net *"_ivl_28", 0 0, L_0x2733aa0;  1 drivers
v0x272f610_0 .net *"_ivl_30", 0 0, L_0x2733d10;  1 drivers
v0x272f6f0_0 .net *"_ivl_32", 0 0, L_0x2733eb0;  1 drivers
v0x272f7d0_0 .net *"_ivl_34", 0 0, L_0x2733fc0;  1 drivers
v0x272f8b0_0 .net *"_ivl_36", 0 0, L_0x27342f0;  1 drivers
v0x272f990_0 .net *"_ivl_38", 0 0, L_0x27344c0;  1 drivers
v0x272fa70_0 .net *"_ivl_4", 0 0, L_0x2733270;  1 drivers
v0x272fb50_0 .net *"_ivl_40", 0 0, L_0x27346f0;  1 drivers
v0x272fc30_0 .net *"_ivl_42", 0 0, L_0x2734800;  1 drivers
v0x272fd10_0 .net *"_ivl_44", 0 0, L_0x27349d0;  1 drivers
v0x272fdf0_0 .net *"_ivl_46", 0 0, L_0x2734a40;  1 drivers
v0x272fed0_0 .net *"_ivl_48", 0 0, L_0x2734bd0;  1 drivers
v0x272ffb0_0 .net *"_ivl_50", 0 0, L_0x2734c40;  1 drivers
v0x2730090_0 .net *"_ivl_52", 0 0, L_0x2734e30;  1 drivers
v0x2730380_0 .net *"_ivl_54", 0 0, L_0x2734ea0;  1 drivers
v0x2730460_0 .net *"_ivl_56", 0 0, L_0x27350a0;  1 drivers
v0x2730540_0 .net *"_ivl_58", 0 0, L_0x27351b0;  1 drivers
v0x2730620_0 .net *"_ivl_6", 0 0, L_0x2733330;  1 drivers
v0x2730700_0 .net *"_ivl_60", 0 0, L_0x2735320;  1 drivers
v0x27307e0_0 .net *"_ivl_62", 0 0, L_0x27353e0;  1 drivers
v0x27308c0_0 .net *"_ivl_64", 0 0, L_0x2735560;  1 drivers
v0x27309a0_0 .net *"_ivl_66", 0 0, L_0x2735670;  1 drivers
v0x2730a80_0 .net *"_ivl_68", 0 0, L_0x2735850;  1 drivers
v0x2730b60_0 .net *"_ivl_70", 0 0, L_0x2735960;  1 drivers
v0x2730c40_0 .net *"_ivl_72", 0 0, L_0x2735b00;  1 drivers
v0x2730d20_0 .net *"_ivl_74", 0 0, L_0x2735bc0;  1 drivers
v0x2730e00_0 .net *"_ivl_76", 0 0, L_0x2735dc0;  1 drivers
v0x2730ee0_0 .net *"_ivl_78", 0 0, L_0x2735e30;  1 drivers
v0x2730fc0_0 .net *"_ivl_8", 0 0, L_0x27333d0;  1 drivers
v0x27310a0_0 .net *"_ivl_80", 0 0, L_0x2736090;  1 drivers
v0x2731180_0 .net *"_ivl_82", 0 0, L_0x27361a0;  1 drivers
v0x2731260_0 .net *"_ivl_84", 0 0, L_0x2736370;  1 drivers
v0x2731340_0 .net *"_ivl_86", 0 0, L_0x27363e0;  1 drivers
v0x2731420_0 .net *"_ivl_88", 0 0, L_0x2736660;  1 drivers
v0x2731500_0 .net *"_ivl_90", 0 0, L_0x27366d0;  1 drivers
v0x27315e0_0 .net *"_ivl_92", 0 0, L_0x2736960;  1 drivers
v0x27316c0_0 .net *"_ivl_94", 0 0, L_0x2736a20;  1 drivers
v0x27317a0_0 .net *"_ivl_96", 0 0, L_0x2736cc0;  1 drivers
v0x2731880_0 .net *"_ivl_98", 0 0, L_0x2736d30;  1 drivers
v0x2731960_0 .net "a", 0 0, v0x272dbd0_0;  alias, 1 drivers
v0x2731a00_0 .net "b", 0 0, v0x272dc70_0;  alias, 1 drivers
v0x2731af0_0 .net "c", 0 0, v0x272dd10_0;  alias, 1 drivers
v0x2731be0_0 .net "d", 0 0, v0x272de50_0;  alias, 1 drivers
v0x2731cd0_0 .net "q", 0 0, L_0x2737cb0;  alias, 1 drivers
S_0x2731e30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x26f9b20;
 .timescale -12 -12;
E_0x26f4690 .event anyedge, v0x2732ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2732ae0_0;
    %nor/r;
    %assign/vec4 v0x2732ae0_0, 0;
    %wait E_0x26f4690;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x272d380;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x272de50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x272dd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x272dc70_0, 0;
    %assign/vec4 v0x272dbd0_0, 0;
    %wait E_0x26dd9f0;
    %wait E_0x26f4b40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x272de50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x272dd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x272dc70_0, 0;
    %assign/vec4 v0x272dbd0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26f48f0;
    %load/vec4 v0x272dbd0_0;
    %load/vec4 v0x272dc70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x272dd10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x272de50_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x272de50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x272dd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x272dc70_0, 0;
    %assign/vec4 v0x272dbd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x272d9d0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26f48f0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x272de50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x272dd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x272dc70_0, 0;
    %assign/vec4 v0x272dbd0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x26f9b20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27327c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2732ae0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26f9b20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27327c0_0;
    %inv;
    %store/vec4 v0x27327c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26f9b20;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x272ddb0_0, v0x2732c40_0, v0x27325e0_0, v0x2732680_0, v0x2732720_0, v0x2732860_0, v0x27329a0_0, v0x2732900_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26f9b20;
T_7 ;
    %load/vec4 v0x2732a40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2732a40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2732a40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2732a40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2732a40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2732a40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2732a40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26f9b20;
T_8 ;
    %wait E_0x26f48f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2732a40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2732a40_0, 4, 32;
    %load/vec4 v0x2732b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2732a40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2732a40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2732a40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2732a40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27329a0_0;
    %load/vec4 v0x27329a0_0;
    %load/vec4 v0x2732900_0;
    %xor;
    %load/vec4 v0x27329a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2732a40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2732a40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2732a40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2732a40_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/circuit2/iter0/response50/top_module.sv";
