Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Dec 13 08:30:25 2024
| Host         : bwrc-amd1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_high_fanout_nets -file /bwrcq/C/vikramj/dsp-chiplet-to/chipyard/fpga/generated-src/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig/obj/report/fanout.txt -timing -load_types -max_nets 25
| Design       : NexysVideoHarness
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

High Fan-out Nets Information

1. Fanout Summary
-----------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+
|                                                                                                                                                                                                                                                                         |        |             |                 |                 |         Clock Enable        |          Set/Reset          |         Data & Other        |            Clock            |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| Net Name                                                                                                                                                                                                                                                                | Fanout | Driver Type | Worst Slack(ns) | Worst Delay(ns) | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| harnessSysPLLNode/inst/clk_out1                                                                                                                                                                                                                                         |   7358 | BUFG        |             inf |           3.142 |     0 |  0 |              0 |     0 |  0 |              0 |     0 |  1 |              0 |  7355 |  2 |              0 |
| chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_2                                                                                                                  |    966 | LUT1        |           7.885 |           8.061 |     0 |  0 |              0 |   965 |  1 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                                         |    439 | FDRE        |           2.663 |           1.265 |   142 |  0 |              0 |     0 |  0 |              0 |   297 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     |    438 | FDRE        |           2.984 |           2.384 |   144 |  0 |              0 |     0 |  0 |              0 |   294 |  0 |              0 |     0 |  0 |              0 |
| mig/deint/deq_id[0]                                                                                                                                                                                                                                                     |    338 | FDRE        |          10.175 |           2.697 |     0 |  0 |              0 |     0 |  0 |              0 |   338 |  0 |              0 |     0 |  0 |              0 |
| mig/deint/deq_id[1]                                                                                                                                                                                                                                                     |    338 | FDRE        |           9.902 |           3.306 |     0 |  0 |              0 |     0 |  0 |              0 |   338 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |    290 | FDRE        |           3.993 |           3.946 |   144 |  0 |              0 |     0 |  0 |              0 |   146 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/fbus/tsi2tl/_GEN_8[0]                                                                                                                                                                                                                                   |    234 | FDRE        |          12.998 |           5.814 |     0 |  0 |              0 |     0 |  0 |              0 |   234 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/_phy_io_outer_reset_catcher_io_sync_reset                                                                                                                                  |    232 | LUT1        |          15.422 |           2.684 |     0 |  0 |              0 |   232 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |    197 | LUT6        |           4.026 |           2.983 |   192 |  0 |              0 |     0 |  0 |              0 |     5 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0                                                                                                                                           |    192 | LUT4        |           4.155 |           2.135 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0                                                                                                                                           |    192 | LUT4        |           4.026 |           2.295 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0                                                                                                                                           |    192 | LUT5        |           3.653 |           3.424 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0                                                                                                                                            |    192 | LUT4        |           4.416 |           1.751 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0                                                                                                                                            |    192 | LUT4        |           4.062 |           1.977 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst_0                                                                            |    186 | LUT2        |           2.597 |           1.838 |     0 |  0 |              0 |     0 |  0 |              0 |   186 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/fbus/buffer/nodeOut_a_q/wrap                                                                                                                                                                                                                            |    180 | FDRE        |          11.099 |           3.269 |     0 |  0 |              0 |     0 |  0 |              0 |   180 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[7]_0[1]                                                                                                                                                |    178 | FDRE        |           4.902 |           3.873 |     0 |  0 |              0 |     0 |  0 |              0 |   178 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[7]_0[2]                                                                                                                                                |    178 | FDRE        |           5.527 |           3.960 |     0 |  0 |              0 |     0 |  0 |              0 |   178 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[7]_0[3]                                                                                                                                                |    178 | FDRE        |           5.506 |           3.891 |     0 |  0 |              0 |     0 |  0 |              0 |   178 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[7]_0[4]                                                                                                                                                |    178 | FDRE        |           5.866 |           2.896 |     0 |  0 |              0 |     0 |  0 |              0 |   178 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[7]_0[5]                                                                                                                                                |    178 | FDRE        |           5.923 |           3.012 |     0 |  0 |              0 |     0 |  0 |              0 |   178 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |    177 | LUT2        |           3.096 |           1.598 |   176 |  0 |              0 |     0 |  0 |              0 |     1 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/fbus/coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ADDRD[0]                                                                                                                                                                                 |    174 | FDRE        |          12.739 |           0.696 |     0 |  0 |              0 |     0 |  0 |              0 |   174 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/fbus/fbus_xbar/do_enq                                                                                                                                                                                                                                   |    173 | LUT6        |          11.171 |           3.544 |   168 |  0 |              0 |     0 |  0 |              0 |     5 |  0 |              0 |     0 |  0 |              0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+


