- ğŸ‘‹ Hi, Iâ€™m @Venkatsai96s
- ğŸ‘€ Iâ€™m interested in VLSI Domain
- ğŸŒ± Iâ€™m currently learning System Verilog and UVM
- ğŸ’ï¸ Iâ€™m looking to collaborate on Chip Verification Projects
- ğŸ“« How to reach me ...

<!---
Venkatsai96s/Venkatsai96s is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
