{"Sung Kyu Lim": [0.9975332617759705, ["Ultra high density logic designs using transistor-level monolithic 3D integration", ["Young-Joon Lee", "Patrick Morrow", "Sung Kyu Lim"], "https://doi.org/10.1145/2429384.2429500", 8, "iccad", 2012]], "Myung-Chul Kim": [0.9949226677417755, ["Progress and challenges in VLSI placement research", ["Igor L. Markov", "Jin Hu", "Myung-Chul Kim"], "https://doi.org/10.1145/2429384.2429441", 8, "iccad", 2012]], "Eui-Young Chung": [0.9973008036613464, ["Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture", ["Minje Jun", "Myoung-Jin Kim", "Eui-Young Chung"], "https://doi.org/10.1145/2429384.2429399", 8, "iccad", 2012]]}