
project_embed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000966c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f4  080097fc  080097fc  000197fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099f0  080099f0  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  080099f0  080099f0  000199f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099f8  080099f8  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099f8  080099f8  000199f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099fc  080099fc  000199fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  08009a00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000898  2000020c  08009c0c  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000aa4  08009c0c  00020aa4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001befb  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000374c  00000000  00000000  0003c137  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001618  00000000  00000000  0003f888  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014b0  00000000  00000000  00040ea0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002492a  00000000  00000000  00042350  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012632  00000000  00000000  00066c7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3544  00000000  00000000  000792ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014c7f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000675c  00000000  00000000  0014c86c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000020c 	.word	0x2000020c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080097e4 	.word	0x080097e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000210 	.word	0x20000210
 80001cc:	080097e4 	.word	0x080097e4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <setPWM>:

void SystemClock_Config(void);
/* USER CODE END 0 */
void setPWM(TIM_HandleTypeDef timer, uint32_t channel, uint16_t period,
uint16_t pulse)
{
 8000580:	b084      	sub	sp, #16
 8000582:	b580      	push	{r7, lr}
 8000584:	b088      	sub	sp, #32
 8000586:	af00      	add	r7, sp, #0
 8000588:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 800058c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 HAL_TIM_PWM_Stop(&timer, channel); // stop generation of pwm
 8000590:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8000592:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8000596:	f003 fd25 	bl	8003fe4 <HAL_TIM_PWM_Stop>
 TIM_OC_InitTypeDef sConfigOC;
 timer.Init.Period = period; // set the period duration
 800059a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800059e:	637b      	str	r3, [r7, #52]	; 0x34
 HAL_TIM_PWM_Init(&timer); // reinititialise with new period value
 80005a0:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80005a4:	f003 fcab 	bl	8003efe <HAL_TIM_PWM_Init>
 sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005a8:	2360      	movs	r3, #96	; 0x60
 80005aa:	607b      	str	r3, [r7, #4]
 sConfigOC.Pulse = pulse; // set the pulse duration
 80005ac:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80005b0:	60bb      	str	r3, [r7, #8]
 sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005b2:	2300      	movs	r3, #0
 80005b4:	60fb      	str	r3, [r7, #12]
 sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005b6:	2300      	movs	r3, #0
 80005b8:	617b      	str	r3, [r7, #20]
 HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80005be:	4619      	mov	r1, r3
 80005c0:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80005c4:	f003 fd66 	bl	8004094 <HAL_TIM_PWM_ConfigChannel>
 HAL_TIM_PWM_Start(&timer, channel); // start pwm generation
 80005c8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80005ca:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80005ce:	f003 fccb 	bl	8003f68 <HAL_TIM_PWM_Start>
}
 80005d2:	bf00      	nop
 80005d4:	3720      	adds	r7, #32
 80005d6:	46bd      	mov	sp, r7
 80005d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005dc:	b004      	add	sp, #16
 80005de:	4770      	bx	lr

080005e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005e2:	b09d      	sub	sp, #116	; 0x74
 80005e4:	af10      	add	r7, sp, #64	; 0x40
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e6:	f000 fe7d 	bl	80012e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ea:	f000 f94b 	bl	8000884 <SystemClock_Config>
//  TM_DISCO_LedInit();

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ee:	f000 fb1d 	bl	8000c2c <MX_GPIO_Init>
  MX_I2C1_Init();
 80005f2:	f000 f9b1 	bl	8000958 <MX_I2C1_Init>
  MX_SPI1_Init();
 80005f6:	f000 f9dd 	bl	80009b4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80005fa:	f007 fcbd 	bl	8007f78 <MX_USB_HOST_Init>
  MX_TIM1_Init();
 80005fe:	f000 fa0f 	bl	8000a20 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000602:	f000 fa5d 	bl	8000ac0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000606:	f000 fae7 	bl	8000bd8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800060a:	2201      	movs	r2, #1
 800060c:	2110      	movs	r1, #16
 800060e:	488f      	ldr	r0, [pc, #572]	; (800084c <main+0x26c>)
 8000610:	f001 f9a8 	bl	8001964 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	2120      	movs	r1, #32
 8000618:	488c      	ldr	r0, [pc, #560]	; (800084c <main+0x26c>)
 800061a:	f001 f9a3 	bl	8001964 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800061e:	2201      	movs	r2, #1
 8000620:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000624:	488a      	ldr	r0, [pc, #552]	; (8000850 <main+0x270>)
 8000626:	f001 f99d 	bl	8001964 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800062a:	2200      	movs	r2, #0
 800062c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000630:	4887      	ldr	r0, [pc, #540]	; (8000850 <main+0x270>)
 8000632:	f001 f997 	bl	8001964 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start(&htim3);
 8000636:	4887      	ldr	r0, [pc, #540]	; (8000854 <main+0x274>)
 8000638:	f003 fc3d 	bl	8003eb6 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800063c:	2100      	movs	r1, #0
 800063e:	4885      	ldr	r0, [pc, #532]	; (8000854 <main+0x274>)
 8000640:	f003 fc92 	bl	8003f68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000644:	2108      	movs	r1, #8
 8000646:	4883      	ldr	r0, [pc, #524]	; (8000854 <main+0x274>)
 8000648:	f003 fc8e 	bl	8003f68 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800064c:	f007 fcba 	bl	8007fc4 <MX_USB_HOST_Process>
//    		if (TM_DS18B20_Read(&OW2, DS_ROM2, &temp2)){
//    			TM_DS18B20_StartAll(&OW2);
//    		}
//    	}
//    }
    int t = (int) temp;
 8000650:	4b81      	ldr	r3, [pc, #516]	; (8000858 <main+0x278>)
 8000652:	edd3 7a00 	vldr	s15, [r3]
 8000656:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800065a:	ee17 3a90 	vmov	r3, s15
 800065e:	62fb      	str	r3, [r7, #44]	; 0x2c
    int t2 = (int) temp2;
 8000660:	4b7e      	ldr	r3, [pc, #504]	; (800085c <main+0x27c>)
 8000662:	edd3 7a00 	vldr	s15, [r3]
 8000666:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800066a:	ee17 3a90 	vmov	r3, s15
 800066e:	62bb      	str	r3, [r7, #40]	; 0x28
    //////////////////////////////////Receive///////////////////////////////
    HAL_UART_Receive(&huart2, buf, 16, 1000);
 8000670:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000674:	2210      	movs	r2, #16
 8000676:	497a      	ldr	r1, [pc, #488]	; (8000860 <main+0x280>)
 8000678:	487a      	ldr	r0, [pc, #488]	; (8000864 <main+0x284>)
 800067a:	f004 fafb 	bl	8004c74 <HAL_UART_Receive>
    if (buf[1] == 't') {
 800067e:	4b78      	ldr	r3, [pc, #480]	; (8000860 <main+0x280>)
 8000680:	785b      	ldrb	r3, [r3, #1]
 8000682:	2b74      	cmp	r3, #116	; 0x74
 8000684:	d116      	bne.n	80006b4 <main+0xd4>
    	char TEMP[2];
    	TEMP[0] = buf[2];
 8000686:	4b76      	ldr	r3, [pc, #472]	; (8000860 <main+0x280>)
 8000688:	789b      	ldrb	r3, [r3, #2]
 800068a:	753b      	strb	r3, [r7, #20]
    	TEMP[1] = buf[3]; ///////////////////////////////////////////////
 800068c:	4b74      	ldr	r3, [pc, #464]	; (8000860 <main+0x280>)
 800068e:	78db      	ldrb	r3, [r3, #3]
 8000690:	757b      	strb	r3, [r7, #21]
    	int t;
    	sscanf(TEMP, '&d', &t);
 8000692:	f107 0210 	add.w	r2, r7, #16
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	f242 6164 	movw	r1, #9828	; 0x2664
 800069e:	4618      	mov	r0, r3
 80006a0:	f008 f88c 	bl	80087bc <siscanf>
    	if (mode == 1) {
 80006a4:	4b70      	ldr	r3, [pc, #448]	; (8000868 <main+0x288>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d16a      	bne.n	8000782 <main+0x1a2>
    		current_desired_temp = t;
 80006ac:	693b      	ldr	r3, [r7, #16]
 80006ae:	4a6f      	ldr	r2, [pc, #444]	; (800086c <main+0x28c>)
 80006b0:	6013      	str	r3, [r2, #0]
 80006b2:	e066      	b.n	8000782 <main+0x1a2>
    	}

    }else if(buf[1] == 'r') {
 80006b4:	4b6a      	ldr	r3, [pc, #424]	; (8000860 <main+0x280>)
 80006b6:	785b      	ldrb	r3, [r3, #1]
 80006b8:	2b72      	cmp	r3, #114	; 0x72
 80006ba:	d116      	bne.n	80006ea <main+0x10a>
    	char ROTATE[2];
    	ROTATE[0] = buf[2];
 80006bc:	4b68      	ldr	r3, [pc, #416]	; (8000860 <main+0x280>)
 80006be:	789b      	ldrb	r3, [r3, #2]
 80006c0:	733b      	strb	r3, [r7, #12]
    	ROTATE[1] = buf[3];
 80006c2:	4b67      	ldr	r3, [pc, #412]	; (8000860 <main+0x280>)
 80006c4:	78db      	ldrb	r3, [r3, #3]
 80006c6:	737b      	strb	r3, [r7, #13]
    	int r;
    	sscanf(ROTATE, '%d', &r);
 80006c8:	f107 0208 	add.w	r2, r7, #8
 80006cc:	f107 030c 	add.w	r3, r7, #12
 80006d0:	f242 5164 	movw	r1, #9572	; 0x2564
 80006d4:	4618      	mov	r0, r3
 80006d6:	f008 f871 	bl	80087bc <siscanf>
    	if (mode == 2) {
 80006da:	4b63      	ldr	r3, [pc, #396]	; (8000868 <main+0x288>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	2b02      	cmp	r3, #2
 80006e0:	d14f      	bne.n	8000782 <main+0x1a2>
    		current_rotate = r;
 80006e2:	68bb      	ldr	r3, [r7, #8]
 80006e4:	4a62      	ldr	r2, [pc, #392]	; (8000870 <main+0x290>)
 80006e6:	6013      	str	r3, [r2, #0]
 80006e8:	e04b      	b.n	8000782 <main+0x1a2>
    	}
    }else if(buf[1] == 'p') {
 80006ea:	4b5d      	ldr	r3, [pc, #372]	; (8000860 <main+0x280>)
 80006ec:	785b      	ldrb	r3, [r3, #1]
 80006ee:	2b70      	cmp	r3, #112	; 0x70
 80006f0:	d114      	bne.n	800071c <main+0x13c>
    	char PUMP[2];
    	PUMP[0] = buf[2];
 80006f2:	4b5b      	ldr	r3, [pc, #364]	; (8000860 <main+0x280>)
 80006f4:	789b      	ldrb	r3, [r3, #2]
 80006f6:	713b      	strb	r3, [r7, #4]
    	PUMP[1] = buf[3];
 80006f8:	4b59      	ldr	r3, [pc, #356]	; (8000860 <main+0x280>)
 80006fa:	78db      	ldrb	r3, [r3, #3]
 80006fc:	717b      	strb	r3, [r7, #5]
    	int p;
    	sscanf(PUMP, '%d', &p);
 80006fe:	463a      	mov	r2, r7
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	f242 5164 	movw	r1, #9572	; 0x2564
 8000706:	4618      	mov	r0, r3
 8000708:	f008 f858 	bl	80087bc <siscanf>
    	if (mode == 2) {
 800070c:	4b56      	ldr	r3, [pc, #344]	; (8000868 <main+0x288>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	2b02      	cmp	r3, #2
 8000712:	d136      	bne.n	8000782 <main+0x1a2>
    		current_pump = p;
 8000714:	683b      	ldr	r3, [r7, #0]
 8000716:	4a57      	ldr	r2, [pc, #348]	; (8000874 <main+0x294>)
 8000718:	6013      	str	r3, [r2, #0]
 800071a:	e032      	b.n	8000782 <main+0x1a2>
    	}
    }else if(buf[1] == 'M'){
 800071c:	4b50      	ldr	r3, [pc, #320]	; (8000860 <main+0x280>)
 800071e:	785b      	ldrb	r3, [r3, #1]
 8000720:	2b4d      	cmp	r3, #77	; 0x4d
 8000722:	d10b      	bne.n	800073c <main+0x15c>
    	if (mode == 1) {
 8000724:	4b50      	ldr	r3, [pc, #320]	; (8000868 <main+0x288>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	2b01      	cmp	r3, #1
 800072a:	d103      	bne.n	8000734 <main+0x154>
    		mode = 2;
 800072c:	4b4e      	ldr	r3, [pc, #312]	; (8000868 <main+0x288>)
 800072e:	2202      	movs	r2, #2
 8000730:	601a      	str	r2, [r3, #0]
 8000732:	e026      	b.n	8000782 <main+0x1a2>
    	} else {
    		mode = 1;
 8000734:	4b4c      	ldr	r3, [pc, #304]	; (8000868 <main+0x288>)
 8000736:	2201      	movs	r2, #1
 8000738:	601a      	str	r2, [r3, #0]
 800073a:	e022      	b.n	8000782 <main+0x1a2>
    	}
    }
    else if (buf[1] == 'm') {
 800073c:	4b48      	ldr	r3, [pc, #288]	; (8000860 <main+0x280>)
 800073e:	785b      	ldrb	r3, [r3, #1]
 8000740:	2b6d      	cmp	r3, #109	; 0x6d
 8000742:	d11e      	bne.n	8000782 <main+0x1a2>
    	if(mode == 1) {
 8000744:	4b48      	ldr	r3, [pc, #288]	; (8000868 <main+0x288>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	2b01      	cmp	r3, #1
 800074a:	d103      	bne.n	8000754 <main+0x174>
    		mode = 3;
 800074c:	4b46      	ldr	r3, [pc, #280]	; (8000868 <main+0x288>)
 800074e:	2203      	movs	r2, #3
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	e016      	b.n	8000782 <main+0x1a2>
    	} else if (mode == 3) {
 8000754:	4b44      	ldr	r3, [pc, #272]	; (8000868 <main+0x288>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	2b03      	cmp	r3, #3
 800075a:	d103      	bne.n	8000764 <main+0x184>
    		mode = 1;
 800075c:	4b42      	ldr	r3, [pc, #264]	; (8000868 <main+0x288>)
 800075e:	2201      	movs	r2, #1
 8000760:	601a      	str	r2, [r3, #0]
 8000762:	e00e      	b.n	8000782 <main+0x1a2>
    	} else if (mode == 2) {
 8000764:	4b40      	ldr	r3, [pc, #256]	; (8000868 <main+0x288>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2b02      	cmp	r3, #2
 800076a:	d103      	bne.n	8000774 <main+0x194>
    		mode = 4;
 800076c:	4b3e      	ldr	r3, [pc, #248]	; (8000868 <main+0x288>)
 800076e:	2204      	movs	r2, #4
 8000770:	601a      	str	r2, [r3, #0]
 8000772:	e006      	b.n	8000782 <main+0x1a2>
    	} else if (mode == 4) {
 8000774:	4b3c      	ldr	r3, [pc, #240]	; (8000868 <main+0x288>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2b04      	cmp	r3, #4
 800077a:	d102      	bne.n	8000782 <main+0x1a2>
    		mode = 2;
 800077c:	4b3a      	ldr	r3, [pc, #232]	; (8000868 <main+0x288>)
 800077e:	2202      	movs	r2, #2
 8000780:	601a      	str	r2, [r3, #0]
  if (1) {

  }

  ///////////////////////////////////PWM////////////////////////////////////
  if (buf[1] == 'r') {
 8000782:	4b37      	ldr	r3, [pc, #220]	; (8000860 <main+0x280>)
 8000784:	785b      	ldrb	r3, [r3, #1]
 8000786:	2b72      	cmp	r3, #114	; 0x72
 8000788:	d11c      	bne.n	80007c4 <main+0x1e4>
	  setPWM(htim3, TIM_CHANNEL_1, 100, r);
 800078a:	4b3b      	ldr	r3, [pc, #236]	; (8000878 <main+0x298>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	b29b      	uxth	r3, r3
 8000790:	4e30      	ldr	r6, [pc, #192]	; (8000854 <main+0x274>)
 8000792:	930e      	str	r3, [sp, #56]	; 0x38
 8000794:	2364      	movs	r3, #100	; 0x64
 8000796:	930d      	str	r3, [sp, #52]	; 0x34
 8000798:	2300      	movs	r3, #0
 800079a:	930c      	str	r3, [sp, #48]	; 0x30
 800079c:	466d      	mov	r5, sp
 800079e:	f106 0410 	add.w	r4, r6, #16
 80007a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007aa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80007ae:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80007b2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80007b6:	f7ff fee3 	bl	8000580 <setPWM>
	  current_rotate = r;
 80007ba:	4b2f      	ldr	r3, [pc, #188]	; (8000878 <main+0x298>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4a2c      	ldr	r2, [pc, #176]	; (8000870 <main+0x290>)
 80007c0:	6013      	str	r3, [r2, #0]
 80007c2:	e01f      	b.n	8000804 <main+0x224>
  }else if (buf[1] == 'p') {
 80007c4:	4b26      	ldr	r3, [pc, #152]	; (8000860 <main+0x280>)
 80007c6:	785b      	ldrb	r3, [r3, #1]
 80007c8:	2b70      	cmp	r3, #112	; 0x70
 80007ca:	d11b      	bne.n	8000804 <main+0x224>
	  setPWM(htim3, TIM_CHANNEL_3, 100, p);
 80007cc:	4b2b      	ldr	r3, [pc, #172]	; (800087c <main+0x29c>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	b29b      	uxth	r3, r3
 80007d2:	4e20      	ldr	r6, [pc, #128]	; (8000854 <main+0x274>)
 80007d4:	930e      	str	r3, [sp, #56]	; 0x38
 80007d6:	2364      	movs	r3, #100	; 0x64
 80007d8:	930d      	str	r3, [sp, #52]	; 0x34
 80007da:	2308      	movs	r3, #8
 80007dc:	930c      	str	r3, [sp, #48]	; 0x30
 80007de:	466d      	mov	r5, sp
 80007e0:	f106 0410 	add.w	r4, r6, #16
 80007e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007ec:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80007f0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80007f4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80007f8:	f7ff fec2 	bl	8000580 <setPWM>
	  current_pump = p;
 80007fc:	4b1f      	ldr	r3, [pc, #124]	; (800087c <main+0x29c>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a1c      	ldr	r2, [pc, #112]	; (8000874 <main+0x294>)
 8000802:	6013      	str	r3, [r2, #0]
  }

  ///////////////////////////////////TRANSMIT/////////////////////////////////
  char buffer[16];
  sprintf(buffer, "%d.%d.%d.%d.%d", mode,current_desired_temp,current_desired_temp,current_rotate, current_pump);
 8000804:	4b18      	ldr	r3, [pc, #96]	; (8000868 <main+0x288>)
 8000806:	681c      	ldr	r4, [r3, #0]
 8000808:	4b18      	ldr	r3, [pc, #96]	; (800086c <main+0x28c>)
 800080a:	681d      	ldr	r5, [r3, #0]
 800080c:	4b17      	ldr	r3, [pc, #92]	; (800086c <main+0x28c>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a17      	ldr	r2, [pc, #92]	; (8000870 <main+0x290>)
 8000812:	6812      	ldr	r2, [r2, #0]
 8000814:	4917      	ldr	r1, [pc, #92]	; (8000874 <main+0x294>)
 8000816:	6809      	ldr	r1, [r1, #0]
 8000818:	f107 0018 	add.w	r0, r7, #24
 800081c:	9102      	str	r1, [sp, #8]
 800081e:	9201      	str	r2, [sp, #4]
 8000820:	9300      	str	r3, [sp, #0]
 8000822:	462b      	mov	r3, r5
 8000824:	4622      	mov	r2, r4
 8000826:	4916      	ldr	r1, [pc, #88]	; (8000880 <main+0x2a0>)
 8000828:	f007 ffa8 	bl	800877c <siprintf>
  HAL_UART_Transmit(&huart2, buffer,strlen(buffer), 500);
 800082c:	f107 0318 	add.w	r3, r7, #24
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff fccd 	bl	80001d0 <strlen>
 8000836:	4603      	mov	r3, r0
 8000838:	b29a      	uxth	r2, r3
 800083a:	f107 0118 	add.w	r1, r7, #24
 800083e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000842:	4808      	ldr	r0, [pc, #32]	; (8000864 <main+0x284>)
 8000844:	f004 f97d 	bl	8004b42 <HAL_UART_Transmit>
  {
 8000848:	e700      	b.n	800064c <main+0x6c>
 800084a:	bf00      	nop
 800084c:	40020400 	.word	0x40020400
 8000850:	40020800 	.word	0x40020800
 8000854:	200002c8 	.word	0x200002c8
 8000858:	200002c4 	.word	0x200002c4
 800085c:	2000024c 	.word	0x2000024c
 8000860:	20000360 	.word	0x20000360
 8000864:	200003c8 	.word	0x200003c8
 8000868:	20000000 	.word	0x20000000
 800086c:	2000000c 	.word	0x2000000c
 8000870:	20000008 	.word	0x20000008
 8000874:	20000004 	.word	0x20000004
 8000878:	20000308 	.word	0x20000308
 800087c:	20000240 	.word	0x20000240
 8000880:	080097fc 	.word	0x080097fc

08000884 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b094      	sub	sp, #80	; 0x50
 8000888:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088a:	f107 0320 	add.w	r3, r7, #32
 800088e:	2230      	movs	r2, #48	; 0x30
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f007 feb2 	bl	80085fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000898:	f107 030c 	add.w	r3, r7, #12
 800089c:	2200      	movs	r2, #0
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	605a      	str	r2, [r3, #4]
 80008a2:	609a      	str	r2, [r3, #8]
 80008a4:	60da      	str	r2, [r3, #12]
 80008a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008a8:	2300      	movs	r3, #0
 80008aa:	60bb      	str	r3, [r7, #8]
 80008ac:	4b28      	ldr	r3, [pc, #160]	; (8000950 <SystemClock_Config+0xcc>)
 80008ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b0:	4a27      	ldr	r2, [pc, #156]	; (8000950 <SystemClock_Config+0xcc>)
 80008b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008b6:	6413      	str	r3, [r2, #64]	; 0x40
 80008b8:	4b25      	ldr	r3, [pc, #148]	; (8000950 <SystemClock_Config+0xcc>)
 80008ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008c0:	60bb      	str	r3, [r7, #8]
 80008c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008c4:	2300      	movs	r3, #0
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	4b22      	ldr	r3, [pc, #136]	; (8000954 <SystemClock_Config+0xd0>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a21      	ldr	r2, [pc, #132]	; (8000954 <SystemClock_Config+0xd0>)
 80008ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008d2:	6013      	str	r3, [r2, #0]
 80008d4:	4b1f      	ldr	r3, [pc, #124]	; (8000954 <SystemClock_Config+0xd0>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008e0:	2301      	movs	r3, #1
 80008e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008e8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ea:	2302      	movs	r3, #2
 80008ec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80008f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008f4:	2304      	movs	r3, #4
 80008f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80008f8:	23a8      	movs	r3, #168	; 0xa8
 80008fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008fc:	2302      	movs	r3, #2
 80008fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000900:	2307      	movs	r3, #7
 8000902:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000904:	f107 0320 	add.w	r3, r7, #32
 8000908:	4618      	mov	r0, r3
 800090a:	f002 fde3 	bl	80034d4 <HAL_RCC_OscConfig>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000914:	f000 faa8 	bl	8000e68 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000918:	230f      	movs	r3, #15
 800091a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800091c:	2302      	movs	r3, #2
 800091e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000924:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000928:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800092a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800092e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000930:	f107 030c 	add.w	r3, r7, #12
 8000934:	2105      	movs	r1, #5
 8000936:	4618      	mov	r0, r3
 8000938:	f003 f83c 	bl	80039b4 <HAL_RCC_ClockConfig>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000942:	f000 fa91 	bl	8000e68 <Error_Handler>
  }
}
 8000946:	bf00      	nop
 8000948:	3750      	adds	r7, #80	; 0x50
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	40023800 	.word	0x40023800
 8000954:	40007000 	.word	0x40007000

08000958 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800095c:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <MX_I2C1_Init+0x50>)
 800095e:	4a13      	ldr	r2, [pc, #76]	; (80009ac <MX_I2C1_Init+0x54>)
 8000960:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000962:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <MX_I2C1_Init+0x50>)
 8000964:	4a12      	ldr	r2, [pc, #72]	; (80009b0 <MX_I2C1_Init+0x58>)
 8000966:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000968:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <MX_I2C1_Init+0x50>)
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800096e:	4b0e      	ldr	r3, [pc, #56]	; (80009a8 <MX_I2C1_Init+0x50>)
 8000970:	2200      	movs	r2, #0
 8000972:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000974:	4b0c      	ldr	r3, [pc, #48]	; (80009a8 <MX_I2C1_Init+0x50>)
 8000976:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800097a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800097c:	4b0a      	ldr	r3, [pc, #40]	; (80009a8 <MX_I2C1_Init+0x50>)
 800097e:	2200      	movs	r2, #0
 8000980:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000982:	4b09      	ldr	r3, [pc, #36]	; (80009a8 <MX_I2C1_Init+0x50>)
 8000984:	2200      	movs	r2, #0
 8000986:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000988:	4b07      	ldr	r3, [pc, #28]	; (80009a8 <MX_I2C1_Init+0x50>)
 800098a:	2200      	movs	r2, #0
 800098c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800098e:	4b06      	ldr	r3, [pc, #24]	; (80009a8 <MX_I2C1_Init+0x50>)
 8000990:	2200      	movs	r2, #0
 8000992:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000994:	4804      	ldr	r0, [pc, #16]	; (80009a8 <MX_I2C1_Init+0x50>)
 8000996:	f002 fc65 	bl	8003264 <HAL_I2C_Init>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009a0:	f000 fa62 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009a4:	bf00      	nop
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20000258 	.word	0x20000258
 80009ac:	40005400 	.word	0x40005400
 80009b0:	000186a0 	.word	0x000186a0

080009b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009b8:	4b17      	ldr	r3, [pc, #92]	; (8000a18 <MX_SPI1_Init+0x64>)
 80009ba:	4a18      	ldr	r2, [pc, #96]	; (8000a1c <MX_SPI1_Init+0x68>)
 80009bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009be:	4b16      	ldr	r3, [pc, #88]	; (8000a18 <MX_SPI1_Init+0x64>)
 80009c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80009c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009c6:	4b14      	ldr	r3, [pc, #80]	; (8000a18 <MX_SPI1_Init+0x64>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009cc:	4b12      	ldr	r3, [pc, #72]	; (8000a18 <MX_SPI1_Init+0x64>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009d2:	4b11      	ldr	r3, [pc, #68]	; (8000a18 <MX_SPI1_Init+0x64>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009d8:	4b0f      	ldr	r3, [pc, #60]	; (8000a18 <MX_SPI1_Init+0x64>)
 80009da:	2200      	movs	r2, #0
 80009dc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009de:	4b0e      	ldr	r3, [pc, #56]	; (8000a18 <MX_SPI1_Init+0x64>)
 80009e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009e6:	4b0c      	ldr	r3, [pc, #48]	; (8000a18 <MX_SPI1_Init+0x64>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009ec:	4b0a      	ldr	r3, [pc, #40]	; (8000a18 <MX_SPI1_Init+0x64>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009f2:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <MX_SPI1_Init+0x64>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009f8:	4b07      	ldr	r3, [pc, #28]	; (8000a18 <MX_SPI1_Init+0x64>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80009fe:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <MX_SPI1_Init+0x64>)
 8000a00:	220a      	movs	r2, #10
 8000a02:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a04:	4804      	ldr	r0, [pc, #16]	; (8000a18 <MX_SPI1_Init+0x64>)
 8000a06:	f003 f9c7 	bl	8003d98 <HAL_SPI_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a10:	f000 fa2a 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a14:	bf00      	nop
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	20000370 	.word	0x20000370
 8000a1c:	40013000 	.word	0x40013000

08000a20 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a26:	f107 0308 	add.w	r3, r7, #8
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
 8000a32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a34:	463b      	mov	r3, r7
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a3c:	4b1e      	ldr	r3, [pc, #120]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a3e:	4a1f      	ldr	r2, [pc, #124]	; (8000abc <MX_TIM1_Init+0x9c>)
 8000a40:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a42:	4b1d      	ldr	r3, [pc, #116]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a48:	4b1b      	ldr	r3, [pc, #108]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8000a4e:	4b1a      	ldr	r3, [pc, #104]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a54:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a5a:	4b17      	ldr	r3, [pc, #92]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a60:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a66:	4814      	ldr	r0, [pc, #80]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a68:	f003 f9fa 	bl	8003e60 <HAL_TIM_Base_Init>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 8000a72:	f000 f9f9 	bl	8000e68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a7a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a7c:	f107 0308 	add.w	r3, r7, #8
 8000a80:	4619      	mov	r1, r3
 8000a82:	480d      	ldr	r0, [pc, #52]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a84:	f003 fbcc 	bl	8004220 <HAL_TIM_ConfigClockSource>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 8000a8e:	f000 f9eb 	bl	8000e68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a92:	2300      	movs	r3, #0
 8000a94:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a96:	2300      	movs	r3, #0
 8000a98:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a9a:	463b      	mov	r3, r7
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	4806      	ldr	r0, [pc, #24]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000aa0:	f003 ff86 	bl	80049b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8000aaa:	f000 f9dd 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000aae:	bf00      	nop
 8000ab0:	3718      	adds	r7, #24
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	20000320 	.word	0x20000320
 8000abc:	40010000 	.word	0x40010000

08000ac0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08e      	sub	sp, #56	; 0x38
 8000ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ac6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
 8000ad2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ad4:	f107 0320 	add.w	r3, r7, #32
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ade:	1d3b      	adds	r3, r7, #4
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
 8000aec:	615a      	str	r2, [r3, #20]
 8000aee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000af0:	4b37      	ldr	r3, [pc, #220]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000af2:	4a38      	ldr	r2, [pc, #224]	; (8000bd4 <MX_TIM3_Init+0x114>)
 8000af4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 167;
 8000af6:	4b36      	ldr	r3, [pc, #216]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000af8:	22a7      	movs	r2, #167	; 0xa7
 8000afa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000afc:	4b34      	ldr	r3, [pc, #208]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8000b02:	4b33      	ldr	r3, [pc, #204]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000b04:	2263      	movs	r2, #99	; 0x63
 8000b06:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b08:	4b31      	ldr	r3, [pc, #196]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b0e:	4b30      	ldr	r3, [pc, #192]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000b10:	2280      	movs	r2, #128	; 0x80
 8000b12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b14:	482e      	ldr	r0, [pc, #184]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000b16:	f003 f9a3 	bl	8003e60 <HAL_TIM_Base_Init>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000b20:	f000 f9a2 	bl	8000e68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b28:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b2a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4827      	ldr	r0, [pc, #156]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000b32:	f003 fb75 	bl	8004220 <HAL_TIM_ConfigClockSource>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8000b3c:	f000 f994 	bl	8000e68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b40:	4823      	ldr	r0, [pc, #140]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000b42:	f003 f9dc 	bl	8003efe <HAL_TIM_PWM_Init>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8000b4c:	f000 f98c 	bl	8000e68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b50:	2300      	movs	r3, #0
 8000b52:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b54:	2300      	movs	r3, #0
 8000b56:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b58:	f107 0320 	add.w	r3, r7, #32
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	481c      	ldr	r0, [pc, #112]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000b60:	f003 ff26 	bl	80049b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8000b6a:	f000 f97d 	bl	8000e68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b6e:	2360      	movs	r3, #96	; 0x60
 8000b70:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000b72:	2300      	movs	r3, #0
 8000b74:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b76:	2300      	movs	r3, #0
 8000b78:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	2200      	movs	r2, #0
 8000b82:	4619      	mov	r1, r3
 8000b84:	4812      	ldr	r0, [pc, #72]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000b86:	f003 fa85 	bl	8004094 <HAL_TIM_PWM_ConfigChannel>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000b90:	f000 f96a 	bl	8000e68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b94:	1d3b      	adds	r3, r7, #4
 8000b96:	2208      	movs	r2, #8
 8000b98:	4619      	mov	r1, r3
 8000b9a:	480d      	ldr	r0, [pc, #52]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000b9c:	f003 fa7a 	bl	8004094 <HAL_TIM_PWM_ConfigChannel>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 8000ba6:	f000 f95f 	bl	8000e68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	220c      	movs	r2, #12
 8000bae:	4619      	mov	r1, r3
 8000bb0:	4807      	ldr	r0, [pc, #28]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000bb2:	f003 fa6f 	bl	8004094 <HAL_TIM_PWM_ConfigChannel>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_TIM3_Init+0x100>
  {
    Error_Handler();
 8000bbc:	f000 f954 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000bc0:	4803      	ldr	r0, [pc, #12]	; (8000bd0 <MX_TIM3_Init+0x110>)
 8000bc2:	f000 fa49 	bl	8001058 <HAL_TIM_MspPostInit>

}
 8000bc6:	bf00      	nop
 8000bc8:	3738      	adds	r7, #56	; 0x38
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	200002c8 	.word	0x200002c8
 8000bd4:	40000400 	.word	0x40000400

08000bd8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bdc:	4b11      	ldr	r3, [pc, #68]	; (8000c24 <MX_USART2_UART_Init+0x4c>)
 8000bde:	4a12      	ldr	r2, [pc, #72]	; (8000c28 <MX_USART2_UART_Init+0x50>)
 8000be0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000be2:	4b10      	ldr	r3, [pc, #64]	; (8000c24 <MX_USART2_UART_Init+0x4c>)
 8000be4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000be8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bea:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <MX_USART2_UART_Init+0x4c>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bf0:	4b0c      	ldr	r3, [pc, #48]	; (8000c24 <MX_USART2_UART_Init+0x4c>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bf6:	4b0b      	ldr	r3, [pc, #44]	; (8000c24 <MX_USART2_UART_Init+0x4c>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bfc:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <MX_USART2_UART_Init+0x4c>)
 8000bfe:	220c      	movs	r2, #12
 8000c00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c02:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <MX_USART2_UART_Init+0x4c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <MX_USART2_UART_Init+0x4c>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c0e:	4805      	ldr	r0, [pc, #20]	; (8000c24 <MX_USART2_UART_Init+0x4c>)
 8000c10:	f003 ff4a 	bl	8004aa8 <HAL_UART_Init>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c1a:	f000 f925 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	200003c8 	.word	0x200003c8
 8000c28:	40004400 	.word	0x40004400

08000c2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b08c      	sub	sp, #48	; 0x30
 8000c30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c32:	f107 031c 	add.w	r3, r7, #28
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	605a      	str	r2, [r3, #4]
 8000c3c:	609a      	str	r2, [r3, #8]
 8000c3e:	60da      	str	r2, [r3, #12]
 8000c40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c42:	2300      	movs	r3, #0
 8000c44:	61bb      	str	r3, [r7, #24]
 8000c46:	4b81      	ldr	r3, [pc, #516]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	4a80      	ldr	r2, [pc, #512]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000c4c:	f043 0310 	orr.w	r3, r3, #16
 8000c50:	6313      	str	r3, [r2, #48]	; 0x30
 8000c52:	4b7e      	ldr	r3, [pc, #504]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c56:	f003 0310 	and.w	r3, r3, #16
 8000c5a:	61bb      	str	r3, [r7, #24]
 8000c5c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c5e:	2300      	movs	r3, #0
 8000c60:	617b      	str	r3, [r7, #20]
 8000c62:	4b7a      	ldr	r3, [pc, #488]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c66:	4a79      	ldr	r2, [pc, #484]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000c68:	f043 0304 	orr.w	r3, r3, #4
 8000c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c6e:	4b77      	ldr	r3, [pc, #476]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c72:	f003 0304 	and.w	r3, r3, #4
 8000c76:	617b      	str	r3, [r7, #20]
 8000c78:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]
 8000c7e:	4b73      	ldr	r3, [pc, #460]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c82:	4a72      	ldr	r2, [pc, #456]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000c84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c88:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8a:	4b70      	ldr	r3, [pc, #448]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c92:	613b      	str	r3, [r7, #16]
 8000c94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c96:	2300      	movs	r3, #0
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	4b6c      	ldr	r3, [pc, #432]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9e:	4a6b      	ldr	r2, [pc, #428]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000ca0:	f043 0301 	orr.w	r3, r3, #1
 8000ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ca6:	4b69      	ldr	r3, [pc, #420]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	f003 0301 	and.w	r3, r3, #1
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	60bb      	str	r3, [r7, #8]
 8000cb6:	4b65      	ldr	r3, [pc, #404]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	4a64      	ldr	r2, [pc, #400]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000cbc:	f043 0302 	orr.w	r3, r3, #2
 8000cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc2:	4b62      	ldr	r3, [pc, #392]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc6:	f003 0302 	and.w	r3, r3, #2
 8000cca:	60bb      	str	r3, [r7, #8]
 8000ccc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cce:	2300      	movs	r3, #0
 8000cd0:	607b      	str	r3, [r7, #4]
 8000cd2:	4b5e      	ldr	r3, [pc, #376]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd6:	4a5d      	ldr	r2, [pc, #372]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000cd8:	f043 0308 	orr.w	r3, r3, #8
 8000cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cde:	4b5b      	ldr	r3, [pc, #364]	; (8000e4c <MX_GPIO_Init+0x220>)
 8000ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce2:	f003 0308 	and.w	r3, r3, #8
 8000ce6:	607b      	str	r3, [r7, #4]
 8000ce8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2108      	movs	r1, #8
 8000cee:	4858      	ldr	r0, [pc, #352]	; (8000e50 <MX_GPIO_Init+0x224>)
 8000cf0:	f000 fe38 	bl	8001964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	4856      	ldr	r0, [pc, #344]	; (8000e54 <MX_GPIO_Init+0x228>)
 8000cfa:	f000 fe33 	bl	8001964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8000cfe:	2200      	movs	r2, #0
 8000d00:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000d04:	4854      	ldr	r0, [pc, #336]	; (8000e58 <MX_GPIO_Init+0x22c>)
 8000d06:	f000 fe2d 	bl	8001964 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000d0a:	2308      	movs	r3, #8
 8000d0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d16:	2300      	movs	r3, #0
 8000d18:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000d1a:	f107 031c 	add.w	r3, r7, #28
 8000d1e:	4619      	mov	r1, r3
 8000d20:	484b      	ldr	r0, [pc, #300]	; (8000e50 <MX_GPIO_Init+0x224>)
 8000d22:	f000 fc85 	bl	8001630 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000d26:	2301      	movs	r3, #1
 8000d28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d32:	2300      	movs	r3, #0
 8000d34:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d36:	f107 031c 	add.w	r3, r7, #28
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	4845      	ldr	r0, [pc, #276]	; (8000e54 <MX_GPIO_Init+0x228>)
 8000d3e:	f000 fc77 	bl	8001630 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000d42:	2308      	movs	r3, #8
 8000d44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d46:	2302      	movs	r3, #2
 8000d48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d52:	2305      	movs	r3, #5
 8000d54:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000d56:	f107 031c 	add.w	r3, r7, #28
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	483d      	ldr	r0, [pc, #244]	; (8000e54 <MX_GPIO_Init+0x228>)
 8000d5e:	f000 fc67 	bl	8001630 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d62:	2301      	movs	r3, #1
 8000d64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d66:	4b3d      	ldr	r3, [pc, #244]	; (8000e5c <MX_GPIO_Init+0x230>)
 8000d68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d6e:	f107 031c 	add.w	r3, r7, #28
 8000d72:	4619      	mov	r1, r3
 8000d74:	483a      	ldr	r0, [pc, #232]	; (8000e60 <MX_GPIO_Init+0x234>)
 8000d76:	f000 fc5b 	bl	8001630 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000d7a:	2310      	movs	r3, #16
 8000d7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d86:	2300      	movs	r3, #0
 8000d88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d8a:	2306      	movs	r3, #6
 8000d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000d8e:	f107 031c 	add.w	r3, r7, #28
 8000d92:	4619      	mov	r1, r3
 8000d94:	4832      	ldr	r0, [pc, #200]	; (8000e60 <MX_GPIO_Init+0x234>)
 8000d96:	f000 fc4b 	bl	8001630 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000d9a:	2304      	movs	r3, #4
 8000d9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000da6:	f107 031c 	add.w	r3, r7, #28
 8000daa:	4619      	mov	r1, r3
 8000dac:	482d      	ldr	r0, [pc, #180]	; (8000e64 <MX_GPIO_Init+0x238>)
 8000dae:	f000 fc3f 	bl	8001630 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000db2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000db6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db8:	2302      	movs	r3, #2
 8000dba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dc4:	2305      	movs	r3, #5
 8000dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000dc8:	f107 031c 	add.w	r3, r7, #28
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4825      	ldr	r0, [pc, #148]	; (8000e64 <MX_GPIO_Init+0x238>)
 8000dd0:	f000 fc2e 	bl	8001630 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8000dd4:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000dd8:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de2:	2300      	movs	r3, #0
 8000de4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000de6:	f107 031c 	add.w	r3, r7, #28
 8000dea:	4619      	mov	r1, r3
 8000dec:	481a      	ldr	r0, [pc, #104]	; (8000e58 <MX_GPIO_Init+0x22c>)
 8000dee:	f000 fc1f 	bl	8001630 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000df2:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000df6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df8:	2302      	movs	r3, #2
 8000dfa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e00:	2300      	movs	r3, #0
 8000e02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e04:	2306      	movs	r3, #6
 8000e06:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e08:	f107 031c 	add.w	r3, r7, #28
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4811      	ldr	r0, [pc, #68]	; (8000e54 <MX_GPIO_Init+0x228>)
 8000e10:	f000 fc0e 	bl	8001630 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000e14:	2320      	movs	r3, #32
 8000e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e20:	f107 031c 	add.w	r3, r7, #28
 8000e24:	4619      	mov	r1, r3
 8000e26:	480c      	ldr	r0, [pc, #48]	; (8000e58 <MX_GPIO_Init+0x22c>)
 8000e28:	f000 fc02 	bl	8001630 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e30:	4b0a      	ldr	r3, [pc, #40]	; (8000e5c <MX_GPIO_Init+0x230>)
 8000e32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000e38:	f107 031c 	add.w	r3, r7, #28
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4804      	ldr	r0, [pc, #16]	; (8000e50 <MX_GPIO_Init+0x224>)
 8000e40:	f000 fbf6 	bl	8001630 <HAL_GPIO_Init>

}
 8000e44:	bf00      	nop
 8000e46:	3730      	adds	r7, #48	; 0x30
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	40023800 	.word	0x40023800
 8000e50:	40021000 	.word	0x40021000
 8000e54:	40020800 	.word	0x40020800
 8000e58:	40020c00 	.word	0x40020c00
 8000e5c:	10120000 	.word	0x10120000
 8000e60:	40020000 	.word	0x40020000
 8000e64:	40020400 	.word	0x40020400

08000e68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
	...

08000e78 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e7e:	2300      	movs	r3, #0
 8000e80:	607b      	str	r3, [r7, #4]
 8000e82:	4b10      	ldr	r3, [pc, #64]	; (8000ec4 <HAL_MspInit+0x4c>)
 8000e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e86:	4a0f      	ldr	r2, [pc, #60]	; (8000ec4 <HAL_MspInit+0x4c>)
 8000e88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e8c:	6453      	str	r3, [r2, #68]	; 0x44
 8000e8e:	4b0d      	ldr	r3, [pc, #52]	; (8000ec4 <HAL_MspInit+0x4c>)
 8000e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	603b      	str	r3, [r7, #0]
 8000e9e:	4b09      	ldr	r3, [pc, #36]	; (8000ec4 <HAL_MspInit+0x4c>)
 8000ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea2:	4a08      	ldr	r2, [pc, #32]	; (8000ec4 <HAL_MspInit+0x4c>)
 8000ea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <HAL_MspInit+0x4c>)
 8000eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eb2:	603b      	str	r3, [r7, #0]
 8000eb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	40023800 	.word	0x40023800

08000ec8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08a      	sub	sp, #40	; 0x28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a19      	ldr	r2, [pc, #100]	; (8000f4c <HAL_I2C_MspInit+0x84>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d12c      	bne.n	8000f44 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	613b      	str	r3, [r7, #16]
 8000eee:	4b18      	ldr	r3, [pc, #96]	; (8000f50 <HAL_I2C_MspInit+0x88>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef2:	4a17      	ldr	r2, [pc, #92]	; (8000f50 <HAL_I2C_MspInit+0x88>)
 8000ef4:	f043 0302 	orr.w	r3, r3, #2
 8000ef8:	6313      	str	r3, [r2, #48]	; 0x30
 8000efa:	4b15      	ldr	r3, [pc, #84]	; (8000f50 <HAL_I2C_MspInit+0x88>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efe:	f003 0302 	and.w	r3, r3, #2
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000f06:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000f0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f0c:	2312      	movs	r3, #18
 8000f0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f10:	2301      	movs	r3, #1
 8000f12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f14:	2300      	movs	r3, #0
 8000f16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f18:	2304      	movs	r3, #4
 8000f1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f1c:	f107 0314 	add.w	r3, r7, #20
 8000f20:	4619      	mov	r1, r3
 8000f22:	480c      	ldr	r0, [pc, #48]	; (8000f54 <HAL_I2C_MspInit+0x8c>)
 8000f24:	f000 fb84 	bl	8001630 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f28:	2300      	movs	r3, #0
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	4b08      	ldr	r3, [pc, #32]	; (8000f50 <HAL_I2C_MspInit+0x88>)
 8000f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f30:	4a07      	ldr	r2, [pc, #28]	; (8000f50 <HAL_I2C_MspInit+0x88>)
 8000f32:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f36:	6413      	str	r3, [r2, #64]	; 0x40
 8000f38:	4b05      	ldr	r3, [pc, #20]	; (8000f50 <HAL_I2C_MspInit+0x88>)
 8000f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000f44:	bf00      	nop
 8000f46:	3728      	adds	r7, #40	; 0x28
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40005400 	.word	0x40005400
 8000f50:	40023800 	.word	0x40023800
 8000f54:	40020400 	.word	0x40020400

08000f58 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08a      	sub	sp, #40	; 0x28
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a19      	ldr	r2, [pc, #100]	; (8000fdc <HAL_SPI_MspInit+0x84>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d12b      	bne.n	8000fd2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	613b      	str	r3, [r7, #16]
 8000f7e:	4b18      	ldr	r3, [pc, #96]	; (8000fe0 <HAL_SPI_MspInit+0x88>)
 8000f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f82:	4a17      	ldr	r2, [pc, #92]	; (8000fe0 <HAL_SPI_MspInit+0x88>)
 8000f84:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f88:	6453      	str	r3, [r2, #68]	; 0x44
 8000f8a:	4b15      	ldr	r3, [pc, #84]	; (8000fe0 <HAL_SPI_MspInit+0x88>)
 8000f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f92:	613b      	str	r3, [r7, #16]
 8000f94:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	4b11      	ldr	r3, [pc, #68]	; (8000fe0 <HAL_SPI_MspInit+0x88>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9e:	4a10      	ldr	r2, [pc, #64]	; (8000fe0 <HAL_SPI_MspInit+0x88>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa6:	4b0e      	ldr	r3, [pc, #56]	; (8000fe0 <HAL_SPI_MspInit+0x88>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000fb2:	23e0      	movs	r3, #224	; 0xe0
 8000fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000fc2:	2305      	movs	r3, #5
 8000fc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc6:	f107 0314 	add.w	r3, r7, #20
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4805      	ldr	r0, [pc, #20]	; (8000fe4 <HAL_SPI_MspInit+0x8c>)
 8000fce:	f000 fb2f 	bl	8001630 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000fd2:	bf00      	nop
 8000fd4:	3728      	adds	r7, #40	; 0x28
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40013000 	.word	0x40013000
 8000fe0:	40023800 	.word	0x40023800
 8000fe4:	40020000 	.word	0x40020000

08000fe8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b085      	sub	sp, #20
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a15      	ldr	r2, [pc, #84]	; (800104c <HAL_TIM_Base_MspInit+0x64>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d10e      	bne.n	8001018 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60fb      	str	r3, [r7, #12]
 8000ffe:	4b14      	ldr	r3, [pc, #80]	; (8001050 <HAL_TIM_Base_MspInit+0x68>)
 8001000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001002:	4a13      	ldr	r2, [pc, #76]	; (8001050 <HAL_TIM_Base_MspInit+0x68>)
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	6453      	str	r3, [r2, #68]	; 0x44
 800100a:	4b11      	ldr	r3, [pc, #68]	; (8001050 <HAL_TIM_Base_MspInit+0x68>)
 800100c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001016:	e012      	b.n	800103e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a0d      	ldr	r2, [pc, #52]	; (8001054 <HAL_TIM_Base_MspInit+0x6c>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d10d      	bne.n	800103e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	4b0a      	ldr	r3, [pc, #40]	; (8001050 <HAL_TIM_Base_MspInit+0x68>)
 8001028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102a:	4a09      	ldr	r2, [pc, #36]	; (8001050 <HAL_TIM_Base_MspInit+0x68>)
 800102c:	f043 0302 	orr.w	r3, r3, #2
 8001030:	6413      	str	r3, [r2, #64]	; 0x40
 8001032:	4b07      	ldr	r3, [pc, #28]	; (8001050 <HAL_TIM_Base_MspInit+0x68>)
 8001034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	60bb      	str	r3, [r7, #8]
 800103c:	68bb      	ldr	r3, [r7, #8]
}
 800103e:	bf00      	nop
 8001040:	3714      	adds	r7, #20
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	40010000 	.word	0x40010000
 8001050:	40023800 	.word	0x40023800
 8001054:	40000400 	.word	0x40000400

08001058 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08a      	sub	sp, #40	; 0x28
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a21      	ldr	r2, [pc, #132]	; (80010fc <HAL_TIM_MspPostInit+0xa4>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d13c      	bne.n	80010f4 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	4b20      	ldr	r3, [pc, #128]	; (8001100 <HAL_TIM_MspPostInit+0xa8>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	4a1f      	ldr	r2, [pc, #124]	; (8001100 <HAL_TIM_MspPostInit+0xa8>)
 8001084:	f043 0302 	orr.w	r3, r3, #2
 8001088:	6313      	str	r3, [r2, #48]	; 0x30
 800108a:	4b1d      	ldr	r3, [pc, #116]	; (8001100 <HAL_TIM_MspPostInit+0xa8>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	4b19      	ldr	r3, [pc, #100]	; (8001100 <HAL_TIM_MspPostInit+0xa8>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	4a18      	ldr	r2, [pc, #96]	; (8001100 <HAL_TIM_MspPostInit+0xa8>)
 80010a0:	f043 0304 	orr.w	r3, r3, #4
 80010a4:	6313      	str	r3, [r2, #48]	; 0x30
 80010a6:	4b16      	ldr	r3, [pc, #88]	; (8001100 <HAL_TIM_MspPostInit+0xa8>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	f003 0304 	and.w	r3, r3, #4
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration    
    PB1     ------> TIM3_CH4
    PC8     ------> TIM3_CH3
    PB4     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 80010b2:	2312      	movs	r3, #18
 80010b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b6:	2302      	movs	r3, #2
 80010b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010be:	2300      	movs	r3, #0
 80010c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80010c2:	2302      	movs	r3, #2
 80010c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4619      	mov	r1, r3
 80010cc:	480d      	ldr	r0, [pc, #52]	; (8001104 <HAL_TIM_MspPostInit+0xac>)
 80010ce:	f000 faaf 	bl	8001630 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80010d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d8:	2302      	movs	r3, #2
 80010da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e0:	2300      	movs	r3, #0
 80010e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80010e4:	2302      	movs	r3, #2
 80010e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010e8:	f107 0314 	add.w	r3, r7, #20
 80010ec:	4619      	mov	r1, r3
 80010ee:	4806      	ldr	r0, [pc, #24]	; (8001108 <HAL_TIM_MspPostInit+0xb0>)
 80010f0:	f000 fa9e 	bl	8001630 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80010f4:	bf00      	nop
 80010f6:	3728      	adds	r7, #40	; 0x28
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40000400 	.word	0x40000400
 8001100:	40023800 	.word	0x40023800
 8001104:	40020400 	.word	0x40020400
 8001108:	40020800 	.word	0x40020800

0800110c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b08a      	sub	sp, #40	; 0x28
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001114:	f107 0314 	add.w	r3, r7, #20
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	60da      	str	r2, [r3, #12]
 8001122:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a19      	ldr	r2, [pc, #100]	; (8001190 <HAL_UART_MspInit+0x84>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d12b      	bne.n	8001186 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]
 8001132:	4b18      	ldr	r3, [pc, #96]	; (8001194 <HAL_UART_MspInit+0x88>)
 8001134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001136:	4a17      	ldr	r2, [pc, #92]	; (8001194 <HAL_UART_MspInit+0x88>)
 8001138:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800113c:	6413      	str	r3, [r2, #64]	; 0x40
 800113e:	4b15      	ldr	r3, [pc, #84]	; (8001194 <HAL_UART_MspInit+0x88>)
 8001140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001146:	613b      	str	r3, [r7, #16]
 8001148:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	60fb      	str	r3, [r7, #12]
 800114e:	4b11      	ldr	r3, [pc, #68]	; (8001194 <HAL_UART_MspInit+0x88>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	4a10      	ldr	r2, [pc, #64]	; (8001194 <HAL_UART_MspInit+0x88>)
 8001154:	f043 0301 	orr.w	r3, r3, #1
 8001158:	6313      	str	r3, [r2, #48]	; 0x30
 800115a:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <HAL_UART_MspInit+0x88>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001166:	230c      	movs	r3, #12
 8001168:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116a:	2302      	movs	r3, #2
 800116c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800116e:	2301      	movs	r3, #1
 8001170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001172:	2303      	movs	r3, #3
 8001174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001176:	2307      	movs	r3, #7
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117a:	f107 0314 	add.w	r3, r7, #20
 800117e:	4619      	mov	r1, r3
 8001180:	4805      	ldr	r0, [pc, #20]	; (8001198 <HAL_UART_MspInit+0x8c>)
 8001182:	f000 fa55 	bl	8001630 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001186:	bf00      	nop
 8001188:	3728      	adds	r7, #40	; 0x28
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40004400 	.word	0x40004400
 8001194:	40023800 	.word	0x40023800
 8001198:	40020000 	.word	0x40020000

0800119c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80011a0:	bf00      	nop
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr

080011aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011aa:	b480      	push	{r7}
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ae:	e7fe      	b.n	80011ae <HardFault_Handler+0x4>

080011b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b4:	e7fe      	b.n	80011b4 <MemManage_Handler+0x4>

080011b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b6:	b480      	push	{r7}
 80011b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ba:	e7fe      	b.n	80011ba <BusFault_Handler+0x4>

080011bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c0:	e7fe      	b.n	80011c0 <UsageFault_Handler+0x4>

080011c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c2:	b480      	push	{r7}
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr

080011de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011de:	b480      	push	{r7}
 80011e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e2:	bf00      	nop
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011f0:	f000 f8ca 	bl	8001388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80011fc:	4802      	ldr	r0, [pc, #8]	; (8001208 <OTG_FS_IRQHandler+0x10>)
 80011fe:	f000 fe4f 	bl	8001ea0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	200007dc 	.word	0x200007dc

0800120c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001214:	4b11      	ldr	r3, [pc, #68]	; (800125c <_sbrk+0x50>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d102      	bne.n	8001222 <_sbrk+0x16>
		heap_end = &end;
 800121c:	4b0f      	ldr	r3, [pc, #60]	; (800125c <_sbrk+0x50>)
 800121e:	4a10      	ldr	r2, [pc, #64]	; (8001260 <_sbrk+0x54>)
 8001220:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001222:	4b0e      	ldr	r3, [pc, #56]	; (800125c <_sbrk+0x50>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001228:	4b0c      	ldr	r3, [pc, #48]	; (800125c <_sbrk+0x50>)
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	4413      	add	r3, r2
 8001230:	466a      	mov	r2, sp
 8001232:	4293      	cmp	r3, r2
 8001234:	d907      	bls.n	8001246 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001236:	f007 f9a7 	bl	8008588 <__errno>
 800123a:	4602      	mov	r2, r0
 800123c:	230c      	movs	r3, #12
 800123e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001240:	f04f 33ff 	mov.w	r3, #4294967295
 8001244:	e006      	b.n	8001254 <_sbrk+0x48>
	}

	heap_end += incr;
 8001246:	4b05      	ldr	r3, [pc, #20]	; (800125c <_sbrk+0x50>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4413      	add	r3, r2
 800124e:	4a03      	ldr	r2, [pc, #12]	; (800125c <_sbrk+0x50>)
 8001250:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001252:	68fb      	ldr	r3, [r7, #12]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3710      	adds	r7, #16
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000228 	.word	0x20000228
 8001260:	20000aa8 	.word	0x20000aa8

08001264 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001268:	4b08      	ldr	r3, [pc, #32]	; (800128c <SystemInit+0x28>)
 800126a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800126e:	4a07      	ldr	r2, [pc, #28]	; (800128c <SystemInit+0x28>)
 8001270:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001274:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001278:	4b04      	ldr	r3, [pc, #16]	; (800128c <SystemInit+0x28>)
 800127a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800127e:	609a      	str	r2, [r3, #8]
#endif
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	e000ed00 	.word	0xe000ed00

08001290 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001290:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012c8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001294:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001296:	e003      	b.n	80012a0 <LoopCopyDataInit>

08001298 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001298:	4b0c      	ldr	r3, [pc, #48]	; (80012cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800129a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800129c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800129e:	3104      	adds	r1, #4

080012a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80012a0:	480b      	ldr	r0, [pc, #44]	; (80012d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80012a2:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80012a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80012a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80012a8:	d3f6      	bcc.n	8001298 <CopyDataInit>
  ldr  r2, =_sbss
 80012aa:	4a0b      	ldr	r2, [pc, #44]	; (80012d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80012ac:	e002      	b.n	80012b4 <LoopFillZerobss>

080012ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80012ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80012b0:	f842 3b04 	str.w	r3, [r2], #4

080012b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80012b4:	4b09      	ldr	r3, [pc, #36]	; (80012dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80012b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80012b8:	d3f9      	bcc.n	80012ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80012ba:	f7ff ffd3 	bl	8001264 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012be:	f007 f969 	bl	8008594 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012c2:	f7ff f98d 	bl	80005e0 <main>
  bx  lr    
 80012c6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80012c8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80012cc:	08009a00 	.word	0x08009a00
  ldr  r0, =_sdata
 80012d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80012d4:	2000020c 	.word	0x2000020c
  ldr  r2, =_sbss
 80012d8:	2000020c 	.word	0x2000020c
  ldr  r3, = _ebss
 80012dc:	20000aa4 	.word	0x20000aa4

080012e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012e0:	e7fe      	b.n	80012e0 <ADC_IRQHandler>
	...

080012e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012e8:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <HAL_Init+0x40>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a0d      	ldr	r2, [pc, #52]	; (8001324 <HAL_Init+0x40>)
 80012ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012f4:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <HAL_Init+0x40>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a0a      	ldr	r2, [pc, #40]	; (8001324 <HAL_Init+0x40>)
 80012fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001300:	4b08      	ldr	r3, [pc, #32]	; (8001324 <HAL_Init+0x40>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a07      	ldr	r2, [pc, #28]	; (8001324 <HAL_Init+0x40>)
 8001306:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800130a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800130c:	2003      	movs	r0, #3
 800130e:	f000 f94d 	bl	80015ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001312:	2000      	movs	r0, #0
 8001314:	f000 f808 	bl	8001328 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001318:	f7ff fdae 	bl	8000e78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40023c00 	.word	0x40023c00

08001328 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001330:	4b12      	ldr	r3, [pc, #72]	; (800137c <HAL_InitTick+0x54>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4b12      	ldr	r3, [pc, #72]	; (8001380 <HAL_InitTick+0x58>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	4619      	mov	r1, r3
 800133a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800133e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001342:	fbb2 f3f3 	udiv	r3, r2, r3
 8001346:	4618      	mov	r0, r3
 8001348:	f000 f965 	bl	8001616 <HAL_SYSTICK_Config>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e00e      	b.n	8001374 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2b0f      	cmp	r3, #15
 800135a:	d80a      	bhi.n	8001372 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800135c:	2200      	movs	r2, #0
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	f04f 30ff 	mov.w	r0, #4294967295
 8001364:	f000 f92d 	bl	80015c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001368:	4a06      	ldr	r2, [pc, #24]	; (8001384 <HAL_InitTick+0x5c>)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800136e:	2300      	movs	r3, #0
 8001370:	e000      	b.n	8001374 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
}
 8001374:	4618      	mov	r0, r3
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	20000010 	.word	0x20000010
 8001380:	20000018 	.word	0x20000018
 8001384:	20000014 	.word	0x20000014

08001388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800138c:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <HAL_IncTick+0x20>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	461a      	mov	r2, r3
 8001392:	4b06      	ldr	r3, [pc, #24]	; (80013ac <HAL_IncTick+0x24>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4413      	add	r3, r2
 8001398:	4a04      	ldr	r2, [pc, #16]	; (80013ac <HAL_IncTick+0x24>)
 800139a:	6013      	str	r3, [r2, #0]
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	20000018 	.word	0x20000018
 80013ac:	2000040c 	.word	0x2000040c

080013b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  return uwTick;
 80013b4:	4b03      	ldr	r3, [pc, #12]	; (80013c4 <HAL_GetTick+0x14>)
 80013b6:	681b      	ldr	r3, [r3, #0]
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	2000040c 	.word	0x2000040c

080013c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013d0:	f7ff ffee 	bl	80013b0 <HAL_GetTick>
 80013d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013e0:	d005      	beq.n	80013ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013e2:	4b09      	ldr	r3, [pc, #36]	; (8001408 <HAL_Delay+0x40>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	461a      	mov	r2, r3
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	4413      	add	r3, r2
 80013ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013ee:	bf00      	nop
 80013f0:	f7ff ffde 	bl	80013b0 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d8f7      	bhi.n	80013f0 <HAL_Delay+0x28>
  {
  }
}
 8001400:	bf00      	nop
 8001402:	3710      	adds	r7, #16
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000018 	.word	0x20000018

0800140c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800140c:	b480      	push	{r7}
 800140e:	b085      	sub	sp, #20
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f003 0307 	and.w	r3, r3, #7
 800141a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800141c:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <__NVIC_SetPriorityGrouping+0x44>)
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001422:	68ba      	ldr	r2, [r7, #8]
 8001424:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001428:	4013      	ands	r3, r2
 800142a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001434:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800143c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800143e:	4a04      	ldr	r2, [pc, #16]	; (8001450 <__NVIC_SetPriorityGrouping+0x44>)
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	60d3      	str	r3, [r2, #12]
}
 8001444:	bf00      	nop
 8001446:	3714      	adds	r7, #20
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001458:	4b04      	ldr	r3, [pc, #16]	; (800146c <__NVIC_GetPriorityGrouping+0x18>)
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	0a1b      	lsrs	r3, r3, #8
 800145e:	f003 0307 	and.w	r3, r3, #7
}
 8001462:	4618      	mov	r0, r3
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	e000ed00 	.word	0xe000ed00

08001470 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800147a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147e:	2b00      	cmp	r3, #0
 8001480:	db0b      	blt.n	800149a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	f003 021f 	and.w	r2, r3, #31
 8001488:	4907      	ldr	r1, [pc, #28]	; (80014a8 <__NVIC_EnableIRQ+0x38>)
 800148a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148e:	095b      	lsrs	r3, r3, #5
 8001490:	2001      	movs	r0, #1
 8001492:	fa00 f202 	lsl.w	r2, r0, r2
 8001496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	e000e100 	.word	0xe000e100

080014ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	6039      	str	r1, [r7, #0]
 80014b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	db0a      	blt.n	80014d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	b2da      	uxtb	r2, r3
 80014c4:	490c      	ldr	r1, [pc, #48]	; (80014f8 <__NVIC_SetPriority+0x4c>)
 80014c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ca:	0112      	lsls	r2, r2, #4
 80014cc:	b2d2      	uxtb	r2, r2
 80014ce:	440b      	add	r3, r1
 80014d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014d4:	e00a      	b.n	80014ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	b2da      	uxtb	r2, r3
 80014da:	4908      	ldr	r1, [pc, #32]	; (80014fc <__NVIC_SetPriority+0x50>)
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	f003 030f 	and.w	r3, r3, #15
 80014e2:	3b04      	subs	r3, #4
 80014e4:	0112      	lsls	r2, r2, #4
 80014e6:	b2d2      	uxtb	r2, r2
 80014e8:	440b      	add	r3, r1
 80014ea:	761a      	strb	r2, [r3, #24]
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	e000e100 	.word	0xe000e100
 80014fc:	e000ed00 	.word	0xe000ed00

08001500 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001500:	b480      	push	{r7}
 8001502:	b089      	sub	sp, #36	; 0x24
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	f003 0307 	and.w	r3, r3, #7
 8001512:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	f1c3 0307 	rsb	r3, r3, #7
 800151a:	2b04      	cmp	r3, #4
 800151c:	bf28      	it	cs
 800151e:	2304      	movcs	r3, #4
 8001520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	3304      	adds	r3, #4
 8001526:	2b06      	cmp	r3, #6
 8001528:	d902      	bls.n	8001530 <NVIC_EncodePriority+0x30>
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	3b03      	subs	r3, #3
 800152e:	e000      	b.n	8001532 <NVIC_EncodePriority+0x32>
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001534:	f04f 32ff 	mov.w	r2, #4294967295
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43da      	mvns	r2, r3
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	401a      	ands	r2, r3
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001548:	f04f 31ff 	mov.w	r1, #4294967295
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	fa01 f303 	lsl.w	r3, r1, r3
 8001552:	43d9      	mvns	r1, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001558:	4313      	orrs	r3, r2
         );
}
 800155a:	4618      	mov	r0, r3
 800155c:	3724      	adds	r7, #36	; 0x24
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
	...

08001568 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	3b01      	subs	r3, #1
 8001574:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001578:	d301      	bcc.n	800157e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800157a:	2301      	movs	r3, #1
 800157c:	e00f      	b.n	800159e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800157e:	4a0a      	ldr	r2, [pc, #40]	; (80015a8 <SysTick_Config+0x40>)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	3b01      	subs	r3, #1
 8001584:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001586:	210f      	movs	r1, #15
 8001588:	f04f 30ff 	mov.w	r0, #4294967295
 800158c:	f7ff ff8e 	bl	80014ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001590:	4b05      	ldr	r3, [pc, #20]	; (80015a8 <SysTick_Config+0x40>)
 8001592:	2200      	movs	r2, #0
 8001594:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001596:	4b04      	ldr	r3, [pc, #16]	; (80015a8 <SysTick_Config+0x40>)
 8001598:	2207      	movs	r2, #7
 800159a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800159c:	2300      	movs	r3, #0
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	e000e010 	.word	0xe000e010

080015ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f7ff ff29 	bl	800140c <__NVIC_SetPriorityGrouping>
}
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b086      	sub	sp, #24
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	4603      	mov	r3, r0
 80015ca:	60b9      	str	r1, [r7, #8]
 80015cc:	607a      	str	r2, [r7, #4]
 80015ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015d0:	2300      	movs	r3, #0
 80015d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015d4:	f7ff ff3e 	bl	8001454 <__NVIC_GetPriorityGrouping>
 80015d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015da:	687a      	ldr	r2, [r7, #4]
 80015dc:	68b9      	ldr	r1, [r7, #8]
 80015de:	6978      	ldr	r0, [r7, #20]
 80015e0:	f7ff ff8e 	bl	8001500 <NVIC_EncodePriority>
 80015e4:	4602      	mov	r2, r0
 80015e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ea:	4611      	mov	r1, r2
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff ff5d 	bl	80014ac <__NVIC_SetPriority>
}
 80015f2:	bf00      	nop
 80015f4:	3718      	adds	r7, #24
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b082      	sub	sp, #8
 80015fe:	af00      	add	r7, sp, #0
 8001600:	4603      	mov	r3, r0
 8001602:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff ff31 	bl	8001470 <__NVIC_EnableIRQ>
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b082      	sub	sp, #8
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f7ff ffa2 	bl	8001568 <SysTick_Config>
 8001624:	4603      	mov	r3, r0
}
 8001626:	4618      	mov	r0, r3
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001630:	b480      	push	{r7}
 8001632:	b089      	sub	sp, #36	; 0x24
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001642:	2300      	movs	r3, #0
 8001644:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
 800164a:	e16b      	b.n	8001924 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800164c:	2201      	movs	r2, #1
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	697a      	ldr	r2, [r7, #20]
 800165c:	4013      	ands	r3, r2
 800165e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	429a      	cmp	r2, r3
 8001666:	f040 815a 	bne.w	800191e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d00b      	beq.n	800168a <HAL_GPIO_Init+0x5a>
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	2b02      	cmp	r3, #2
 8001678:	d007      	beq.n	800168a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800167e:	2b11      	cmp	r3, #17
 8001680:	d003      	beq.n	800168a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2b12      	cmp	r3, #18
 8001688:	d130      	bne.n	80016ec <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	2203      	movs	r2, #3
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	43db      	mvns	r3, r3
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	4013      	ands	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	68da      	ldr	r2, [r3, #12]
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	fa02 f303 	lsl.w	r3, r2, r3
 80016ae:	69ba      	ldr	r2, [r7, #24]
 80016b0:	4313      	orrs	r3, r2
 80016b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016c0:	2201      	movs	r2, #1
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	fa02 f303 	lsl.w	r3, r2, r3
 80016c8:	43db      	mvns	r3, r3
 80016ca:	69ba      	ldr	r2, [r7, #24]
 80016cc:	4013      	ands	r3, r2
 80016ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	091b      	lsrs	r3, r3, #4
 80016d6:	f003 0201 	and.w	r2, r3, #1
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	69ba      	ldr	r2, [r7, #24]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	2203      	movs	r2, #3
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	43db      	mvns	r3, r3
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	4013      	ands	r3, r2
 8001702:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	689a      	ldr	r2, [r3, #8]
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	4313      	orrs	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	69ba      	ldr	r2, [r7, #24]
 800171a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	2b02      	cmp	r3, #2
 8001722:	d003      	beq.n	800172c <HAL_GPIO_Init+0xfc>
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	2b12      	cmp	r3, #18
 800172a:	d123      	bne.n	8001774 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	08da      	lsrs	r2, r3, #3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3208      	adds	r2, #8
 8001734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001738:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	f003 0307 	and.w	r3, r3, #7
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	220f      	movs	r2, #15
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	43db      	mvns	r3, r3
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	4013      	ands	r3, r2
 800174e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	691a      	ldr	r2, [r3, #16]
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	08da      	lsrs	r2, r3, #3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	3208      	adds	r2, #8
 800176e:	69b9      	ldr	r1, [r7, #24]
 8001770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	2203      	movs	r2, #3
 8001780:	fa02 f303 	lsl.w	r3, r2, r3
 8001784:	43db      	mvns	r3, r3
 8001786:	69ba      	ldr	r2, [r7, #24]
 8001788:	4013      	ands	r3, r2
 800178a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f003 0203 	and.w	r2, r3, #3
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	69ba      	ldr	r2, [r7, #24]
 800179e:	4313      	orrs	r3, r2
 80017a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	f000 80b4 	beq.w	800191e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	4b5f      	ldr	r3, [pc, #380]	; (8001938 <HAL_GPIO_Init+0x308>)
 80017bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017be:	4a5e      	ldr	r2, [pc, #376]	; (8001938 <HAL_GPIO_Init+0x308>)
 80017c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017c4:	6453      	str	r3, [r2, #68]	; 0x44
 80017c6:	4b5c      	ldr	r3, [pc, #368]	; (8001938 <HAL_GPIO_Init+0x308>)
 80017c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017ce:	60fb      	str	r3, [r7, #12]
 80017d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017d2:	4a5a      	ldr	r2, [pc, #360]	; (800193c <HAL_GPIO_Init+0x30c>)
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	089b      	lsrs	r3, r3, #2
 80017d8:	3302      	adds	r3, #2
 80017da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	f003 0303 	and.w	r3, r3, #3
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	220f      	movs	r2, #15
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	43db      	mvns	r3, r3
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	4013      	ands	r3, r2
 80017f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a51      	ldr	r2, [pc, #324]	; (8001940 <HAL_GPIO_Init+0x310>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d02b      	beq.n	8001856 <HAL_GPIO_Init+0x226>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a50      	ldr	r2, [pc, #320]	; (8001944 <HAL_GPIO_Init+0x314>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d025      	beq.n	8001852 <HAL_GPIO_Init+0x222>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a4f      	ldr	r2, [pc, #316]	; (8001948 <HAL_GPIO_Init+0x318>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d01f      	beq.n	800184e <HAL_GPIO_Init+0x21e>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a4e      	ldr	r2, [pc, #312]	; (800194c <HAL_GPIO_Init+0x31c>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d019      	beq.n	800184a <HAL_GPIO_Init+0x21a>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a4d      	ldr	r2, [pc, #308]	; (8001950 <HAL_GPIO_Init+0x320>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d013      	beq.n	8001846 <HAL_GPIO_Init+0x216>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a4c      	ldr	r2, [pc, #304]	; (8001954 <HAL_GPIO_Init+0x324>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d00d      	beq.n	8001842 <HAL_GPIO_Init+0x212>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4a4b      	ldr	r2, [pc, #300]	; (8001958 <HAL_GPIO_Init+0x328>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d007      	beq.n	800183e <HAL_GPIO_Init+0x20e>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a4a      	ldr	r2, [pc, #296]	; (800195c <HAL_GPIO_Init+0x32c>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d101      	bne.n	800183a <HAL_GPIO_Init+0x20a>
 8001836:	2307      	movs	r3, #7
 8001838:	e00e      	b.n	8001858 <HAL_GPIO_Init+0x228>
 800183a:	2308      	movs	r3, #8
 800183c:	e00c      	b.n	8001858 <HAL_GPIO_Init+0x228>
 800183e:	2306      	movs	r3, #6
 8001840:	e00a      	b.n	8001858 <HAL_GPIO_Init+0x228>
 8001842:	2305      	movs	r3, #5
 8001844:	e008      	b.n	8001858 <HAL_GPIO_Init+0x228>
 8001846:	2304      	movs	r3, #4
 8001848:	e006      	b.n	8001858 <HAL_GPIO_Init+0x228>
 800184a:	2303      	movs	r3, #3
 800184c:	e004      	b.n	8001858 <HAL_GPIO_Init+0x228>
 800184e:	2302      	movs	r3, #2
 8001850:	e002      	b.n	8001858 <HAL_GPIO_Init+0x228>
 8001852:	2301      	movs	r3, #1
 8001854:	e000      	b.n	8001858 <HAL_GPIO_Init+0x228>
 8001856:	2300      	movs	r3, #0
 8001858:	69fa      	ldr	r2, [r7, #28]
 800185a:	f002 0203 	and.w	r2, r2, #3
 800185e:	0092      	lsls	r2, r2, #2
 8001860:	4093      	lsls	r3, r2
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	4313      	orrs	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001868:	4934      	ldr	r1, [pc, #208]	; (800193c <HAL_GPIO_Init+0x30c>)
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	089b      	lsrs	r3, r3, #2
 800186e:	3302      	adds	r3, #2
 8001870:	69ba      	ldr	r2, [r7, #24]
 8001872:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001876:	4b3a      	ldr	r3, [pc, #232]	; (8001960 <HAL_GPIO_Init+0x330>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	43db      	mvns	r3, r3
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	4013      	ands	r3, r2
 8001884:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800188e:	2b00      	cmp	r3, #0
 8001890:	d003      	beq.n	800189a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001892:	69ba      	ldr	r2, [r7, #24]
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	4313      	orrs	r3, r2
 8001898:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800189a:	4a31      	ldr	r2, [pc, #196]	; (8001960 <HAL_GPIO_Init+0x330>)
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80018a0:	4b2f      	ldr	r3, [pc, #188]	; (8001960 <HAL_GPIO_Init+0x330>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	43db      	mvns	r3, r3
 80018aa:	69ba      	ldr	r2, [r7, #24]
 80018ac:	4013      	ands	r3, r2
 80018ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d003      	beq.n	80018c4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80018c4:	4a26      	ldr	r2, [pc, #152]	; (8001960 <HAL_GPIO_Init+0x330>)
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018ca:	4b25      	ldr	r3, [pc, #148]	; (8001960 <HAL_GPIO_Init+0x330>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	43db      	mvns	r3, r3
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	4013      	ands	r3, r2
 80018d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d003      	beq.n	80018ee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018ee:	4a1c      	ldr	r2, [pc, #112]	; (8001960 <HAL_GPIO_Init+0x330>)
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018f4:	4b1a      	ldr	r3, [pc, #104]	; (8001960 <HAL_GPIO_Init+0x330>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	43db      	mvns	r3, r3
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	4013      	ands	r3, r2
 8001902:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800190c:	2b00      	cmp	r3, #0
 800190e:	d003      	beq.n	8001918 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	4313      	orrs	r3, r2
 8001916:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001918:	4a11      	ldr	r2, [pc, #68]	; (8001960 <HAL_GPIO_Init+0x330>)
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	3301      	adds	r3, #1
 8001922:	61fb      	str	r3, [r7, #28]
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	2b0f      	cmp	r3, #15
 8001928:	f67f ae90 	bls.w	800164c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800192c:	bf00      	nop
 800192e:	3724      	adds	r7, #36	; 0x24
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	40023800 	.word	0x40023800
 800193c:	40013800 	.word	0x40013800
 8001940:	40020000 	.word	0x40020000
 8001944:	40020400 	.word	0x40020400
 8001948:	40020800 	.word	0x40020800
 800194c:	40020c00 	.word	0x40020c00
 8001950:	40021000 	.word	0x40021000
 8001954:	40021400 	.word	0x40021400
 8001958:	40021800 	.word	0x40021800
 800195c:	40021c00 	.word	0x40021c00
 8001960:	40013c00 	.word	0x40013c00

08001964 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	460b      	mov	r3, r1
 800196e:	807b      	strh	r3, [r7, #2]
 8001970:	4613      	mov	r3, r2
 8001972:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001974:	787b      	ldrb	r3, [r7, #1]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d003      	beq.n	8001982 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800197a:	887a      	ldrh	r2, [r7, #2]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001980:	e003      	b.n	800198a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001982:	887b      	ldrh	r3, [r7, #2]
 8001984:	041a      	lsls	r2, r3, #16
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	619a      	str	r2, [r3, #24]
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001996:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001998:	b08f      	sub	sp, #60	; 0x3c
 800199a:	af0a      	add	r7, sp, #40	; 0x28
 800199c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d101      	bne.n	80019a8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e054      	b.n	8001a52 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d106      	bne.n	80019c8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f006 fb36 	bl	8008034 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2203      	movs	r2, #3
 80019cc:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d102      	bne.n	80019e2 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f003 fe22 	bl	8005630 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	603b      	str	r3, [r7, #0]
 80019f2:	687e      	ldr	r6, [r7, #4]
 80019f4:	466d      	mov	r5, sp
 80019f6:	f106 0410 	add.w	r4, r6, #16
 80019fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a02:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a06:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a0a:	1d33      	adds	r3, r6, #4
 8001a0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a0e:	6838      	ldr	r0, [r7, #0]
 8001a10:	f003 fd9c 	bl	800554c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2101      	movs	r1, #1
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f003 fe19 	bl	8005652 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	603b      	str	r3, [r7, #0]
 8001a26:	687e      	ldr	r6, [r7, #4]
 8001a28:	466d      	mov	r5, sp
 8001a2a:	f106 0410 	add.w	r4, r6, #16
 8001a2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a36:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a3a:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a3e:	1d33      	adds	r3, r6, #4
 8001a40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a42:	6838      	ldr	r0, [r7, #0]
 8001a44:	f003 ff2c 	bl	80058a0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3714      	adds	r7, #20
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a5a <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001a5a:	b590      	push	{r4, r7, lr}
 8001a5c:	b089      	sub	sp, #36	; 0x24
 8001a5e:	af04      	add	r7, sp, #16
 8001a60:	6078      	str	r0, [r7, #4]
 8001a62:	4608      	mov	r0, r1
 8001a64:	4611      	mov	r1, r2
 8001a66:	461a      	mov	r2, r3
 8001a68:	4603      	mov	r3, r0
 8001a6a:	70fb      	strb	r3, [r7, #3]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	70bb      	strb	r3, [r7, #2]
 8001a70:	4613      	mov	r3, r2
 8001a72:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d101      	bne.n	8001a82 <HAL_HCD_HC_Init+0x28>
 8001a7e:	2302      	movs	r3, #2
 8001a80:	e07f      	b.n	8001b82 <HAL_HCD_HC_Init+0x128>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2201      	movs	r2, #1
 8001a86:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8001a8a:	78fa      	ldrb	r2, [r7, #3]
 8001a8c:	6879      	ldr	r1, [r7, #4]
 8001a8e:	4613      	mov	r3, r2
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	4413      	add	r3, r2
 8001a94:	00db      	lsls	r3, r3, #3
 8001a96:	440b      	add	r3, r1
 8001a98:	333d      	adds	r3, #61	; 0x3d
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001a9e:	78fa      	ldrb	r2, [r7, #3]
 8001aa0:	6879      	ldr	r1, [r7, #4]
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	4413      	add	r3, r2
 8001aa8:	00db      	lsls	r3, r3, #3
 8001aaa:	440b      	add	r3, r1
 8001aac:	3338      	adds	r3, #56	; 0x38
 8001aae:	787a      	ldrb	r2, [r7, #1]
 8001ab0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001ab2:	78fa      	ldrb	r2, [r7, #3]
 8001ab4:	6879      	ldr	r1, [r7, #4]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4413      	add	r3, r2
 8001abc:	00db      	lsls	r3, r3, #3
 8001abe:	440b      	add	r3, r1
 8001ac0:	3340      	adds	r3, #64	; 0x40
 8001ac2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001ac4:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001ac6:	78fa      	ldrb	r2, [r7, #3]
 8001ac8:	6879      	ldr	r1, [r7, #4]
 8001aca:	4613      	mov	r3, r2
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	4413      	add	r3, r2
 8001ad0:	00db      	lsls	r3, r3, #3
 8001ad2:	440b      	add	r3, r1
 8001ad4:	3339      	adds	r3, #57	; 0x39
 8001ad6:	78fa      	ldrb	r2, [r7, #3]
 8001ad8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001ada:	78fa      	ldrb	r2, [r7, #3]
 8001adc:	6879      	ldr	r1, [r7, #4]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	4413      	add	r3, r2
 8001ae4:	00db      	lsls	r3, r3, #3
 8001ae6:	440b      	add	r3, r1
 8001ae8:	333f      	adds	r3, #63	; 0x3f
 8001aea:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001aee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001af0:	78fa      	ldrb	r2, [r7, #3]
 8001af2:	78bb      	ldrb	r3, [r7, #2]
 8001af4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001af8:	b2d8      	uxtb	r0, r3
 8001afa:	6879      	ldr	r1, [r7, #4]
 8001afc:	4613      	mov	r3, r2
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	4413      	add	r3, r2
 8001b02:	00db      	lsls	r3, r3, #3
 8001b04:	440b      	add	r3, r1
 8001b06:	333a      	adds	r3, #58	; 0x3a
 8001b08:	4602      	mov	r2, r0
 8001b0a:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001b0c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	da0a      	bge.n	8001b2a <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001b14:	78fa      	ldrb	r2, [r7, #3]
 8001b16:	6879      	ldr	r1, [r7, #4]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	4413      	add	r3, r2
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	440b      	add	r3, r1
 8001b22:	333b      	adds	r3, #59	; 0x3b
 8001b24:	2201      	movs	r2, #1
 8001b26:	701a      	strb	r2, [r3, #0]
 8001b28:	e009      	b.n	8001b3e <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001b2a:	78fa      	ldrb	r2, [r7, #3]
 8001b2c:	6879      	ldr	r1, [r7, #4]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4413      	add	r3, r2
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	440b      	add	r3, r1
 8001b38:	333b      	adds	r3, #59	; 0x3b
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001b3e:	78fa      	ldrb	r2, [r7, #3]
 8001b40:	6879      	ldr	r1, [r7, #4]
 8001b42:	4613      	mov	r3, r2
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	4413      	add	r3, r2
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	440b      	add	r3, r1
 8001b4c:	333c      	adds	r3, #60	; 0x3c
 8001b4e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001b52:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6818      	ldr	r0, [r3, #0]
 8001b58:	787c      	ldrb	r4, [r7, #1]
 8001b5a:	78ba      	ldrb	r2, [r7, #2]
 8001b5c:	78f9      	ldrb	r1, [r7, #3]
 8001b5e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001b60:	9302      	str	r3, [sp, #8]
 8001b62:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001b66:	9301      	str	r3, [sp, #4]
 8001b68:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	4623      	mov	r3, r4
 8001b70:	f004 f818 	bl	8005ba4 <USB_HC_Init>
 8001b74:	4603      	mov	r3, r0
 8001b76:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3714      	adds	r7, #20
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd90      	pop	{r4, r7, pc}

08001b8a <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b084      	sub	sp, #16
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
 8001b92:	460b      	mov	r3, r1
 8001b94:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001b96:	2300      	movs	r3, #0
 8001b98:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d101      	bne.n	8001ba8 <HAL_HCD_HC_Halt+0x1e>
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	e00f      	b.n	8001bc8 <HAL_HCD_HC_Halt+0x3e>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2201      	movs	r2, #1
 8001bac:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	78fa      	ldrb	r2, [r7, #3]
 8001bb6:	4611      	mov	r1, r2
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f004 fa52 	bl	8006062 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3710      	adds	r7, #16
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	4608      	mov	r0, r1
 8001bda:	4611      	mov	r1, r2
 8001bdc:	461a      	mov	r2, r3
 8001bde:	4603      	mov	r3, r0
 8001be0:	70fb      	strb	r3, [r7, #3]
 8001be2:	460b      	mov	r3, r1
 8001be4:	70bb      	strb	r3, [r7, #2]
 8001be6:	4613      	mov	r3, r2
 8001be8:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8001bea:	78fa      	ldrb	r2, [r7, #3]
 8001bec:	6879      	ldr	r1, [r7, #4]
 8001bee:	4613      	mov	r3, r2
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	4413      	add	r3, r2
 8001bf4:	00db      	lsls	r3, r3, #3
 8001bf6:	440b      	add	r3, r1
 8001bf8:	333b      	adds	r3, #59	; 0x3b
 8001bfa:	78ba      	ldrb	r2, [r7, #2]
 8001bfc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001bfe:	78fa      	ldrb	r2, [r7, #3]
 8001c00:	6879      	ldr	r1, [r7, #4]
 8001c02:	4613      	mov	r3, r2
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	4413      	add	r3, r2
 8001c08:	00db      	lsls	r3, r3, #3
 8001c0a:	440b      	add	r3, r1
 8001c0c:	333f      	adds	r3, #63	; 0x3f
 8001c0e:	787a      	ldrb	r2, [r7, #1]
 8001c10:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001c12:	7c3b      	ldrb	r3, [r7, #16]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d10a      	bne.n	8001c2e <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001c18:	78fa      	ldrb	r2, [r7, #3]
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	4413      	add	r3, r2
 8001c22:	00db      	lsls	r3, r3, #3
 8001c24:	440b      	add	r3, r1
 8001c26:	3342      	adds	r3, #66	; 0x42
 8001c28:	2203      	movs	r2, #3
 8001c2a:	701a      	strb	r2, [r3, #0]
 8001c2c:	e009      	b.n	8001c42 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c2e:	78fa      	ldrb	r2, [r7, #3]
 8001c30:	6879      	ldr	r1, [r7, #4]
 8001c32:	4613      	mov	r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	4413      	add	r3, r2
 8001c38:	00db      	lsls	r3, r3, #3
 8001c3a:	440b      	add	r3, r1
 8001c3c:	3342      	adds	r3, #66	; 0x42
 8001c3e:	2202      	movs	r2, #2
 8001c40:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001c42:	787b      	ldrb	r3, [r7, #1]
 8001c44:	2b03      	cmp	r3, #3
 8001c46:	f200 80d6 	bhi.w	8001df6 <HAL_HCD_HC_SubmitRequest+0x226>
 8001c4a:	a201      	add	r2, pc, #4	; (adr r2, 8001c50 <HAL_HCD_HC_SubmitRequest+0x80>)
 8001c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c50:	08001c61 	.word	0x08001c61
 8001c54:	08001de1 	.word	0x08001de1
 8001c58:	08001ccd 	.word	0x08001ccd
 8001c5c:	08001d57 	.word	0x08001d57
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001c60:	7c3b      	ldrb	r3, [r7, #16]
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	f040 80c9 	bne.w	8001dfa <HAL_HCD_HC_SubmitRequest+0x22a>
 8001c68:	78bb      	ldrb	r3, [r7, #2]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	f040 80c5 	bne.w	8001dfa <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8001c70:	8b3b      	ldrh	r3, [r7, #24]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d109      	bne.n	8001c8a <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001c76:	78fa      	ldrb	r2, [r7, #3]
 8001c78:	6879      	ldr	r1, [r7, #4]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	4413      	add	r3, r2
 8001c80:	00db      	lsls	r3, r3, #3
 8001c82:	440b      	add	r3, r1
 8001c84:	3351      	adds	r3, #81	; 0x51
 8001c86:	2201      	movs	r2, #1
 8001c88:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001c8a:	78fa      	ldrb	r2, [r7, #3]
 8001c8c:	6879      	ldr	r1, [r7, #4]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4413      	add	r3, r2
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	440b      	add	r3, r1
 8001c98:	3351      	adds	r3, #81	; 0x51
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d10a      	bne.n	8001cb6 <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ca0:	78fa      	ldrb	r2, [r7, #3]
 8001ca2:	6879      	ldr	r1, [r7, #4]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	4413      	add	r3, r2
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	440b      	add	r3, r1
 8001cae:	3342      	adds	r3, #66	; 0x42
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001cb4:	e0a1      	b.n	8001dfa <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001cb6:	78fa      	ldrb	r2, [r7, #3]
 8001cb8:	6879      	ldr	r1, [r7, #4]
 8001cba:	4613      	mov	r3, r2
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	4413      	add	r3, r2
 8001cc0:	00db      	lsls	r3, r3, #3
 8001cc2:	440b      	add	r3, r1
 8001cc4:	3342      	adds	r3, #66	; 0x42
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	701a      	strb	r2, [r3, #0]
      break;
 8001cca:	e096      	b.n	8001dfa <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001ccc:	78bb      	ldrb	r3, [r7, #2]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d120      	bne.n	8001d14 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001cd2:	78fa      	ldrb	r2, [r7, #3]
 8001cd4:	6879      	ldr	r1, [r7, #4]
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	4413      	add	r3, r2
 8001cdc:	00db      	lsls	r3, r3, #3
 8001cde:	440b      	add	r3, r1
 8001ce0:	3351      	adds	r3, #81	; 0x51
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d10a      	bne.n	8001cfe <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ce8:	78fa      	ldrb	r2, [r7, #3]
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	4613      	mov	r3, r2
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	4413      	add	r3, r2
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	440b      	add	r3, r1
 8001cf6:	3342      	adds	r3, #66	; 0x42
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001cfc:	e07e      	b.n	8001dfc <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001cfe:	78fa      	ldrb	r2, [r7, #3]
 8001d00:	6879      	ldr	r1, [r7, #4]
 8001d02:	4613      	mov	r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	4413      	add	r3, r2
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	440b      	add	r3, r1
 8001d0c:	3342      	adds	r3, #66	; 0x42
 8001d0e:	2202      	movs	r2, #2
 8001d10:	701a      	strb	r2, [r3, #0]
      break;
 8001d12:	e073      	b.n	8001dfc <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001d14:	78fa      	ldrb	r2, [r7, #3]
 8001d16:	6879      	ldr	r1, [r7, #4]
 8001d18:	4613      	mov	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	4413      	add	r3, r2
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	440b      	add	r3, r1
 8001d22:	3350      	adds	r3, #80	; 0x50
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10a      	bne.n	8001d40 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001d2a:	78fa      	ldrb	r2, [r7, #3]
 8001d2c:	6879      	ldr	r1, [r7, #4]
 8001d2e:	4613      	mov	r3, r2
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	4413      	add	r3, r2
 8001d34:	00db      	lsls	r3, r3, #3
 8001d36:	440b      	add	r3, r1
 8001d38:	3342      	adds	r3, #66	; 0x42
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	701a      	strb	r2, [r3, #0]
      break;
 8001d3e:	e05d      	b.n	8001dfc <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001d40:	78fa      	ldrb	r2, [r7, #3]
 8001d42:	6879      	ldr	r1, [r7, #4]
 8001d44:	4613      	mov	r3, r2
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	4413      	add	r3, r2
 8001d4a:	00db      	lsls	r3, r3, #3
 8001d4c:	440b      	add	r3, r1
 8001d4e:	3342      	adds	r3, #66	; 0x42
 8001d50:	2202      	movs	r2, #2
 8001d52:	701a      	strb	r2, [r3, #0]
      break;
 8001d54:	e052      	b.n	8001dfc <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001d56:	78bb      	ldrb	r3, [r7, #2]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d120      	bne.n	8001d9e <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001d5c:	78fa      	ldrb	r2, [r7, #3]
 8001d5e:	6879      	ldr	r1, [r7, #4]
 8001d60:	4613      	mov	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4413      	add	r3, r2
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	440b      	add	r3, r1
 8001d6a:	3351      	adds	r3, #81	; 0x51
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d10a      	bne.n	8001d88 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001d72:	78fa      	ldrb	r2, [r7, #3]
 8001d74:	6879      	ldr	r1, [r7, #4]
 8001d76:	4613      	mov	r3, r2
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	4413      	add	r3, r2
 8001d7c:	00db      	lsls	r3, r3, #3
 8001d7e:	440b      	add	r3, r1
 8001d80:	3342      	adds	r3, #66	; 0x42
 8001d82:	2200      	movs	r2, #0
 8001d84:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001d86:	e039      	b.n	8001dfc <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001d88:	78fa      	ldrb	r2, [r7, #3]
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	00db      	lsls	r3, r3, #3
 8001d94:	440b      	add	r3, r1
 8001d96:	3342      	adds	r3, #66	; 0x42
 8001d98:	2202      	movs	r2, #2
 8001d9a:	701a      	strb	r2, [r3, #0]
      break;
 8001d9c:	e02e      	b.n	8001dfc <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001d9e:	78fa      	ldrb	r2, [r7, #3]
 8001da0:	6879      	ldr	r1, [r7, #4]
 8001da2:	4613      	mov	r3, r2
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	4413      	add	r3, r2
 8001da8:	00db      	lsls	r3, r3, #3
 8001daa:	440b      	add	r3, r1
 8001dac:	3350      	adds	r3, #80	; 0x50
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d10a      	bne.n	8001dca <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001db4:	78fa      	ldrb	r2, [r7, #3]
 8001db6:	6879      	ldr	r1, [r7, #4]
 8001db8:	4613      	mov	r3, r2
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	4413      	add	r3, r2
 8001dbe:	00db      	lsls	r3, r3, #3
 8001dc0:	440b      	add	r3, r1
 8001dc2:	3342      	adds	r3, #66	; 0x42
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	701a      	strb	r2, [r3, #0]
      break;
 8001dc8:	e018      	b.n	8001dfc <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001dca:	78fa      	ldrb	r2, [r7, #3]
 8001dcc:	6879      	ldr	r1, [r7, #4]
 8001dce:	4613      	mov	r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	4413      	add	r3, r2
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	440b      	add	r3, r1
 8001dd8:	3342      	adds	r3, #66	; 0x42
 8001dda:	2202      	movs	r2, #2
 8001ddc:	701a      	strb	r2, [r3, #0]
      break;
 8001dde:	e00d      	b.n	8001dfc <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001de0:	78fa      	ldrb	r2, [r7, #3]
 8001de2:	6879      	ldr	r1, [r7, #4]
 8001de4:	4613      	mov	r3, r2
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	4413      	add	r3, r2
 8001dea:	00db      	lsls	r3, r3, #3
 8001dec:	440b      	add	r3, r1
 8001dee:	3342      	adds	r3, #66	; 0x42
 8001df0:	2200      	movs	r2, #0
 8001df2:	701a      	strb	r2, [r3, #0]
      break;
 8001df4:	e002      	b.n	8001dfc <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8001df6:	bf00      	nop
 8001df8:	e000      	b.n	8001dfc <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8001dfa:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001dfc:	78fa      	ldrb	r2, [r7, #3]
 8001dfe:	6879      	ldr	r1, [r7, #4]
 8001e00:	4613      	mov	r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	4413      	add	r3, r2
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	440b      	add	r3, r1
 8001e0a:	3344      	adds	r3, #68	; 0x44
 8001e0c:	697a      	ldr	r2, [r7, #20]
 8001e0e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001e10:	78fa      	ldrb	r2, [r7, #3]
 8001e12:	8b39      	ldrh	r1, [r7, #24]
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	4613      	mov	r3, r2
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	00db      	lsls	r3, r3, #3
 8001e1e:	4403      	add	r3, r0
 8001e20:	3348      	adds	r3, #72	; 0x48
 8001e22:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001e24:	78fa      	ldrb	r2, [r7, #3]
 8001e26:	6879      	ldr	r1, [r7, #4]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	440b      	add	r3, r1
 8001e32:	335c      	adds	r3, #92	; 0x5c
 8001e34:	2200      	movs	r2, #0
 8001e36:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001e38:	78fa      	ldrb	r2, [r7, #3]
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	4413      	add	r3, r2
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	440b      	add	r3, r1
 8001e46:	334c      	adds	r3, #76	; 0x4c
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001e4c:	78fa      	ldrb	r2, [r7, #3]
 8001e4e:	6879      	ldr	r1, [r7, #4]
 8001e50:	4613      	mov	r3, r2
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	4413      	add	r3, r2
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	440b      	add	r3, r1
 8001e5a:	3339      	adds	r3, #57	; 0x39
 8001e5c:	78fa      	ldrb	r2, [r7, #3]
 8001e5e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001e60:	78fa      	ldrb	r2, [r7, #3]
 8001e62:	6879      	ldr	r1, [r7, #4]
 8001e64:	4613      	mov	r3, r2
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	4413      	add	r3, r2
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	440b      	add	r3, r1
 8001e6e:	335d      	adds	r3, #93	; 0x5d
 8001e70:	2200      	movs	r2, #0
 8001e72:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6818      	ldr	r0, [r3, #0]
 8001e78:	78fa      	ldrb	r2, [r7, #3]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	00db      	lsls	r3, r3, #3
 8001e82:	3338      	adds	r3, #56	; 0x38
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	18d1      	adds	r1, r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	691b      	ldr	r3, [r3, #16]
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	461a      	mov	r2, r3
 8001e90:	f003 ff92 	bl	8005db8 <USB_HC_StartXfer>
 8001e94:	4603      	mov	r3, r0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop

08001ea0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f003 fcaf 	bl	800581a <USB_GetMode>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	f040 80f1 	bne.w	80020a6 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f003 fc93 	bl	80057f4 <USB_ReadInterrupts>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f000 80e7 	beq.w	80020a4 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f003 fc8a 	bl	80057f4 <USB_ReadInterrupts>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ee6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001eea:	d104      	bne.n	8001ef6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001ef4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4618      	mov	r0, r3
 8001efc:	f003 fc7a 	bl	80057f4 <USB_ReadInterrupts>
 8001f00:	4603      	mov	r3, r0
 8001f02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001f0a:	d104      	bne.n	8001f16 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001f14:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f003 fc6a 	bl	80057f4 <USB_ReadInterrupts>
 8001f20:	4603      	mov	r3, r0
 8001f22:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f26:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001f2a:	d104      	bne.n	8001f36 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001f34:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f003 fc5a 	bl	80057f4 <USB_ReadInterrupts>
 8001f40:	4603      	mov	r3, r0
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d103      	bne.n	8001f52 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2202      	movs	r2, #2
 8001f50:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f003 fc4c 	bl	80057f4 <USB_ReadInterrupts>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001f62:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f66:	d117      	bne.n	8001f98 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8001f76:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8001f7a:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f006 f8d7 	bl	8008130 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2101      	movs	r1, #1
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f003 fd45 	bl	8005a18 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001f96:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f003 fc29 	bl	80057f4 <USB_ReadInterrupts>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fac:	d102      	bne.n	8001fb4 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f001 f8c8 	bl	8003144 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f003 fc1b 	bl	80057f4 <USB_ReadInterrupts>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	f003 0308 	and.w	r3, r3, #8
 8001fc4:	2b08      	cmp	r3, #8
 8001fc6:	d106      	bne.n	8001fd6 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f006 f895 	bl	80080f8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2208      	movs	r2, #8
 8001fd4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f003 fc0a 	bl	80057f4 <USB_ReadInterrupts>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001fea:	d138      	bne.n	800205e <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f004 f825 	bl	8006040 <USB_HC_ReadInterrupt>
 8001ff6:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	617b      	str	r3, [r7, #20]
 8001ffc:	e025      	b.n	800204a <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	f003 030f 	and.w	r3, r3, #15
 8002004:	68ba      	ldr	r2, [r7, #8]
 8002006:	fa22 f303 	lsr.w	r3, r2, r3
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	2b00      	cmp	r3, #0
 8002010:	d018      	beq.n	8002044 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	015a      	lsls	r2, r3, #5
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	4413      	add	r3, r2
 800201a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002024:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002028:	d106      	bne.n	8002038 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	b2db      	uxtb	r3, r3
 800202e:	4619      	mov	r1, r3
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f000 f8cf 	bl	80021d4 <HCD_HC_IN_IRQHandler>
 8002036:	e005      	b.n	8002044 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	b2db      	uxtb	r3, r3
 800203c:	4619      	mov	r1, r3
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 fc5f 	bl	8002902 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	3301      	adds	r3, #1
 8002048:	617b      	str	r3, [r7, #20]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	697a      	ldr	r2, [r7, #20]
 8002050:	429a      	cmp	r2, r3
 8002052:	d3d4      	bcc.n	8001ffe <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800205c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4618      	mov	r0, r3
 8002064:	f003 fbc6 	bl	80057f4 <USB_ReadInterrupts>
 8002068:	4603      	mov	r3, r0
 800206a:	f003 0310 	and.w	r3, r3, #16
 800206e:	2b10      	cmp	r3, #16
 8002070:	d101      	bne.n	8002076 <HAL_HCD_IRQHandler+0x1d6>
 8002072:	2301      	movs	r3, #1
 8002074:	e000      	b.n	8002078 <HAL_HCD_IRQHandler+0x1d8>
 8002076:	2300      	movs	r3, #0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d014      	beq.n	80020a6 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	699a      	ldr	r2, [r3, #24]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f022 0210 	bic.w	r2, r2, #16
 800208a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f000 ffad 	bl	8002fec <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	699a      	ldr	r2, [r3, #24]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f042 0210 	orr.w	r2, r2, #16
 80020a0:	619a      	str	r2, [r3, #24]
 80020a2:	e000      	b.n	80020a6 <HAL_HCD_IRQHandler+0x206>
      return;
 80020a4:	bf00      	nop
    }
  }
}
 80020a6:	3718      	adds	r7, #24
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d101      	bne.n	80020c2 <HAL_HCD_Start+0x16>
 80020be:	2302      	movs	r3, #2
 80020c0:	e013      	b.n	80020ea <HAL_HCD_Start+0x3e>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2201      	movs	r2, #1
 80020c6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f003 fa9d 	bl	800560e <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2101      	movs	r1, #1
 80020da:	4618      	mov	r0, r3
 80020dc:	f003 fd00 	bl	8005ae0 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b082      	sub	sp, #8
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002100:	2b01      	cmp	r3, #1
 8002102:	d101      	bne.n	8002108 <HAL_HCD_Stop+0x16>
 8002104:	2302      	movs	r3, #2
 8002106:	e00d      	b.n	8002124 <HAL_HCD_Stop+0x32>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4618      	mov	r0, r3
 8002116:	f004 f8df 	bl	80062d8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4618      	mov	r0, r3
 800213a:	f003 fca7 	bl	8005a8c <USB_ResetPort>
 800213e:	4603      	mov	r3, r0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3708      	adds	r7, #8
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	460b      	mov	r3, r1
 8002152:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002154:	78fa      	ldrb	r2, [r7, #3]
 8002156:	6879      	ldr	r1, [r7, #4]
 8002158:	4613      	mov	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	4413      	add	r3, r2
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	440b      	add	r3, r1
 8002162:	335c      	adds	r3, #92	; 0x5c
 8002164:	781b      	ldrb	r3, [r3, #0]
}
 8002166:	4618      	mov	r0, r3
 8002168:	370c      	adds	r7, #12
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr

08002172 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002172:	b480      	push	{r7}
 8002174:	b083      	sub	sp, #12
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
 800217a:	460b      	mov	r3, r1
 800217c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800217e:	78fa      	ldrb	r2, [r7, #3]
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	4613      	mov	r3, r2
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	4413      	add	r3, r2
 8002188:	00db      	lsls	r3, r3, #3
 800218a:	440b      	add	r3, r1
 800218c:	334c      	adds	r3, #76	; 0x4c
 800218e:	681b      	ldr	r3, [r3, #0]
}
 8002190:	4618      	mov	r0, r3
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4618      	mov	r0, r3
 80021aa:	f003 fce9 	bl	8005b80 <USB_GetCurrentFrame>
 80021ae:	4603      	mov	r3, r0
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3708      	adds	r7, #8
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f003 fcc4 	bl	8005b52 <USB_GetHostSpeed>
 80021ca:	4603      	mov	r3, r0
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	460b      	mov	r3, r1
 80021de:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80021ea:	78fb      	ldrb	r3, [r7, #3]
 80021ec:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	015a      	lsls	r2, r3, #5
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	4413      	add	r3, r2
 80021f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f003 0304 	and.w	r3, r3, #4
 8002200:	2b04      	cmp	r3, #4
 8002202:	d119      	bne.n	8002238 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	015a      	lsls	r2, r3, #5
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	4413      	add	r3, r2
 800220c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002210:	461a      	mov	r2, r3
 8002212:	2304      	movs	r3, #4
 8002214:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	015a      	lsls	r2, r3, #5
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	4413      	add	r3, r2
 800221e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	68fa      	ldr	r2, [r7, #12]
 8002226:	0151      	lsls	r1, r2, #5
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	440a      	add	r2, r1
 800222c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002230:	f043 0302 	orr.w	r3, r3, #2
 8002234:	60d3      	str	r3, [r2, #12]
 8002236:	e095      	b.n	8002364 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	015a      	lsls	r2, r3, #5
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	4413      	add	r3, r2
 8002240:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f003 0320 	and.w	r3, r3, #32
 800224a:	2b20      	cmp	r3, #32
 800224c:	d109      	bne.n	8002262 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	015a      	lsls	r2, r3, #5
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	4413      	add	r3, r2
 8002256:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800225a:	461a      	mov	r2, r3
 800225c:	2320      	movs	r3, #32
 800225e:	6093      	str	r3, [r2, #8]
 8002260:	e080      	b.n	8002364 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	015a      	lsls	r2, r3, #5
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	4413      	add	r3, r2
 800226a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f003 0308 	and.w	r3, r3, #8
 8002274:	2b08      	cmp	r3, #8
 8002276:	d134      	bne.n	80022e2 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	015a      	lsls	r2, r3, #5
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	4413      	add	r3, r2
 8002280:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	68fa      	ldr	r2, [r7, #12]
 8002288:	0151      	lsls	r1, r2, #5
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	440a      	add	r2, r1
 800228e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002292:	f043 0302 	orr.w	r3, r3, #2
 8002296:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8002298:	6879      	ldr	r1, [r7, #4]
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	4613      	mov	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	4413      	add	r3, r2
 80022a2:	00db      	lsls	r3, r3, #3
 80022a4:	440b      	add	r3, r1
 80022a6:	335d      	adds	r3, #93	; 0x5d
 80022a8:	2205      	movs	r2, #5
 80022aa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	015a      	lsls	r2, r3, #5
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	4413      	add	r3, r2
 80022b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022b8:	461a      	mov	r2, r3
 80022ba:	2310      	movs	r3, #16
 80022bc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	015a      	lsls	r2, r3, #5
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	4413      	add	r3, r2
 80022c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ca:	461a      	mov	r2, r3
 80022cc:	2308      	movs	r3, #8
 80022ce:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	68fa      	ldr	r2, [r7, #12]
 80022d6:	b2d2      	uxtb	r2, r2
 80022d8:	4611      	mov	r1, r2
 80022da:	4618      	mov	r0, r3
 80022dc:	f003 fec1 	bl	8006062 <USB_HC_Halt>
 80022e0:	e040      	b.n	8002364 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	015a      	lsls	r2, r3, #5
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	4413      	add	r3, r2
 80022ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022f8:	d134      	bne.n	8002364 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	015a      	lsls	r2, r3, #5
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	4413      	add	r3, r2
 8002302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	0151      	lsls	r1, r2, #5
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	440a      	add	r2, r1
 8002310:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002314:	f043 0302 	orr.w	r3, r3, #2
 8002318:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	b2d2      	uxtb	r2, r2
 8002322:	4611      	mov	r1, r2
 8002324:	4618      	mov	r0, r3
 8002326:	f003 fe9c 	bl	8006062 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	015a      	lsls	r2, r3, #5
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	4413      	add	r3, r2
 8002332:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002336:	461a      	mov	r2, r3
 8002338:	2310      	movs	r3, #16
 800233a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800233c:	6879      	ldr	r1, [r7, #4]
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	4613      	mov	r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	00db      	lsls	r3, r3, #3
 8002348:	440b      	add	r3, r1
 800234a:	335d      	adds	r3, #93	; 0x5d
 800234c:	2208      	movs	r2, #8
 800234e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	015a      	lsls	r2, r3, #5
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	4413      	add	r3, r2
 8002358:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800235c:	461a      	mov	r2, r3
 800235e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002362:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	015a      	lsls	r2, r3, #5
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	4413      	add	r3, r2
 800236c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002376:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800237a:	d122      	bne.n	80023c2 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	015a      	lsls	r2, r3, #5
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	4413      	add	r3, r2
 8002384:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	68fa      	ldr	r2, [r7, #12]
 800238c:	0151      	lsls	r1, r2, #5
 800238e:	693a      	ldr	r2, [r7, #16]
 8002390:	440a      	add	r2, r1
 8002392:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002396:	f043 0302 	orr.w	r3, r3, #2
 800239a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	b2d2      	uxtb	r2, r2
 80023a4:	4611      	mov	r1, r2
 80023a6:	4618      	mov	r0, r3
 80023a8:	f003 fe5b 	bl	8006062 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	015a      	lsls	r2, r3, #5
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	4413      	add	r3, r2
 80023b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023b8:	461a      	mov	r2, r3
 80023ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023be:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80023c0:	e29b      	b.n	80028fa <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	015a      	lsls	r2, r3, #5
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	4413      	add	r3, r2
 80023ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	f040 80c1 	bne.w	800255c <HCD_HC_IN_IRQHandler+0x388>
    if (hhcd->Init.dma_enable != 0U)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	691b      	ldr	r3, [r3, #16]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d01b      	beq.n	800241a <HCD_HC_IN_IRQHandler+0x246>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	4613      	mov	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4413      	add	r3, r2
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	440b      	add	r3, r1
 80023f0:	3348      	adds	r3, #72	; 0x48
 80023f2:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	0159      	lsls	r1, r3, #5
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	440b      	add	r3, r1
 80023fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002400:	691b      	ldr	r3, [r3, #16]
 8002402:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8002406:	1ad1      	subs	r1, r2, r3
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	4613      	mov	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	4413      	add	r3, r2
 8002412:	00db      	lsls	r3, r3, #3
 8002414:	4403      	add	r3, r0
 8002416:	334c      	adds	r3, #76	; 0x4c
 8002418:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	4613      	mov	r3, r2
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	4413      	add	r3, r2
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	440b      	add	r3, r1
 8002428:	335d      	adds	r3, #93	; 0x5d
 800242a:	2201      	movs	r2, #1
 800242c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800242e:	6879      	ldr	r1, [r7, #4]
 8002430:	68fa      	ldr	r2, [r7, #12]
 8002432:	4613      	mov	r3, r2
 8002434:	009b      	lsls	r3, r3, #2
 8002436:	4413      	add	r3, r2
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	440b      	add	r3, r1
 800243c:	3358      	adds	r3, #88	; 0x58
 800243e:	2200      	movs	r2, #0
 8002440:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	015a      	lsls	r2, r3, #5
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	4413      	add	r3, r2
 800244a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800244e:	461a      	mov	r2, r3
 8002450:	2301      	movs	r3, #1
 8002452:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002454:	6879      	ldr	r1, [r7, #4]
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	4613      	mov	r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	4413      	add	r3, r2
 800245e:	00db      	lsls	r3, r3, #3
 8002460:	440b      	add	r3, r1
 8002462:	333f      	adds	r3, #63	; 0x3f
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00a      	beq.n	8002480 <HCD_HC_IN_IRQHandler+0x2ac>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	68fa      	ldr	r2, [r7, #12]
 800246e:	4613      	mov	r3, r2
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	4413      	add	r3, r2
 8002474:	00db      	lsls	r3, r3, #3
 8002476:	440b      	add	r3, r1
 8002478:	333f      	adds	r3, #63	; 0x3f
 800247a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800247c:	2b02      	cmp	r3, #2
 800247e:	d121      	bne.n	80024c4 <HCD_HC_IN_IRQHandler+0x2f0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	015a      	lsls	r2, r3, #5
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	4413      	add	r3, r2
 8002488:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	0151      	lsls	r1, r2, #5
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	440a      	add	r2, r1
 8002496:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800249a:	f043 0302 	orr.w	r3, r3, #2
 800249e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68fa      	ldr	r2, [r7, #12]
 80024a6:	b2d2      	uxtb	r2, r2
 80024a8:	4611      	mov	r1, r2
 80024aa:	4618      	mov	r0, r3
 80024ac:	f003 fdd9 	bl	8006062 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	015a      	lsls	r2, r3, #5
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	4413      	add	r3, r2
 80024b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024bc:	461a      	mov	r2, r3
 80024be:	2310      	movs	r3, #16
 80024c0:	6093      	str	r3, [r2, #8]
 80024c2:	e034      	b.n	800252e <HCD_HC_IN_IRQHandler+0x35a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80024c4:	6879      	ldr	r1, [r7, #4]
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	4613      	mov	r3, r2
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	4413      	add	r3, r2
 80024ce:	00db      	lsls	r3, r3, #3
 80024d0:	440b      	add	r3, r1
 80024d2:	333f      	adds	r3, #63	; 0x3f
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	2b03      	cmp	r3, #3
 80024d8:	d129      	bne.n	800252e <HCD_HC_IN_IRQHandler+0x35a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	015a      	lsls	r2, r3, #5
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	4413      	add	r3, r2
 80024e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	68fa      	ldr	r2, [r7, #12]
 80024ea:	0151      	lsls	r1, r2, #5
 80024ec:	693a      	ldr	r2, [r7, #16]
 80024ee:	440a      	add	r2, r1
 80024f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80024f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80024f8:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80024fa:	6879      	ldr	r1, [r7, #4]
 80024fc:	68fa      	ldr	r2, [r7, #12]
 80024fe:	4613      	mov	r3, r2
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	4413      	add	r3, r2
 8002504:	00db      	lsls	r3, r3, #3
 8002506:	440b      	add	r3, r1
 8002508:	335c      	adds	r3, #92	; 0x5c
 800250a:	2201      	movs	r2, #1
 800250c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	b2d8      	uxtb	r0, r3
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	4613      	mov	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	00db      	lsls	r3, r3, #3
 800251e:	440b      	add	r3, r1
 8002520:	335c      	adds	r3, #92	; 0x5c
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	461a      	mov	r2, r3
 8002526:	4601      	mov	r1, r0
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f005 fe0f 	bl	800814c <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 800252e:	6879      	ldr	r1, [r7, #4]
 8002530:	68fa      	ldr	r2, [r7, #12]
 8002532:	4613      	mov	r3, r2
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	4413      	add	r3, r2
 8002538:	00db      	lsls	r3, r3, #3
 800253a:	440b      	add	r3, r1
 800253c:	3350      	adds	r3, #80	; 0x50
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	f083 0301 	eor.w	r3, r3, #1
 8002544:	b2d8      	uxtb	r0, r3
 8002546:	6879      	ldr	r1, [r7, #4]
 8002548:	68fa      	ldr	r2, [r7, #12]
 800254a:	4613      	mov	r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	4413      	add	r3, r2
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	440b      	add	r3, r1
 8002554:	3350      	adds	r3, #80	; 0x50
 8002556:	4602      	mov	r2, r0
 8002558:	701a      	strb	r2, [r3, #0]
}
 800255a:	e1ce      	b.n	80028fa <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	015a      	lsls	r2, r3, #5
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	4413      	add	r3, r2
 8002564:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f003 0302 	and.w	r3, r3, #2
 800256e:	2b02      	cmp	r3, #2
 8002570:	f040 80f1 	bne.w	8002756 <HCD_HC_IN_IRQHandler+0x582>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	015a      	lsls	r2, r3, #5
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	4413      	add	r3, r2
 800257c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	0151      	lsls	r1, r2, #5
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	440a      	add	r2, r1
 800258a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800258e:	f023 0302 	bic.w	r3, r3, #2
 8002592:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002594:	6879      	ldr	r1, [r7, #4]
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	4613      	mov	r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	4413      	add	r3, r2
 800259e:	00db      	lsls	r3, r3, #3
 80025a0:	440b      	add	r3, r1
 80025a2:	335d      	adds	r3, #93	; 0x5d
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d10a      	bne.n	80025c0 <HCD_HC_IN_IRQHandler+0x3ec>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	68fa      	ldr	r2, [r7, #12]
 80025ae:	4613      	mov	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	00db      	lsls	r3, r3, #3
 80025b6:	440b      	add	r3, r1
 80025b8:	335c      	adds	r3, #92	; 0x5c
 80025ba:	2201      	movs	r2, #1
 80025bc:	701a      	strb	r2, [r3, #0]
 80025be:	e0b0      	b.n	8002722 <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80025c0:	6879      	ldr	r1, [r7, #4]
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	4613      	mov	r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	4413      	add	r3, r2
 80025ca:	00db      	lsls	r3, r3, #3
 80025cc:	440b      	add	r3, r1
 80025ce:	335d      	adds	r3, #93	; 0x5d
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	2b05      	cmp	r3, #5
 80025d4:	d10a      	bne.n	80025ec <HCD_HC_IN_IRQHandler+0x418>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80025d6:	6879      	ldr	r1, [r7, #4]
 80025d8:	68fa      	ldr	r2, [r7, #12]
 80025da:	4613      	mov	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	4413      	add	r3, r2
 80025e0:	00db      	lsls	r3, r3, #3
 80025e2:	440b      	add	r3, r1
 80025e4:	335c      	adds	r3, #92	; 0x5c
 80025e6:	2205      	movs	r2, #5
 80025e8:	701a      	strb	r2, [r3, #0]
 80025ea:	e09a      	b.n	8002722 <HCD_HC_IN_IRQHandler+0x54e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80025ec:	6879      	ldr	r1, [r7, #4]
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	4613      	mov	r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	4413      	add	r3, r2
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	440b      	add	r3, r1
 80025fa:	335d      	adds	r3, #93	; 0x5d
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	2b06      	cmp	r3, #6
 8002600:	d00a      	beq.n	8002618 <HCD_HC_IN_IRQHandler+0x444>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002602:	6879      	ldr	r1, [r7, #4]
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	4613      	mov	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	00db      	lsls	r3, r3, #3
 800260e:	440b      	add	r3, r1
 8002610:	335d      	adds	r3, #93	; 0x5d
 8002612:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002614:	2b08      	cmp	r3, #8
 8002616:	d156      	bne.n	80026c6 <HCD_HC_IN_IRQHandler+0x4f2>
      hhcd->hc[ch_num].ErrCnt++;
 8002618:	6879      	ldr	r1, [r7, #4]
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	4613      	mov	r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	4413      	add	r3, r2
 8002622:	00db      	lsls	r3, r3, #3
 8002624:	440b      	add	r3, r1
 8002626:	3358      	adds	r3, #88	; 0x58
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	1c59      	adds	r1, r3, #1
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	4613      	mov	r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	4413      	add	r3, r2
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	4403      	add	r3, r0
 800263a:	3358      	adds	r3, #88	; 0x58
 800263c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800263e:	6879      	ldr	r1, [r7, #4]
 8002640:	68fa      	ldr	r2, [r7, #12]
 8002642:	4613      	mov	r3, r2
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	4413      	add	r3, r2
 8002648:	00db      	lsls	r3, r3, #3
 800264a:	440b      	add	r3, r1
 800264c:	3358      	adds	r3, #88	; 0x58
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2b03      	cmp	r3, #3
 8002652:	d914      	bls.n	800267e <HCD_HC_IN_IRQHandler+0x4aa>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002654:	6879      	ldr	r1, [r7, #4]
 8002656:	68fa      	ldr	r2, [r7, #12]
 8002658:	4613      	mov	r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	4413      	add	r3, r2
 800265e:	00db      	lsls	r3, r3, #3
 8002660:	440b      	add	r3, r1
 8002662:	3358      	adds	r3, #88	; 0x58
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002668:	6879      	ldr	r1, [r7, #4]
 800266a:	68fa      	ldr	r2, [r7, #12]
 800266c:	4613      	mov	r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	4413      	add	r3, r2
 8002672:	00db      	lsls	r3, r3, #3
 8002674:	440b      	add	r3, r1
 8002676:	335c      	adds	r3, #92	; 0x5c
 8002678:	2204      	movs	r2, #4
 800267a:	701a      	strb	r2, [r3, #0]
 800267c:	e009      	b.n	8002692 <HCD_HC_IN_IRQHandler+0x4be>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	68fa      	ldr	r2, [r7, #12]
 8002682:	4613      	mov	r3, r2
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	4413      	add	r3, r2
 8002688:	00db      	lsls	r3, r3, #3
 800268a:	440b      	add	r3, r1
 800268c:	335c      	adds	r3, #92	; 0x5c
 800268e:	2202      	movs	r2, #2
 8002690:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	015a      	lsls	r2, r3, #5
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	4413      	add	r3, r2
 800269a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80026a8:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80026b0:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	015a      	lsls	r2, r3, #5
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	4413      	add	r3, r2
 80026ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026be:	461a      	mov	r2, r3
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	6013      	str	r3, [r2, #0]
 80026c4:	e02d      	b.n	8002722 <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	68fa      	ldr	r2, [r7, #12]
 80026ca:	4613      	mov	r3, r2
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	4413      	add	r3, r2
 80026d0:	00db      	lsls	r3, r3, #3
 80026d2:	440b      	add	r3, r1
 80026d4:	335d      	adds	r3, #93	; 0x5d
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	2b03      	cmp	r3, #3
 80026da:	d122      	bne.n	8002722 <HCD_HC_IN_IRQHandler+0x54e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80026dc:	6879      	ldr	r1, [r7, #4]
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	4613      	mov	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4413      	add	r3, r2
 80026e6:	00db      	lsls	r3, r3, #3
 80026e8:	440b      	add	r3, r1
 80026ea:	335c      	adds	r3, #92	; 0x5c
 80026ec:	2202      	movs	r2, #2
 80026ee:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	015a      	lsls	r2, r3, #5
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	4413      	add	r3, r2
 80026f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002706:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800270e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	015a      	lsls	r2, r3, #5
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	4413      	add	r3, r2
 8002718:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800271c:	461a      	mov	r2, r3
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	015a      	lsls	r2, r3, #5
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	4413      	add	r3, r2
 800272a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800272e:	461a      	mov	r2, r3
 8002730:	2302      	movs	r3, #2
 8002732:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	b2d8      	uxtb	r0, r3
 8002738:	6879      	ldr	r1, [r7, #4]
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	4613      	mov	r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	4413      	add	r3, r2
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	440b      	add	r3, r1
 8002746:	335c      	adds	r3, #92	; 0x5c
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	461a      	mov	r2, r3
 800274c:	4601      	mov	r1, r0
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f005 fcfc 	bl	800814c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002754:	e0d1      	b.n	80028fa <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	015a      	lsls	r2, r3, #5
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	4413      	add	r3, r2
 800275e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002768:	2b80      	cmp	r3, #128	; 0x80
 800276a:	d13e      	bne.n	80027ea <HCD_HC_IN_IRQHandler+0x616>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	015a      	lsls	r2, r3, #5
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	4413      	add	r3, r2
 8002774:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	0151      	lsls	r1, r2, #5
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	440a      	add	r2, r1
 8002782:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002786:	f043 0302 	orr.w	r3, r3, #2
 800278a:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 800278c:	6879      	ldr	r1, [r7, #4]
 800278e:	68fa      	ldr	r2, [r7, #12]
 8002790:	4613      	mov	r3, r2
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	4413      	add	r3, r2
 8002796:	00db      	lsls	r3, r3, #3
 8002798:	440b      	add	r3, r1
 800279a:	3358      	adds	r3, #88	; 0x58
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	1c59      	adds	r1, r3, #1
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	4613      	mov	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4413      	add	r3, r2
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	4403      	add	r3, r0
 80027ae:	3358      	adds	r3, #88	; 0x58
 80027b0:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80027b2:	6879      	ldr	r1, [r7, #4]
 80027b4:	68fa      	ldr	r2, [r7, #12]
 80027b6:	4613      	mov	r3, r2
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	4413      	add	r3, r2
 80027bc:	00db      	lsls	r3, r3, #3
 80027be:	440b      	add	r3, r1
 80027c0:	335d      	adds	r3, #93	; 0x5d
 80027c2:	2206      	movs	r2, #6
 80027c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	b2d2      	uxtb	r2, r2
 80027ce:	4611      	mov	r1, r2
 80027d0:	4618      	mov	r0, r3
 80027d2:	f003 fc46 	bl	8006062 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	015a      	lsls	r2, r3, #5
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	4413      	add	r3, r2
 80027de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027e2:	461a      	mov	r2, r3
 80027e4:	2380      	movs	r3, #128	; 0x80
 80027e6:	6093      	str	r3, [r2, #8]
}
 80027e8:	e087      	b.n	80028fa <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	015a      	lsls	r2, r3, #5
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	4413      	add	r3, r2
 80027f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f003 0310 	and.w	r3, r3, #16
 80027fc:	2b10      	cmp	r3, #16
 80027fe:	d17c      	bne.n	80028fa <HCD_HC_IN_IRQHandler+0x726>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002800:	6879      	ldr	r1, [r7, #4]
 8002802:	68fa      	ldr	r2, [r7, #12]
 8002804:	4613      	mov	r3, r2
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	4413      	add	r3, r2
 800280a:	00db      	lsls	r3, r3, #3
 800280c:	440b      	add	r3, r1
 800280e:	333f      	adds	r3, #63	; 0x3f
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	2b03      	cmp	r3, #3
 8002814:	d122      	bne.n	800285c <HCD_HC_IN_IRQHandler+0x688>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002816:	6879      	ldr	r1, [r7, #4]
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	4613      	mov	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4413      	add	r3, r2
 8002820:	00db      	lsls	r3, r3, #3
 8002822:	440b      	add	r3, r1
 8002824:	3358      	adds	r3, #88	; 0x58
 8002826:	2200      	movs	r2, #0
 8002828:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	015a      	lsls	r2, r3, #5
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	4413      	add	r3, r2
 8002832:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	0151      	lsls	r1, r2, #5
 800283c:	693a      	ldr	r2, [r7, #16]
 800283e:	440a      	add	r2, r1
 8002840:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002844:	f043 0302 	orr.w	r3, r3, #2
 8002848:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	b2d2      	uxtb	r2, r2
 8002852:	4611      	mov	r1, r2
 8002854:	4618      	mov	r0, r3
 8002856:	f003 fc04 	bl	8006062 <USB_HC_Halt>
 800285a:	e045      	b.n	80028e8 <HCD_HC_IN_IRQHandler+0x714>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800285c:	6879      	ldr	r1, [r7, #4]
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	4613      	mov	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4413      	add	r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	440b      	add	r3, r1
 800286a:	333f      	adds	r3, #63	; 0x3f
 800286c:	781b      	ldrb	r3, [r3, #0]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00a      	beq.n	8002888 <HCD_HC_IN_IRQHandler+0x6b4>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002872:	6879      	ldr	r1, [r7, #4]
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	4613      	mov	r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	4413      	add	r3, r2
 800287c:	00db      	lsls	r3, r3, #3
 800287e:	440b      	add	r3, r1
 8002880:	333f      	adds	r3, #63	; 0x3f
 8002882:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002884:	2b02      	cmp	r3, #2
 8002886:	d12f      	bne.n	80028e8 <HCD_HC_IN_IRQHandler+0x714>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002888:	6879      	ldr	r1, [r7, #4]
 800288a:	68fa      	ldr	r2, [r7, #12]
 800288c:	4613      	mov	r3, r2
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	4413      	add	r3, r2
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	440b      	add	r3, r1
 8002896:	3358      	adds	r3, #88	; 0x58
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d121      	bne.n	80028e8 <HCD_HC_IN_IRQHandler+0x714>
        hhcd->hc[ch_num].state = HC_NAK;
 80028a4:	6879      	ldr	r1, [r7, #4]
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	4613      	mov	r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	4413      	add	r3, r2
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	440b      	add	r3, r1
 80028b2:	335d      	adds	r3, #93	; 0x5d
 80028b4:	2203      	movs	r2, #3
 80028b6:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	015a      	lsls	r2, r3, #5
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	4413      	add	r3, r2
 80028c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	68fa      	ldr	r2, [r7, #12]
 80028c8:	0151      	lsls	r1, r2, #5
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	440a      	add	r2, r1
 80028ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80028d2:	f043 0302 	orr.w	r3, r3, #2
 80028d6:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	68fa      	ldr	r2, [r7, #12]
 80028de:	b2d2      	uxtb	r2, r2
 80028e0:	4611      	mov	r1, r2
 80028e2:	4618      	mov	r0, r3
 80028e4:	f003 fbbd 	bl	8006062 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	015a      	lsls	r2, r3, #5
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	4413      	add	r3, r2
 80028f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028f4:	461a      	mov	r2, r3
 80028f6:	2310      	movs	r3, #16
 80028f8:	6093      	str	r3, [r2, #8]
}
 80028fa:	bf00      	nop
 80028fc:	3718      	adds	r7, #24
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b086      	sub	sp, #24
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
 800290a:	460b      	mov	r3, r1
 800290c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002918:	78fb      	ldrb	r3, [r7, #3]
 800291a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	015a      	lsls	r2, r3, #5
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	4413      	add	r3, r2
 8002924:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 0304 	and.w	r3, r3, #4
 800292e:	2b04      	cmp	r3, #4
 8002930:	d119      	bne.n	8002966 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	015a      	lsls	r2, r3, #5
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	4413      	add	r3, r2
 800293a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800293e:	461a      	mov	r2, r3
 8002940:	2304      	movs	r3, #4
 8002942:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	015a      	lsls	r2, r3, #5
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	4413      	add	r3, r2
 800294c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	68fa      	ldr	r2, [r7, #12]
 8002954:	0151      	lsls	r1, r2, #5
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	440a      	add	r2, r1
 800295a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800295e:	f043 0302 	orr.w	r3, r3, #2
 8002962:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8002964:	e33e      	b.n	8002fe4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	015a      	lsls	r2, r3, #5
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	4413      	add	r3, r2
 800296e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f003 0320 	and.w	r3, r3, #32
 8002978:	2b20      	cmp	r3, #32
 800297a:	d141      	bne.n	8002a00 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	015a      	lsls	r2, r3, #5
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	4413      	add	r3, r2
 8002984:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002988:	461a      	mov	r2, r3
 800298a:	2320      	movs	r3, #32
 800298c:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800298e:	6879      	ldr	r1, [r7, #4]
 8002990:	68fa      	ldr	r2, [r7, #12]
 8002992:	4613      	mov	r3, r2
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	4413      	add	r3, r2
 8002998:	00db      	lsls	r3, r3, #3
 800299a:	440b      	add	r3, r1
 800299c:	333d      	adds	r3, #61	; 0x3d
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	f040 831f 	bne.w	8002fe4 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 80029a6:	6879      	ldr	r1, [r7, #4]
 80029a8:	68fa      	ldr	r2, [r7, #12]
 80029aa:	4613      	mov	r3, r2
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4413      	add	r3, r2
 80029b0:	00db      	lsls	r3, r3, #3
 80029b2:	440b      	add	r3, r1
 80029b4:	333d      	adds	r3, #61	; 0x3d
 80029b6:	2200      	movs	r2, #0
 80029b8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	68fa      	ldr	r2, [r7, #12]
 80029be:	4613      	mov	r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	4413      	add	r3, r2
 80029c4:	00db      	lsls	r3, r3, #3
 80029c6:	440b      	add	r3, r1
 80029c8:	335c      	adds	r3, #92	; 0x5c
 80029ca:	2202      	movs	r2, #2
 80029cc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	015a      	lsls	r2, r3, #5
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	4413      	add	r3, r2
 80029d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	0151      	lsls	r1, r2, #5
 80029e0:	693a      	ldr	r2, [r7, #16]
 80029e2:	440a      	add	r2, r1
 80029e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80029e8:	f043 0302 	orr.w	r3, r3, #2
 80029ec:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	b2d2      	uxtb	r2, r2
 80029f6:	4611      	mov	r1, r2
 80029f8:	4618      	mov	r0, r3
 80029fa:	f003 fb32 	bl	8006062 <USB_HC_Halt>
}
 80029fe:	e2f1      	b.n	8002fe4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	015a      	lsls	r2, r3, #5
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	4413      	add	r3, r2
 8002a08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a12:	2b40      	cmp	r3, #64	; 0x40
 8002a14:	d13f      	bne.n	8002a96 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	68fa      	ldr	r2, [r7, #12]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	4413      	add	r3, r2
 8002a20:	00db      	lsls	r3, r3, #3
 8002a22:	440b      	add	r3, r1
 8002a24:	335d      	adds	r3, #93	; 0x5d
 8002a26:	2204      	movs	r2, #4
 8002a28:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002a2a:	6879      	ldr	r1, [r7, #4]
 8002a2c:	68fa      	ldr	r2, [r7, #12]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	4413      	add	r3, r2
 8002a34:	00db      	lsls	r3, r3, #3
 8002a36:	440b      	add	r3, r1
 8002a38:	333d      	adds	r3, #61	; 0x3d
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002a3e:	6879      	ldr	r1, [r7, #4]
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	4613      	mov	r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	00db      	lsls	r3, r3, #3
 8002a4a:	440b      	add	r3, r1
 8002a4c:	3358      	adds	r3, #88	; 0x58
 8002a4e:	2200      	movs	r2, #0
 8002a50:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	015a      	lsls	r2, r3, #5
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	4413      	add	r3, r2
 8002a5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	68fa      	ldr	r2, [r7, #12]
 8002a62:	0151      	lsls	r1, r2, #5
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	440a      	add	r2, r1
 8002a68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a6c:	f043 0302 	orr.w	r3, r3, #2
 8002a70:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	b2d2      	uxtb	r2, r2
 8002a7a:	4611      	mov	r1, r2
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f003 faf0 	bl	8006062 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	015a      	lsls	r2, r3, #5
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	4413      	add	r3, r2
 8002a8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a8e:	461a      	mov	r2, r3
 8002a90:	2340      	movs	r3, #64	; 0x40
 8002a92:	6093      	str	r3, [r2, #8]
}
 8002a94:	e2a6      	b.n	8002fe4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	015a      	lsls	r2, r3, #5
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	4413      	add	r3, r2
 8002a9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002aa8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002aac:	d122      	bne.n	8002af4 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	015a      	lsls	r2, r3, #5
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	68fa      	ldr	r2, [r7, #12]
 8002abe:	0151      	lsls	r1, r2, #5
 8002ac0:	693a      	ldr	r2, [r7, #16]
 8002ac2:	440a      	add	r2, r1
 8002ac4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002ac8:	f043 0302 	orr.w	r3, r3, #2
 8002acc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	b2d2      	uxtb	r2, r2
 8002ad6:	4611      	mov	r1, r2
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f003 fac2 	bl	8006062 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	015a      	lsls	r2, r3, #5
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	4413      	add	r3, r2
 8002ae6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002aea:	461a      	mov	r2, r3
 8002aec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002af0:	6093      	str	r3, [r2, #8]
}
 8002af2:	e277      	b.n	8002fe4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	015a      	lsls	r2, r3, #5
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	4413      	add	r3, r2
 8002afc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d135      	bne.n	8002b76 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002b0a:	6879      	ldr	r1, [r7, #4]
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	4413      	add	r3, r2
 8002b14:	00db      	lsls	r3, r3, #3
 8002b16:	440b      	add	r3, r1
 8002b18:	3358      	adds	r3, #88	; 0x58
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	015a      	lsls	r2, r3, #5
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	4413      	add	r3, r2
 8002b26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	0151      	lsls	r1, r2, #5
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	440a      	add	r2, r1
 8002b34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002b38:	f043 0302 	orr.w	r3, r3, #2
 8002b3c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	b2d2      	uxtb	r2, r2
 8002b46:	4611      	mov	r1, r2
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f003 fa8a 	bl	8006062 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	015a      	lsls	r2, r3, #5
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	4413      	add	r3, r2
 8002b56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002b60:	6879      	ldr	r1, [r7, #4]
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	4613      	mov	r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	4413      	add	r3, r2
 8002b6a:	00db      	lsls	r3, r3, #3
 8002b6c:	440b      	add	r3, r1
 8002b6e:	335d      	adds	r3, #93	; 0x5d
 8002b70:	2201      	movs	r2, #1
 8002b72:	701a      	strb	r2, [r3, #0]
}
 8002b74:	e236      	b.n	8002fe4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	015a      	lsls	r2, r3, #5
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	4413      	add	r3, r2
 8002b7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f003 0308 	and.w	r3, r3, #8
 8002b88:	2b08      	cmp	r3, #8
 8002b8a:	d12b      	bne.n	8002be4 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	015a      	lsls	r2, r3, #5
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	4413      	add	r3, r2
 8002b94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b98:	461a      	mov	r2, r3
 8002b9a:	2308      	movs	r3, #8
 8002b9c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	015a      	lsls	r2, r3, #5
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	68fa      	ldr	r2, [r7, #12]
 8002bae:	0151      	lsls	r1, r2, #5
 8002bb0:	693a      	ldr	r2, [r7, #16]
 8002bb2:	440a      	add	r2, r1
 8002bb4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002bb8:	f043 0302 	orr.w	r3, r3, #2
 8002bbc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	68fa      	ldr	r2, [r7, #12]
 8002bc4:	b2d2      	uxtb	r2, r2
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f003 fa4a 	bl	8006062 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8002bce:	6879      	ldr	r1, [r7, #4]
 8002bd0:	68fa      	ldr	r2, [r7, #12]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	4413      	add	r3, r2
 8002bd8:	00db      	lsls	r3, r3, #3
 8002bda:	440b      	add	r3, r1
 8002bdc:	335d      	adds	r3, #93	; 0x5d
 8002bde:	2205      	movs	r2, #5
 8002be0:	701a      	strb	r2, [r3, #0]
}
 8002be2:	e1ff      	b.n	8002fe4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	015a      	lsls	r2, r3, #5
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	4413      	add	r3, r2
 8002bec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	f003 0310 	and.w	r3, r3, #16
 8002bf6:	2b10      	cmp	r3, #16
 8002bf8:	d155      	bne.n	8002ca6 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002bfa:	6879      	ldr	r1, [r7, #4]
 8002bfc:	68fa      	ldr	r2, [r7, #12]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	4413      	add	r3, r2
 8002c04:	00db      	lsls	r3, r3, #3
 8002c06:	440b      	add	r3, r1
 8002c08:	3358      	adds	r3, #88	; 0x58
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002c0e:	6879      	ldr	r1, [r7, #4]
 8002c10:	68fa      	ldr	r2, [r7, #12]
 8002c12:	4613      	mov	r3, r2
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	4413      	add	r3, r2
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	440b      	add	r3, r1
 8002c1c:	335d      	adds	r3, #93	; 0x5d
 8002c1e:	2203      	movs	r2, #3
 8002c20:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	4613      	mov	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4413      	add	r3, r2
 8002c2c:	00db      	lsls	r3, r3, #3
 8002c2e:	440b      	add	r3, r1
 8002c30:	333d      	adds	r3, #61	; 0x3d
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d114      	bne.n	8002c62 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8002c38:	6879      	ldr	r1, [r7, #4]
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	4413      	add	r3, r2
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	440b      	add	r3, r1
 8002c46:	333c      	adds	r3, #60	; 0x3c
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d109      	bne.n	8002c62 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8002c4e:	6879      	ldr	r1, [r7, #4]
 8002c50:	68fa      	ldr	r2, [r7, #12]
 8002c52:	4613      	mov	r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4413      	add	r3, r2
 8002c58:	00db      	lsls	r3, r3, #3
 8002c5a:	440b      	add	r3, r1
 8002c5c:	333d      	adds	r3, #61	; 0x3d
 8002c5e:	2201      	movs	r2, #1
 8002c60:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	015a      	lsls	r2, r3, #5
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	4413      	add	r3, r2
 8002c6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	0151      	lsls	r1, r2, #5
 8002c74:	693a      	ldr	r2, [r7, #16]
 8002c76:	440a      	add	r2, r1
 8002c78:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002c7c:	f043 0302 	orr.w	r3, r3, #2
 8002c80:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	b2d2      	uxtb	r2, r2
 8002c8a:	4611      	mov	r1, r2
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f003 f9e8 	bl	8006062 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	015a      	lsls	r2, r3, #5
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	4413      	add	r3, r2
 8002c9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	2310      	movs	r3, #16
 8002ca2:	6093      	str	r3, [r2, #8]
}
 8002ca4:	e19e      	b.n	8002fe4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	015a      	lsls	r2, r3, #5
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	4413      	add	r3, r2
 8002cae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cb8:	2b80      	cmp	r3, #128	; 0x80
 8002cba:	d12b      	bne.n	8002d14 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	015a      	lsls	r2, r3, #5
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	4413      	add	r3, r2
 8002cc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cc8:	68db      	ldr	r3, [r3, #12]
 8002cca:	68fa      	ldr	r2, [r7, #12]
 8002ccc:	0151      	lsls	r1, r2, #5
 8002cce:	693a      	ldr	r2, [r7, #16]
 8002cd0:	440a      	add	r2, r1
 8002cd2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002cd6:	f043 0302 	orr.w	r3, r3, #2
 8002cda:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68fa      	ldr	r2, [r7, #12]
 8002ce2:	b2d2      	uxtb	r2, r2
 8002ce4:	4611      	mov	r1, r2
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f003 f9bb 	bl	8006062 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002cec:	6879      	ldr	r1, [r7, #4]
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	4413      	add	r3, r2
 8002cf6:	00db      	lsls	r3, r3, #3
 8002cf8:	440b      	add	r3, r1
 8002cfa:	335d      	adds	r3, #93	; 0x5d
 8002cfc:	2206      	movs	r2, #6
 8002cfe:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	015a      	lsls	r2, r3, #5
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	4413      	add	r3, r2
 8002d08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	2380      	movs	r3, #128	; 0x80
 8002d10:	6093      	str	r3, [r2, #8]
}
 8002d12:	e167      	b.n	8002fe4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	015a      	lsls	r2, r3, #5
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d2a:	d135      	bne.n	8002d98 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	015a      	lsls	r2, r3, #5
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	4413      	add	r3, r2
 8002d34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	0151      	lsls	r1, r2, #5
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	440a      	add	r2, r1
 8002d42:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002d46:	f043 0302 	orr.w	r3, r3, #2
 8002d4a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	b2d2      	uxtb	r2, r2
 8002d54:	4611      	mov	r1, r2
 8002d56:	4618      	mov	r0, r3
 8002d58:	f003 f983 	bl	8006062 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	015a      	lsls	r2, r3, #5
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	4413      	add	r3, r2
 8002d64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d68:	461a      	mov	r2, r3
 8002d6a:	2310      	movs	r3, #16
 8002d6c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	015a      	lsls	r2, r3, #5
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	4413      	add	r3, r2
 8002d76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d80:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002d82:	6879      	ldr	r1, [r7, #4]
 8002d84:	68fa      	ldr	r2, [r7, #12]
 8002d86:	4613      	mov	r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	4413      	add	r3, r2
 8002d8c:	00db      	lsls	r3, r3, #3
 8002d8e:	440b      	add	r3, r1
 8002d90:	335d      	adds	r3, #93	; 0x5d
 8002d92:	2208      	movs	r2, #8
 8002d94:	701a      	strb	r2, [r3, #0]
}
 8002d96:	e125      	b.n	8002fe4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	015a      	lsls	r2, r3, #5
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	4413      	add	r3, r2
 8002da0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f003 0302 	and.w	r3, r3, #2
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	f040 811a 	bne.w	8002fe4 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	015a      	lsls	r2, r3, #5
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	4413      	add	r3, r2
 8002db8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	0151      	lsls	r1, r2, #5
 8002dc2:	693a      	ldr	r2, [r7, #16]
 8002dc4:	440a      	add	r2, r1
 8002dc6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002dca:	f023 0302 	bic.w	r3, r3, #2
 8002dce:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002dd0:	6879      	ldr	r1, [r7, #4]
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	4413      	add	r3, r2
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	440b      	add	r3, r1
 8002dde:	335d      	adds	r3, #93	; 0x5d
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d137      	bne.n	8002e56 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002de6:	6879      	ldr	r1, [r7, #4]
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	4613      	mov	r3, r2
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	4413      	add	r3, r2
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	440b      	add	r3, r1
 8002df4:	335c      	adds	r3, #92	; 0x5c
 8002df6:	2201      	movs	r2, #1
 8002df8:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002dfa:	6879      	ldr	r1, [r7, #4]
 8002dfc:	68fa      	ldr	r2, [r7, #12]
 8002dfe:	4613      	mov	r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	4413      	add	r3, r2
 8002e04:	00db      	lsls	r3, r3, #3
 8002e06:	440b      	add	r3, r1
 8002e08:	333f      	adds	r3, #63	; 0x3f
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d00b      	beq.n	8002e28 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002e10:	6879      	ldr	r1, [r7, #4]
 8002e12:	68fa      	ldr	r2, [r7, #12]
 8002e14:	4613      	mov	r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	4413      	add	r3, r2
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	440b      	add	r3, r1
 8002e1e:	333f      	adds	r3, #63	; 0x3f
 8002e20:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002e22:	2b03      	cmp	r3, #3
 8002e24:	f040 80c5 	bne.w	8002fb2 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8002e28:	6879      	ldr	r1, [r7, #4]
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	4413      	add	r3, r2
 8002e32:	00db      	lsls	r3, r3, #3
 8002e34:	440b      	add	r3, r1
 8002e36:	3351      	adds	r3, #81	; 0x51
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	f083 0301 	eor.w	r3, r3, #1
 8002e3e:	b2d8      	uxtb	r0, r3
 8002e40:	6879      	ldr	r1, [r7, #4]
 8002e42:	68fa      	ldr	r2, [r7, #12]
 8002e44:	4613      	mov	r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	4413      	add	r3, r2
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	440b      	add	r3, r1
 8002e4e:	3351      	adds	r3, #81	; 0x51
 8002e50:	4602      	mov	r2, r0
 8002e52:	701a      	strb	r2, [r3, #0]
 8002e54:	e0ad      	b.n	8002fb2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002e56:	6879      	ldr	r1, [r7, #4]
 8002e58:	68fa      	ldr	r2, [r7, #12]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	4413      	add	r3, r2
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	440b      	add	r3, r1
 8002e64:	335d      	adds	r3, #93	; 0x5d
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	2b03      	cmp	r3, #3
 8002e6a:	d10a      	bne.n	8002e82 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002e6c:	6879      	ldr	r1, [r7, #4]
 8002e6e:	68fa      	ldr	r2, [r7, #12]
 8002e70:	4613      	mov	r3, r2
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	4413      	add	r3, r2
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	440b      	add	r3, r1
 8002e7a:	335c      	adds	r3, #92	; 0x5c
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	701a      	strb	r2, [r3, #0]
 8002e80:	e097      	b.n	8002fb2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002e82:	6879      	ldr	r1, [r7, #4]
 8002e84:	68fa      	ldr	r2, [r7, #12]
 8002e86:	4613      	mov	r3, r2
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	4413      	add	r3, r2
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	440b      	add	r3, r1
 8002e90:	335d      	adds	r3, #93	; 0x5d
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	2b04      	cmp	r3, #4
 8002e96:	d10a      	bne.n	8002eae <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002e98:	6879      	ldr	r1, [r7, #4]
 8002e9a:	68fa      	ldr	r2, [r7, #12]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	4413      	add	r3, r2
 8002ea2:	00db      	lsls	r3, r3, #3
 8002ea4:	440b      	add	r3, r1
 8002ea6:	335c      	adds	r3, #92	; 0x5c
 8002ea8:	2202      	movs	r2, #2
 8002eaa:	701a      	strb	r2, [r3, #0]
 8002eac:	e081      	b.n	8002fb2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002eae:	6879      	ldr	r1, [r7, #4]
 8002eb0:	68fa      	ldr	r2, [r7, #12]
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	009b      	lsls	r3, r3, #2
 8002eb6:	4413      	add	r3, r2
 8002eb8:	00db      	lsls	r3, r3, #3
 8002eba:	440b      	add	r3, r1
 8002ebc:	335d      	adds	r3, #93	; 0x5d
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	2b05      	cmp	r3, #5
 8002ec2:	d10a      	bne.n	8002eda <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002ec4:	6879      	ldr	r1, [r7, #4]
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4413      	add	r3, r2
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	440b      	add	r3, r1
 8002ed2:	335c      	adds	r3, #92	; 0x5c
 8002ed4:	2205      	movs	r2, #5
 8002ed6:	701a      	strb	r2, [r3, #0]
 8002ed8:	e06b      	b.n	8002fb2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002eda:	6879      	ldr	r1, [r7, #4]
 8002edc:	68fa      	ldr	r2, [r7, #12]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	00db      	lsls	r3, r3, #3
 8002ee6:	440b      	add	r3, r1
 8002ee8:	335d      	adds	r3, #93	; 0x5d
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	2b06      	cmp	r3, #6
 8002eee:	d00a      	beq.n	8002f06 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002ef0:	6879      	ldr	r1, [r7, #4]
 8002ef2:	68fa      	ldr	r2, [r7, #12]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	4413      	add	r3, r2
 8002efa:	00db      	lsls	r3, r3, #3
 8002efc:	440b      	add	r3, r1
 8002efe:	335d      	adds	r3, #93	; 0x5d
 8002f00:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002f02:	2b08      	cmp	r3, #8
 8002f04:	d155      	bne.n	8002fb2 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8002f06:	6879      	ldr	r1, [r7, #4]
 8002f08:	68fa      	ldr	r2, [r7, #12]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	4413      	add	r3, r2
 8002f10:	00db      	lsls	r3, r3, #3
 8002f12:	440b      	add	r3, r1
 8002f14:	3358      	adds	r3, #88	; 0x58
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	1c59      	adds	r1, r3, #1
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	4613      	mov	r3, r2
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	4413      	add	r3, r2
 8002f24:	00db      	lsls	r3, r3, #3
 8002f26:	4403      	add	r3, r0
 8002f28:	3358      	adds	r3, #88	; 0x58
 8002f2a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002f2c:	6879      	ldr	r1, [r7, #4]
 8002f2e:	68fa      	ldr	r2, [r7, #12]
 8002f30:	4613      	mov	r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4413      	add	r3, r2
 8002f36:	00db      	lsls	r3, r3, #3
 8002f38:	440b      	add	r3, r1
 8002f3a:	3358      	adds	r3, #88	; 0x58
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2b03      	cmp	r3, #3
 8002f40:	d914      	bls.n	8002f6c <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002f42:	6879      	ldr	r1, [r7, #4]
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	4613      	mov	r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	4413      	add	r3, r2
 8002f4c:	00db      	lsls	r3, r3, #3
 8002f4e:	440b      	add	r3, r1
 8002f50:	3358      	adds	r3, #88	; 0x58
 8002f52:	2200      	movs	r2, #0
 8002f54:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002f56:	6879      	ldr	r1, [r7, #4]
 8002f58:	68fa      	ldr	r2, [r7, #12]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	4413      	add	r3, r2
 8002f60:	00db      	lsls	r3, r3, #3
 8002f62:	440b      	add	r3, r1
 8002f64:	335c      	adds	r3, #92	; 0x5c
 8002f66:	2204      	movs	r2, #4
 8002f68:	701a      	strb	r2, [r3, #0]
 8002f6a:	e009      	b.n	8002f80 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002f6c:	6879      	ldr	r1, [r7, #4]
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	4613      	mov	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	4413      	add	r3, r2
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	440b      	add	r3, r1
 8002f7a:	335c      	adds	r3, #92	; 0x5c
 8002f7c:	2202      	movs	r2, #2
 8002f7e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	015a      	lsls	r2, r3, #5
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	4413      	add	r3, r2
 8002f88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002f96:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002f9e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	015a      	lsls	r2, r3, #5
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	4413      	add	r3, r2
 8002fa8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fac:	461a      	mov	r2, r3
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	015a      	lsls	r2, r3, #5
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	4413      	add	r3, r2
 8002fba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	2302      	movs	r3, #2
 8002fc2:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	b2d8      	uxtb	r0, r3
 8002fc8:	6879      	ldr	r1, [r7, #4]
 8002fca:	68fa      	ldr	r2, [r7, #12]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	4413      	add	r3, r2
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	440b      	add	r3, r1
 8002fd6:	335c      	adds	r3, #92	; 0x5c
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	461a      	mov	r2, r3
 8002fdc:	4601      	mov	r1, r0
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f005 f8b4 	bl	800814c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002fe4:	bf00      	nop
 8002fe6:	3718      	adds	r7, #24
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}

08002fec <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b08a      	sub	sp, #40	; 0x28
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffc:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	6a1b      	ldr	r3, [r3, #32]
 8003004:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	f003 030f 	and.w	r3, r3, #15
 800300c:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	0c5b      	lsrs	r3, r3, #17
 8003012:	f003 030f 	and.w	r3, r3, #15
 8003016:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	091b      	lsrs	r3, r3, #4
 800301c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003020:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	2b02      	cmp	r3, #2
 8003026:	d003      	beq.n	8003030 <HCD_RXQLVL_IRQHandler+0x44>
 8003028:	2b05      	cmp	r3, #5
 800302a:	f000 8082 	beq.w	8003132 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800302e:	e083      	b.n	8003138 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d07f      	beq.n	8003136 <HCD_RXQLVL_IRQHandler+0x14a>
 8003036:	6879      	ldr	r1, [r7, #4]
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	4613      	mov	r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	4413      	add	r3, r2
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	440b      	add	r3, r1
 8003044:	3344      	adds	r3, #68	; 0x44
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d074      	beq.n	8003136 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6818      	ldr	r0, [r3, #0]
 8003050:	6879      	ldr	r1, [r7, #4]
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	4613      	mov	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	4413      	add	r3, r2
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	440b      	add	r3, r1
 800305e:	3344      	adds	r3, #68	; 0x44
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	b292      	uxth	r2, r2
 8003066:	4619      	mov	r1, r3
 8003068:	f002 fb9b 	bl	80057a2 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 800306c:	6879      	ldr	r1, [r7, #4]
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	4613      	mov	r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	4413      	add	r3, r2
 8003076:	00db      	lsls	r3, r3, #3
 8003078:	440b      	add	r3, r1
 800307a:	3344      	adds	r3, #68	; 0x44
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	18d1      	adds	r1, r2, r3
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	4613      	mov	r3, r2
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	4413      	add	r3, r2
 800308c:	00db      	lsls	r3, r3, #3
 800308e:	4403      	add	r3, r0
 8003090:	3344      	adds	r3, #68	; 0x44
 8003092:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8003094:	6879      	ldr	r1, [r7, #4]
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	4613      	mov	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	4413      	add	r3, r2
 800309e:	00db      	lsls	r3, r3, #3
 80030a0:	440b      	add	r3, r1
 80030a2:	334c      	adds	r3, #76	; 0x4c
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	18d1      	adds	r1, r2, r3
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	4613      	mov	r3, r2
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	4413      	add	r3, r2
 80030b4:	00db      	lsls	r3, r3, #3
 80030b6:	4403      	add	r3, r0
 80030b8:	334c      	adds	r3, #76	; 0x4c
 80030ba:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	015a      	lsls	r2, r3, #5
 80030c0:	6a3b      	ldr	r3, [r7, #32]
 80030c2:	4413      	add	r3, r2
 80030c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030c8:	691a      	ldr	r2, [r3, #16]
 80030ca:	4b1d      	ldr	r3, [pc, #116]	; (8003140 <HCD_RXQLVL_IRQHandler+0x154>)
 80030cc:	4013      	ands	r3, r2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d031      	beq.n	8003136 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	015a      	lsls	r2, r3, #5
 80030d6:	6a3b      	ldr	r3, [r7, #32]
 80030d8:	4413      	add	r3, r2
 80030da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80030e8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80030f0:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	015a      	lsls	r2, r3, #5
 80030f6:	6a3b      	ldr	r3, [r7, #32]
 80030f8:	4413      	add	r3, r2
 80030fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030fe:	461a      	mov	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8003104:	6879      	ldr	r1, [r7, #4]
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	4613      	mov	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	4413      	add	r3, r2
 800310e:	00db      	lsls	r3, r3, #3
 8003110:	440b      	add	r3, r1
 8003112:	3350      	adds	r3, #80	; 0x50
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	f083 0301 	eor.w	r3, r3, #1
 800311a:	b2d8      	uxtb	r0, r3
 800311c:	6879      	ldr	r1, [r7, #4]
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	4613      	mov	r3, r2
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	4413      	add	r3, r2
 8003126:	00db      	lsls	r3, r3, #3
 8003128:	440b      	add	r3, r1
 800312a:	3350      	adds	r3, #80	; 0x50
 800312c:	4602      	mov	r2, r0
 800312e:	701a      	strb	r2, [r3, #0]
      break;
 8003130:	e001      	b.n	8003136 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8003132:	bf00      	nop
 8003134:	e000      	b.n	8003138 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8003136:	bf00      	nop
  }
}
 8003138:	bf00      	nop
 800313a:	3728      	adds	r7, #40	; 0x28
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	1ff80000 	.word	0x1ff80000

08003144 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003170:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b02      	cmp	r3, #2
 800317a:	d113      	bne.n	80031a4 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b01      	cmp	r3, #1
 8003184:	d10a      	bne.n	800319c <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	699a      	ldr	r2, [r3, #24]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003194:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f004 ffbc 	bl	8008114 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	f043 0302 	orr.w	r3, r3, #2
 80031a2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f003 0308 	and.w	r3, r3, #8
 80031aa:	2b08      	cmp	r3, #8
 80031ac:	d147      	bne.n	800323e <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	f043 0308 	orr.w	r3, r3, #8
 80031b4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f003 0304 	and.w	r3, r3, #4
 80031bc:	2b04      	cmp	r3, #4
 80031be:	d129      	bne.n	8003214 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d113      	bne.n	80031f0 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80031ce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031d2:	d106      	bne.n	80031e2 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2102      	movs	r1, #2
 80031da:	4618      	mov	r0, r3
 80031dc:	f002 fc1c 	bl	8005a18 <USB_InitFSLSPClkSel>
 80031e0:	e011      	b.n	8003206 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	2101      	movs	r1, #1
 80031e8:	4618      	mov	r0, r3
 80031ea:	f002 fc15 	bl	8005a18 <USB_InitFSLSPClkSel>
 80031ee:	e00a      	b.n	8003206 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d106      	bne.n	8003206 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80031fe:	461a      	mov	r2, r3
 8003200:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003204:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f004 ffae 	bl	8008168 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f004 ff81 	bl	8008114 <HAL_HCD_Connect_Callback>
 8003212:	e014      	b.n	800323e <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f004 ffb5 	bl	8008184 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8003228:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800322c:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	699a      	ldr	r2, [r3, #24]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800323c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f003 0320 	and.w	r3, r3, #32
 8003244:	2b20      	cmp	r3, #32
 8003246:	d103      	bne.n	8003250 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	f043 0320 	orr.w	r3, r3, #32
 800324e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003256:	461a      	mov	r2, r3
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	6013      	str	r3, [r2, #0]
}
 800325c:	bf00      	nop
 800325e:	3718      	adds	r7, #24
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e11f      	b.n	80034b6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b00      	cmp	r3, #0
 8003280:	d106      	bne.n	8003290 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f7fd fe1c 	bl	8000ec8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2224      	movs	r2, #36	; 0x24
 8003294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f022 0201 	bic.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032c8:	f000 fd3e 	bl	8003d48 <HAL_RCC_GetPCLK1Freq>
 80032cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	4a7b      	ldr	r2, [pc, #492]	; (80034c0 <HAL_I2C_Init+0x25c>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d807      	bhi.n	80032e8 <HAL_I2C_Init+0x84>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	4a7a      	ldr	r2, [pc, #488]	; (80034c4 <HAL_I2C_Init+0x260>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	bf94      	ite	ls
 80032e0:	2301      	movls	r3, #1
 80032e2:	2300      	movhi	r3, #0
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	e006      	b.n	80032f6 <HAL_I2C_Init+0x92>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	4a77      	ldr	r2, [pc, #476]	; (80034c8 <HAL_I2C_Init+0x264>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	bf94      	ite	ls
 80032f0:	2301      	movls	r3, #1
 80032f2:	2300      	movhi	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e0db      	b.n	80034b6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	4a72      	ldr	r2, [pc, #456]	; (80034cc <HAL_I2C_Init+0x268>)
 8003302:	fba2 2303 	umull	r2, r3, r2, r3
 8003306:	0c9b      	lsrs	r3, r3, #18
 8003308:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68ba      	ldr	r2, [r7, #8]
 800331a:	430a      	orrs	r2, r1
 800331c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	4a64      	ldr	r2, [pc, #400]	; (80034c0 <HAL_I2C_Init+0x25c>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d802      	bhi.n	8003338 <HAL_I2C_Init+0xd4>
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	3301      	adds	r3, #1
 8003336:	e009      	b.n	800334c <HAL_I2C_Init+0xe8>
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800333e:	fb02 f303 	mul.w	r3, r2, r3
 8003342:	4a63      	ldr	r2, [pc, #396]	; (80034d0 <HAL_I2C_Init+0x26c>)
 8003344:	fba2 2303 	umull	r2, r3, r2, r3
 8003348:	099b      	lsrs	r3, r3, #6
 800334a:	3301      	adds	r3, #1
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6812      	ldr	r2, [r2, #0]
 8003350:	430b      	orrs	r3, r1
 8003352:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	69db      	ldr	r3, [r3, #28]
 800335a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800335e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	4956      	ldr	r1, [pc, #344]	; (80034c0 <HAL_I2C_Init+0x25c>)
 8003368:	428b      	cmp	r3, r1
 800336a:	d80d      	bhi.n	8003388 <HAL_I2C_Init+0x124>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	1e59      	subs	r1, r3, #1
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	fbb1 f3f3 	udiv	r3, r1, r3
 800337a:	3301      	adds	r3, #1
 800337c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003380:	2b04      	cmp	r3, #4
 8003382:	bf38      	it	cc
 8003384:	2304      	movcc	r3, #4
 8003386:	e04f      	b.n	8003428 <HAL_I2C_Init+0x1c4>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d111      	bne.n	80033b4 <HAL_I2C_Init+0x150>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	1e58      	subs	r0, r3, #1
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6859      	ldr	r1, [r3, #4]
 8003398:	460b      	mov	r3, r1
 800339a:	005b      	lsls	r3, r3, #1
 800339c:	440b      	add	r3, r1
 800339e:	fbb0 f3f3 	udiv	r3, r0, r3
 80033a2:	3301      	adds	r3, #1
 80033a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	bf0c      	ite	eq
 80033ac:	2301      	moveq	r3, #1
 80033ae:	2300      	movne	r3, #0
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	e012      	b.n	80033da <HAL_I2C_Init+0x176>
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	1e58      	subs	r0, r3, #1
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6859      	ldr	r1, [r3, #4]
 80033bc:	460b      	mov	r3, r1
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	440b      	add	r3, r1
 80033c2:	0099      	lsls	r1, r3, #2
 80033c4:	440b      	add	r3, r1
 80033c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80033ca:	3301      	adds	r3, #1
 80033cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	bf0c      	ite	eq
 80033d4:	2301      	moveq	r3, #1
 80033d6:	2300      	movne	r3, #0
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <HAL_I2C_Init+0x17e>
 80033de:	2301      	movs	r3, #1
 80033e0:	e022      	b.n	8003428 <HAL_I2C_Init+0x1c4>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d10e      	bne.n	8003408 <HAL_I2C_Init+0x1a4>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	1e58      	subs	r0, r3, #1
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6859      	ldr	r1, [r3, #4]
 80033f2:	460b      	mov	r3, r1
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	440b      	add	r3, r1
 80033f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80033fc:	3301      	adds	r3, #1
 80033fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003402:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003406:	e00f      	b.n	8003428 <HAL_I2C_Init+0x1c4>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	1e58      	subs	r0, r3, #1
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6859      	ldr	r1, [r3, #4]
 8003410:	460b      	mov	r3, r1
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	440b      	add	r3, r1
 8003416:	0099      	lsls	r1, r3, #2
 8003418:	440b      	add	r3, r1
 800341a:	fbb0 f3f3 	udiv	r3, r0, r3
 800341e:	3301      	adds	r3, #1
 8003420:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003424:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003428:	6879      	ldr	r1, [r7, #4]
 800342a:	6809      	ldr	r1, [r1, #0]
 800342c:	4313      	orrs	r3, r2
 800342e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	69da      	ldr	r2, [r3, #28]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a1b      	ldr	r3, [r3, #32]
 8003442:	431a      	orrs	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	430a      	orrs	r2, r1
 800344a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003456:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	6911      	ldr	r1, [r2, #16]
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	68d2      	ldr	r2, [r2, #12]
 8003462:	4311      	orrs	r1, r2
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	6812      	ldr	r2, [r2, #0]
 8003468:	430b      	orrs	r3, r1
 800346a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	695a      	ldr	r2, [r3, #20]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	431a      	orrs	r2, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	430a      	orrs	r2, r1
 8003486:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f042 0201 	orr.w	r2, r2, #1
 8003496:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2220      	movs	r2, #32
 80034a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3710      	adds	r7, #16
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	000186a0 	.word	0x000186a0
 80034c4:	001e847f 	.word	0x001e847f
 80034c8:	003d08ff 	.word	0x003d08ff
 80034cc:	431bde83 	.word	0x431bde83
 80034d0:	10624dd3 	.word	0x10624dd3

080034d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b086      	sub	sp, #24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d101      	bne.n	80034e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e25b      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d075      	beq.n	80035de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80034f2:	4ba3      	ldr	r3, [pc, #652]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f003 030c 	and.w	r3, r3, #12
 80034fa:	2b04      	cmp	r3, #4
 80034fc:	d00c      	beq.n	8003518 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034fe:	4ba0      	ldr	r3, [pc, #640]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003506:	2b08      	cmp	r3, #8
 8003508:	d112      	bne.n	8003530 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800350a:	4b9d      	ldr	r3, [pc, #628]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003512:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003516:	d10b      	bne.n	8003530 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003518:	4b99      	ldr	r3, [pc, #612]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d05b      	beq.n	80035dc <HAL_RCC_OscConfig+0x108>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d157      	bne.n	80035dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e236      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003538:	d106      	bne.n	8003548 <HAL_RCC_OscConfig+0x74>
 800353a:	4b91      	ldr	r3, [pc, #580]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a90      	ldr	r2, [pc, #576]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003540:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003544:	6013      	str	r3, [r2, #0]
 8003546:	e01d      	b.n	8003584 <HAL_RCC_OscConfig+0xb0>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003550:	d10c      	bne.n	800356c <HAL_RCC_OscConfig+0x98>
 8003552:	4b8b      	ldr	r3, [pc, #556]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a8a      	ldr	r2, [pc, #552]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003558:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800355c:	6013      	str	r3, [r2, #0]
 800355e:	4b88      	ldr	r3, [pc, #544]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a87      	ldr	r2, [pc, #540]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003564:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003568:	6013      	str	r3, [r2, #0]
 800356a:	e00b      	b.n	8003584 <HAL_RCC_OscConfig+0xb0>
 800356c:	4b84      	ldr	r3, [pc, #528]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a83      	ldr	r2, [pc, #524]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003572:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003576:	6013      	str	r3, [r2, #0]
 8003578:	4b81      	ldr	r3, [pc, #516]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a80      	ldr	r2, [pc, #512]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 800357e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003582:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d013      	beq.n	80035b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800358c:	f7fd ff10 	bl	80013b0 <HAL_GetTick>
 8003590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003592:	e008      	b.n	80035a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003594:	f7fd ff0c 	bl	80013b0 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b64      	cmp	r3, #100	; 0x64
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e1fb      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a6:	4b76      	ldr	r3, [pc, #472]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d0f0      	beq.n	8003594 <HAL_RCC_OscConfig+0xc0>
 80035b2:	e014      	b.n	80035de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b4:	f7fd fefc 	bl	80013b0 <HAL_GetTick>
 80035b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ba:	e008      	b.n	80035ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035bc:	f7fd fef8 	bl	80013b0 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b64      	cmp	r3, #100	; 0x64
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e1e7      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ce:	4b6c      	ldr	r3, [pc, #432]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d1f0      	bne.n	80035bc <HAL_RCC_OscConfig+0xe8>
 80035da:	e000      	b.n	80035de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d063      	beq.n	80036b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035ea:	4b65      	ldr	r3, [pc, #404]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f003 030c 	and.w	r3, r3, #12
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00b      	beq.n	800360e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035f6:	4b62      	ldr	r3, [pc, #392]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035fe:	2b08      	cmp	r3, #8
 8003600:	d11c      	bne.n	800363c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003602:	4b5f      	ldr	r3, [pc, #380]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d116      	bne.n	800363c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800360e:	4b5c      	ldr	r3, [pc, #368]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d005      	beq.n	8003626 <HAL_RCC_OscConfig+0x152>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d001      	beq.n	8003626 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e1bb      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003626:	4b56      	ldr	r3, [pc, #344]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	4952      	ldr	r1, [pc, #328]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003636:	4313      	orrs	r3, r2
 8003638:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800363a:	e03a      	b.n	80036b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d020      	beq.n	8003686 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003644:	4b4f      	ldr	r3, [pc, #316]	; (8003784 <HAL_RCC_OscConfig+0x2b0>)
 8003646:	2201      	movs	r2, #1
 8003648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364a:	f7fd feb1 	bl	80013b0 <HAL_GetTick>
 800364e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003650:	e008      	b.n	8003664 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003652:	f7fd fead 	bl	80013b0 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	2b02      	cmp	r3, #2
 800365e:	d901      	bls.n	8003664 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e19c      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003664:	4b46      	ldr	r3, [pc, #280]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d0f0      	beq.n	8003652 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003670:	4b43      	ldr	r3, [pc, #268]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	00db      	lsls	r3, r3, #3
 800367e:	4940      	ldr	r1, [pc, #256]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003680:	4313      	orrs	r3, r2
 8003682:	600b      	str	r3, [r1, #0]
 8003684:	e015      	b.n	80036b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003686:	4b3f      	ldr	r3, [pc, #252]	; (8003784 <HAL_RCC_OscConfig+0x2b0>)
 8003688:	2200      	movs	r2, #0
 800368a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800368c:	f7fd fe90 	bl	80013b0 <HAL_GetTick>
 8003690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003692:	e008      	b.n	80036a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003694:	f7fd fe8c 	bl	80013b0 <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d901      	bls.n	80036a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e17b      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036a6:	4b36      	ldr	r3, [pc, #216]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0302 	and.w	r3, r3, #2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1f0      	bne.n	8003694 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0308 	and.w	r3, r3, #8
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d030      	beq.n	8003720 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d016      	beq.n	80036f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036c6:	4b30      	ldr	r3, [pc, #192]	; (8003788 <HAL_RCC_OscConfig+0x2b4>)
 80036c8:	2201      	movs	r2, #1
 80036ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036cc:	f7fd fe70 	bl	80013b0 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036d4:	f7fd fe6c 	bl	80013b0 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e15b      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036e6:	4b26      	ldr	r3, [pc, #152]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 80036e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036ea:	f003 0302 	and.w	r3, r3, #2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d0f0      	beq.n	80036d4 <HAL_RCC_OscConfig+0x200>
 80036f2:	e015      	b.n	8003720 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036f4:	4b24      	ldr	r3, [pc, #144]	; (8003788 <HAL_RCC_OscConfig+0x2b4>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036fa:	f7fd fe59 	bl	80013b0 <HAL_GetTick>
 80036fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003700:	e008      	b.n	8003714 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003702:	f7fd fe55 	bl	80013b0 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b02      	cmp	r3, #2
 800370e:	d901      	bls.n	8003714 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e144      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003714:	4b1a      	ldr	r3, [pc, #104]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003716:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003718:	f003 0302 	and.w	r3, r3, #2
 800371c:	2b00      	cmp	r3, #0
 800371e:	d1f0      	bne.n	8003702 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0304 	and.w	r3, r3, #4
 8003728:	2b00      	cmp	r3, #0
 800372a:	f000 80a0 	beq.w	800386e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800372e:	2300      	movs	r3, #0
 8003730:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003732:	4b13      	ldr	r3, [pc, #76]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10f      	bne.n	800375e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800373e:	2300      	movs	r3, #0
 8003740:	60bb      	str	r3, [r7, #8]
 8003742:	4b0f      	ldr	r3, [pc, #60]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	4a0e      	ldr	r2, [pc, #56]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800374c:	6413      	str	r3, [r2, #64]	; 0x40
 800374e:	4b0c      	ldr	r3, [pc, #48]	; (8003780 <HAL_RCC_OscConfig+0x2ac>)
 8003750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003756:	60bb      	str	r3, [r7, #8]
 8003758:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800375a:	2301      	movs	r3, #1
 800375c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800375e:	4b0b      	ldr	r3, [pc, #44]	; (800378c <HAL_RCC_OscConfig+0x2b8>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003766:	2b00      	cmp	r3, #0
 8003768:	d121      	bne.n	80037ae <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800376a:	4b08      	ldr	r3, [pc, #32]	; (800378c <HAL_RCC_OscConfig+0x2b8>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a07      	ldr	r2, [pc, #28]	; (800378c <HAL_RCC_OscConfig+0x2b8>)
 8003770:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003774:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003776:	f7fd fe1b 	bl	80013b0 <HAL_GetTick>
 800377a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800377c:	e011      	b.n	80037a2 <HAL_RCC_OscConfig+0x2ce>
 800377e:	bf00      	nop
 8003780:	40023800 	.word	0x40023800
 8003784:	42470000 	.word	0x42470000
 8003788:	42470e80 	.word	0x42470e80
 800378c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003790:	f7fd fe0e 	bl	80013b0 <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	2b02      	cmp	r3, #2
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e0fd      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a2:	4b81      	ldr	r3, [pc, #516]	; (80039a8 <HAL_RCC_OscConfig+0x4d4>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d0f0      	beq.n	8003790 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d106      	bne.n	80037c4 <HAL_RCC_OscConfig+0x2f0>
 80037b6:	4b7d      	ldr	r3, [pc, #500]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 80037b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ba:	4a7c      	ldr	r2, [pc, #496]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 80037bc:	f043 0301 	orr.w	r3, r3, #1
 80037c0:	6713      	str	r3, [r2, #112]	; 0x70
 80037c2:	e01c      	b.n	80037fe <HAL_RCC_OscConfig+0x32a>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	2b05      	cmp	r3, #5
 80037ca:	d10c      	bne.n	80037e6 <HAL_RCC_OscConfig+0x312>
 80037cc:	4b77      	ldr	r3, [pc, #476]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 80037ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037d0:	4a76      	ldr	r2, [pc, #472]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 80037d2:	f043 0304 	orr.w	r3, r3, #4
 80037d6:	6713      	str	r3, [r2, #112]	; 0x70
 80037d8:	4b74      	ldr	r3, [pc, #464]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 80037da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037dc:	4a73      	ldr	r2, [pc, #460]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 80037de:	f043 0301 	orr.w	r3, r3, #1
 80037e2:	6713      	str	r3, [r2, #112]	; 0x70
 80037e4:	e00b      	b.n	80037fe <HAL_RCC_OscConfig+0x32a>
 80037e6:	4b71      	ldr	r3, [pc, #452]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 80037e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ea:	4a70      	ldr	r2, [pc, #448]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 80037ec:	f023 0301 	bic.w	r3, r3, #1
 80037f0:	6713      	str	r3, [r2, #112]	; 0x70
 80037f2:	4b6e      	ldr	r3, [pc, #440]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 80037f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037f6:	4a6d      	ldr	r2, [pc, #436]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 80037f8:	f023 0304 	bic.w	r3, r3, #4
 80037fc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d015      	beq.n	8003832 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003806:	f7fd fdd3 	bl	80013b0 <HAL_GetTick>
 800380a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800380c:	e00a      	b.n	8003824 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800380e:	f7fd fdcf 	bl	80013b0 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	f241 3288 	movw	r2, #5000	; 0x1388
 800381c:	4293      	cmp	r3, r2
 800381e:	d901      	bls.n	8003824 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e0bc      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003824:	4b61      	ldr	r3, [pc, #388]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 8003826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003828:	f003 0302 	and.w	r3, r3, #2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d0ee      	beq.n	800380e <HAL_RCC_OscConfig+0x33a>
 8003830:	e014      	b.n	800385c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003832:	f7fd fdbd 	bl	80013b0 <HAL_GetTick>
 8003836:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003838:	e00a      	b.n	8003850 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800383a:	f7fd fdb9 	bl	80013b0 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	f241 3288 	movw	r2, #5000	; 0x1388
 8003848:	4293      	cmp	r3, r2
 800384a:	d901      	bls.n	8003850 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e0a6      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003850:	4b56      	ldr	r3, [pc, #344]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 8003852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1ee      	bne.n	800383a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800385c:	7dfb      	ldrb	r3, [r7, #23]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d105      	bne.n	800386e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003862:	4b52      	ldr	r3, [pc, #328]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 8003864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003866:	4a51      	ldr	r2, [pc, #324]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 8003868:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800386c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	2b00      	cmp	r3, #0
 8003874:	f000 8092 	beq.w	800399c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003878:	4b4c      	ldr	r3, [pc, #304]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f003 030c 	and.w	r3, r3, #12
 8003880:	2b08      	cmp	r3, #8
 8003882:	d05c      	beq.n	800393e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	2b02      	cmp	r3, #2
 800388a:	d141      	bne.n	8003910 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800388c:	4b48      	ldr	r3, [pc, #288]	; (80039b0 <HAL_RCC_OscConfig+0x4dc>)
 800388e:	2200      	movs	r2, #0
 8003890:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003892:	f7fd fd8d 	bl	80013b0 <HAL_GetTick>
 8003896:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003898:	e008      	b.n	80038ac <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800389a:	f7fd fd89 	bl	80013b0 <HAL_GetTick>
 800389e:	4602      	mov	r2, r0
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d901      	bls.n	80038ac <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e078      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038ac:	4b3f      	ldr	r3, [pc, #252]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1f0      	bne.n	800389a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	69da      	ldr	r2, [r3, #28]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a1b      	ldr	r3, [r3, #32]
 80038c0:	431a      	orrs	r2, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c6:	019b      	lsls	r3, r3, #6
 80038c8:	431a      	orrs	r2, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ce:	085b      	lsrs	r3, r3, #1
 80038d0:	3b01      	subs	r3, #1
 80038d2:	041b      	lsls	r3, r3, #16
 80038d4:	431a      	orrs	r2, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038da:	061b      	lsls	r3, r3, #24
 80038dc:	4933      	ldr	r1, [pc, #204]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038e2:	4b33      	ldr	r3, [pc, #204]	; (80039b0 <HAL_RCC_OscConfig+0x4dc>)
 80038e4:	2201      	movs	r2, #1
 80038e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e8:	f7fd fd62 	bl	80013b0 <HAL_GetTick>
 80038ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038ee:	e008      	b.n	8003902 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038f0:	f7fd fd5e 	bl	80013b0 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e04d      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003902:	4b2a      	ldr	r3, [pc, #168]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d0f0      	beq.n	80038f0 <HAL_RCC_OscConfig+0x41c>
 800390e:	e045      	b.n	800399c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003910:	4b27      	ldr	r3, [pc, #156]	; (80039b0 <HAL_RCC_OscConfig+0x4dc>)
 8003912:	2200      	movs	r2, #0
 8003914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003916:	f7fd fd4b 	bl	80013b0 <HAL_GetTick>
 800391a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800391c:	e008      	b.n	8003930 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800391e:	f7fd fd47 	bl	80013b0 <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d901      	bls.n	8003930 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e036      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003930:	4b1e      	ldr	r3, [pc, #120]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d1f0      	bne.n	800391e <HAL_RCC_OscConfig+0x44a>
 800393c:	e02e      	b.n	800399c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	2b01      	cmp	r3, #1
 8003944:	d101      	bne.n	800394a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e029      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800394a:	4b18      	ldr	r3, [pc, #96]	; (80039ac <HAL_RCC_OscConfig+0x4d8>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	69db      	ldr	r3, [r3, #28]
 800395a:	429a      	cmp	r2, r3
 800395c:	d11c      	bne.n	8003998 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003968:	429a      	cmp	r2, r3
 800396a:	d115      	bne.n	8003998 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003972:	4013      	ands	r3, r2
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003978:	4293      	cmp	r3, r2
 800397a:	d10d      	bne.n	8003998 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003986:	429a      	cmp	r2, r3
 8003988:	d106      	bne.n	8003998 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003994:	429a      	cmp	r2, r3
 8003996:	d001      	beq.n	800399c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e000      	b.n	800399e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3718      	adds	r7, #24
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	40007000 	.word	0x40007000
 80039ac:	40023800 	.word	0x40023800
 80039b0:	42470060 	.word	0x42470060

080039b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d101      	bne.n	80039c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e0cc      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039c8:	4b68      	ldr	r3, [pc, #416]	; (8003b6c <HAL_RCC_ClockConfig+0x1b8>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 030f 	and.w	r3, r3, #15
 80039d0:	683a      	ldr	r2, [r7, #0]
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d90c      	bls.n	80039f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039d6:	4b65      	ldr	r3, [pc, #404]	; (8003b6c <HAL_RCC_ClockConfig+0x1b8>)
 80039d8:	683a      	ldr	r2, [r7, #0]
 80039da:	b2d2      	uxtb	r2, r2
 80039dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039de:	4b63      	ldr	r3, [pc, #396]	; (8003b6c <HAL_RCC_ClockConfig+0x1b8>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 030f 	and.w	r3, r3, #15
 80039e6:	683a      	ldr	r2, [r7, #0]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d001      	beq.n	80039f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e0b8      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0302 	and.w	r3, r3, #2
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d020      	beq.n	8003a3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0304 	and.w	r3, r3, #4
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d005      	beq.n	8003a14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a08:	4b59      	ldr	r3, [pc, #356]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	4a58      	ldr	r2, [pc, #352]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003a0e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a12:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0308 	and.w	r3, r3, #8
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d005      	beq.n	8003a2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a20:	4b53      	ldr	r3, [pc, #332]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	4a52      	ldr	r2, [pc, #328]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003a26:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a2c:	4b50      	ldr	r3, [pc, #320]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	494d      	ldr	r1, [pc, #308]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d044      	beq.n	8003ad4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d107      	bne.n	8003a62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a52:	4b47      	ldr	r3, [pc, #284]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d119      	bne.n	8003a92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e07f      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d003      	beq.n	8003a72 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a6e:	2b03      	cmp	r3, #3
 8003a70:	d107      	bne.n	8003a82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a72:	4b3f      	ldr	r3, [pc, #252]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d109      	bne.n	8003a92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e06f      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a82:	4b3b      	ldr	r3, [pc, #236]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d101      	bne.n	8003a92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e067      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a92:	4b37      	ldr	r3, [pc, #220]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f023 0203 	bic.w	r2, r3, #3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	4934      	ldr	r1, [pc, #208]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003aa4:	f7fd fc84 	bl	80013b0 <HAL_GetTick>
 8003aa8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aaa:	e00a      	b.n	8003ac2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aac:	f7fd fc80 	bl	80013b0 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d901      	bls.n	8003ac2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e04f      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ac2:	4b2b      	ldr	r3, [pc, #172]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f003 020c 	and.w	r2, r3, #12
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d1eb      	bne.n	8003aac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ad4:	4b25      	ldr	r3, [pc, #148]	; (8003b6c <HAL_RCC_ClockConfig+0x1b8>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 030f 	and.w	r3, r3, #15
 8003adc:	683a      	ldr	r2, [r7, #0]
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d20c      	bcs.n	8003afc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ae2:	4b22      	ldr	r3, [pc, #136]	; (8003b6c <HAL_RCC_ClockConfig+0x1b8>)
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	b2d2      	uxtb	r2, r2
 8003ae8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aea:	4b20      	ldr	r3, [pc, #128]	; (8003b6c <HAL_RCC_ClockConfig+0x1b8>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 030f 	and.w	r3, r3, #15
 8003af2:	683a      	ldr	r2, [r7, #0]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d001      	beq.n	8003afc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e032      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0304 	and.w	r3, r3, #4
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d008      	beq.n	8003b1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b08:	4b19      	ldr	r3, [pc, #100]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	4916      	ldr	r1, [pc, #88]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0308 	and.w	r3, r3, #8
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d009      	beq.n	8003b3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b26:	4b12      	ldr	r3, [pc, #72]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	691b      	ldr	r3, [r3, #16]
 8003b32:	00db      	lsls	r3, r3, #3
 8003b34:	490e      	ldr	r1, [pc, #56]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b3a:	f000 f821 	bl	8003b80 <HAL_RCC_GetSysClockFreq>
 8003b3e:	4601      	mov	r1, r0
 8003b40:	4b0b      	ldr	r3, [pc, #44]	; (8003b70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	091b      	lsrs	r3, r3, #4
 8003b46:	f003 030f 	and.w	r3, r3, #15
 8003b4a:	4a0a      	ldr	r2, [pc, #40]	; (8003b74 <HAL_RCC_ClockConfig+0x1c0>)
 8003b4c:	5cd3      	ldrb	r3, [r2, r3]
 8003b4e:	fa21 f303 	lsr.w	r3, r1, r3
 8003b52:	4a09      	ldr	r2, [pc, #36]	; (8003b78 <HAL_RCC_ClockConfig+0x1c4>)
 8003b54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b56:	4b09      	ldr	r3, [pc, #36]	; (8003b7c <HAL_RCC_ClockConfig+0x1c8>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fd fbe4 	bl	8001328 <HAL_InitTick>

  return HAL_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3710      	adds	r7, #16
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	40023c00 	.word	0x40023c00
 8003b70:	40023800 	.word	0x40023800
 8003b74:	0800981c 	.word	0x0800981c
 8003b78:	20000010 	.word	0x20000010
 8003b7c:	20000014 	.word	0x20000014

08003b80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b86:	2300      	movs	r3, #0
 8003b88:	607b      	str	r3, [r7, #4]
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	2300      	movs	r3, #0
 8003b90:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003b92:	2300      	movs	r3, #0
 8003b94:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b96:	4b63      	ldr	r3, [pc, #396]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f003 030c 	and.w	r3, r3, #12
 8003b9e:	2b04      	cmp	r3, #4
 8003ba0:	d007      	beq.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x32>
 8003ba2:	2b08      	cmp	r3, #8
 8003ba4:	d008      	beq.n	8003bb8 <HAL_RCC_GetSysClockFreq+0x38>
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	f040 80b4 	bne.w	8003d14 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bac:	4b5e      	ldr	r3, [pc, #376]	; (8003d28 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003bae:	60bb      	str	r3, [r7, #8]
       break;
 8003bb0:	e0b3      	b.n	8003d1a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003bb2:	4b5e      	ldr	r3, [pc, #376]	; (8003d2c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003bb4:	60bb      	str	r3, [r7, #8]
      break;
 8003bb6:	e0b0      	b.n	8003d1a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bb8:	4b5a      	ldr	r3, [pc, #360]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bc0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bc2:	4b58      	ldr	r3, [pc, #352]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d04a      	beq.n	8003c64 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bce:	4b55      	ldr	r3, [pc, #340]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	099b      	lsrs	r3, r3, #6
 8003bd4:	f04f 0400 	mov.w	r4, #0
 8003bd8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003bdc:	f04f 0200 	mov.w	r2, #0
 8003be0:	ea03 0501 	and.w	r5, r3, r1
 8003be4:	ea04 0602 	and.w	r6, r4, r2
 8003be8:	4629      	mov	r1, r5
 8003bea:	4632      	mov	r2, r6
 8003bec:	f04f 0300 	mov.w	r3, #0
 8003bf0:	f04f 0400 	mov.w	r4, #0
 8003bf4:	0154      	lsls	r4, r2, #5
 8003bf6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003bfa:	014b      	lsls	r3, r1, #5
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	4622      	mov	r2, r4
 8003c00:	1b49      	subs	r1, r1, r5
 8003c02:	eb62 0206 	sbc.w	r2, r2, r6
 8003c06:	f04f 0300 	mov.w	r3, #0
 8003c0a:	f04f 0400 	mov.w	r4, #0
 8003c0e:	0194      	lsls	r4, r2, #6
 8003c10:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003c14:	018b      	lsls	r3, r1, #6
 8003c16:	1a5b      	subs	r3, r3, r1
 8003c18:	eb64 0402 	sbc.w	r4, r4, r2
 8003c1c:	f04f 0100 	mov.w	r1, #0
 8003c20:	f04f 0200 	mov.w	r2, #0
 8003c24:	00e2      	lsls	r2, r4, #3
 8003c26:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003c2a:	00d9      	lsls	r1, r3, #3
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	4614      	mov	r4, r2
 8003c30:	195b      	adds	r3, r3, r5
 8003c32:	eb44 0406 	adc.w	r4, r4, r6
 8003c36:	f04f 0100 	mov.w	r1, #0
 8003c3a:	f04f 0200 	mov.w	r2, #0
 8003c3e:	0262      	lsls	r2, r4, #9
 8003c40:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003c44:	0259      	lsls	r1, r3, #9
 8003c46:	460b      	mov	r3, r1
 8003c48:	4614      	mov	r4, r2
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	4621      	mov	r1, r4
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f04f 0400 	mov.w	r4, #0
 8003c54:	461a      	mov	r2, r3
 8003c56:	4623      	mov	r3, r4
 8003c58:	f7fc fb12 	bl	8000280 <__aeabi_uldivmod>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	460c      	mov	r4, r1
 8003c60:	60fb      	str	r3, [r7, #12]
 8003c62:	e049      	b.n	8003cf8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c64:	4b2f      	ldr	r3, [pc, #188]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	099b      	lsrs	r3, r3, #6
 8003c6a:	f04f 0400 	mov.w	r4, #0
 8003c6e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003c72:	f04f 0200 	mov.w	r2, #0
 8003c76:	ea03 0501 	and.w	r5, r3, r1
 8003c7a:	ea04 0602 	and.w	r6, r4, r2
 8003c7e:	4629      	mov	r1, r5
 8003c80:	4632      	mov	r2, r6
 8003c82:	f04f 0300 	mov.w	r3, #0
 8003c86:	f04f 0400 	mov.w	r4, #0
 8003c8a:	0154      	lsls	r4, r2, #5
 8003c8c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003c90:	014b      	lsls	r3, r1, #5
 8003c92:	4619      	mov	r1, r3
 8003c94:	4622      	mov	r2, r4
 8003c96:	1b49      	subs	r1, r1, r5
 8003c98:	eb62 0206 	sbc.w	r2, r2, r6
 8003c9c:	f04f 0300 	mov.w	r3, #0
 8003ca0:	f04f 0400 	mov.w	r4, #0
 8003ca4:	0194      	lsls	r4, r2, #6
 8003ca6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003caa:	018b      	lsls	r3, r1, #6
 8003cac:	1a5b      	subs	r3, r3, r1
 8003cae:	eb64 0402 	sbc.w	r4, r4, r2
 8003cb2:	f04f 0100 	mov.w	r1, #0
 8003cb6:	f04f 0200 	mov.w	r2, #0
 8003cba:	00e2      	lsls	r2, r4, #3
 8003cbc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003cc0:	00d9      	lsls	r1, r3, #3
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	4614      	mov	r4, r2
 8003cc6:	195b      	adds	r3, r3, r5
 8003cc8:	eb44 0406 	adc.w	r4, r4, r6
 8003ccc:	f04f 0100 	mov.w	r1, #0
 8003cd0:	f04f 0200 	mov.w	r2, #0
 8003cd4:	02a2      	lsls	r2, r4, #10
 8003cd6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003cda:	0299      	lsls	r1, r3, #10
 8003cdc:	460b      	mov	r3, r1
 8003cde:	4614      	mov	r4, r2
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	4621      	mov	r1, r4
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f04f 0400 	mov.w	r4, #0
 8003cea:	461a      	mov	r2, r3
 8003cec:	4623      	mov	r3, r4
 8003cee:	f7fc fac7 	bl	8000280 <__aeabi_uldivmod>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	460c      	mov	r4, r1
 8003cf6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003cf8:	4b0a      	ldr	r3, [pc, #40]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	0c1b      	lsrs	r3, r3, #16
 8003cfe:	f003 0303 	and.w	r3, r3, #3
 8003d02:	3301      	adds	r3, #1
 8003d04:	005b      	lsls	r3, r3, #1
 8003d06:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003d08:	68fa      	ldr	r2, [r7, #12]
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d10:	60bb      	str	r3, [r7, #8]
      break;
 8003d12:	e002      	b.n	8003d1a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d14:	4b04      	ldr	r3, [pc, #16]	; (8003d28 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003d16:	60bb      	str	r3, [r7, #8]
      break;
 8003d18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d1a:	68bb      	ldr	r3, [r7, #8]
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3714      	adds	r7, #20
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d24:	40023800 	.word	0x40023800
 8003d28:	00f42400 	.word	0x00f42400
 8003d2c:	007a1200 	.word	0x007a1200

08003d30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d34:	4b03      	ldr	r3, [pc, #12]	; (8003d44 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d36:	681b      	ldr	r3, [r3, #0]
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr
 8003d42:	bf00      	nop
 8003d44:	20000010 	.word	0x20000010

08003d48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d4c:	f7ff fff0 	bl	8003d30 <HAL_RCC_GetHCLKFreq>
 8003d50:	4601      	mov	r1, r0
 8003d52:	4b05      	ldr	r3, [pc, #20]	; (8003d68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	0a9b      	lsrs	r3, r3, #10
 8003d58:	f003 0307 	and.w	r3, r3, #7
 8003d5c:	4a03      	ldr	r2, [pc, #12]	; (8003d6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d5e:	5cd3      	ldrb	r3, [r2, r3]
 8003d60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	40023800 	.word	0x40023800
 8003d6c:	0800982c 	.word	0x0800982c

08003d70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003d74:	f7ff ffdc 	bl	8003d30 <HAL_RCC_GetHCLKFreq>
 8003d78:	4601      	mov	r1, r0
 8003d7a:	4b05      	ldr	r3, [pc, #20]	; (8003d90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	0b5b      	lsrs	r3, r3, #13
 8003d80:	f003 0307 	and.w	r3, r3, #7
 8003d84:	4a03      	ldr	r2, [pc, #12]	; (8003d94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d86:	5cd3      	ldrb	r3, [r2, r3]
 8003d88:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40023800 	.word	0x40023800
 8003d94:	0800982c 	.word	0x0800982c

08003d98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e056      	b.n	8003e58 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d106      	bne.n	8003dca <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f7fd f8c7 	bl	8000f58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2202      	movs	r2, #2
 8003dce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003de0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	431a      	orrs	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	431a      	orrs	r2, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	431a      	orrs	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	695b      	ldr	r3, [r3, #20]
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	699b      	ldr	r3, [r3, #24]
 8003e02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	69db      	ldr	r3, [r3, #28]
 8003e0c:	431a      	orrs	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	ea42 0103 	orr.w	r1, r2, r3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	699b      	ldr	r3, [r3, #24]
 8003e26:	0c1b      	lsrs	r3, r3, #16
 8003e28:	f003 0104 	and.w	r1, r3, #4
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	430a      	orrs	r2, r1
 8003e36:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	69da      	ldr	r2, [r3, #28]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e46:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2201      	movs	r2, #1
 8003e52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3708      	adds	r7, #8
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e01d      	b.n	8003eae <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d106      	bne.n	8003e8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f7fd f8ae 	bl	8000fe8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2202      	movs	r2, #2
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	3304      	adds	r3, #4
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4610      	mov	r0, r2
 8003ea0:	f000 fa76 	bl	8004390 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3708      	adds	r7, #8
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003eb6:	b480      	push	{r7}
 8003eb8:	b085      	sub	sp, #20
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2202      	movs	r2, #2
 8003ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f003 0307 	and.w	r3, r3, #7
 8003ed0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2b06      	cmp	r3, #6
 8003ed6:	d007      	beq.n	8003ee8 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f042 0201 	orr.w	r2, r2, #1
 8003ee6:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3714      	adds	r7, #20
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr

08003efe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b082      	sub	sp, #8
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d101      	bne.n	8003f10 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e01d      	b.n	8003f4c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d106      	bne.n	8003f2a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 f815 	bl	8003f54 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2202      	movs	r2, #2
 8003f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	3304      	adds	r3, #4
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	4610      	mov	r0, r2
 8003f3e:	f000 fa27 	bl	8004390 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3708      	adds	r7, #8
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003f5c:	bf00      	nop
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2201      	movs	r2, #1
 8003f78:	6839      	ldr	r1, [r7, #0]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f000 fcf2 	bl	8004964 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a15      	ldr	r2, [pc, #84]	; (8003fdc <HAL_TIM_PWM_Start+0x74>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d004      	beq.n	8003f94 <HAL_TIM_PWM_Start+0x2c>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a14      	ldr	r2, [pc, #80]	; (8003fe0 <HAL_TIM_PWM_Start+0x78>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d101      	bne.n	8003f98 <HAL_TIM_PWM_Start+0x30>
 8003f94:	2301      	movs	r3, #1
 8003f96:	e000      	b.n	8003f9a <HAL_TIM_PWM_Start+0x32>
 8003f98:	2300      	movs	r3, #0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d007      	beq.n	8003fae <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f003 0307 	and.w	r3, r3, #7
 8003fb8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2b06      	cmp	r3, #6
 8003fbe:	d007      	beq.n	8003fd0 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f042 0201 	orr.w	r2, r2, #1
 8003fce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003fd0:	2300      	movs	r3, #0
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	40010000 	.word	0x40010000
 8003fe0:	40010400 	.word	0x40010400

08003fe4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	6839      	ldr	r1, [r7, #0]
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f000 fcb4 	bl	8004964 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a22      	ldr	r2, [pc, #136]	; (800408c <HAL_TIM_PWM_Stop+0xa8>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d004      	beq.n	8004010 <HAL_TIM_PWM_Stop+0x2c>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a21      	ldr	r2, [pc, #132]	; (8004090 <HAL_TIM_PWM_Stop+0xac>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d101      	bne.n	8004014 <HAL_TIM_PWM_Stop+0x30>
 8004010:	2301      	movs	r3, #1
 8004012:	e000      	b.n	8004016 <HAL_TIM_PWM_Stop+0x32>
 8004014:	2300      	movs	r3, #0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d017      	beq.n	800404a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	6a1a      	ldr	r2, [r3, #32]
 8004020:	f241 1311 	movw	r3, #4369	; 0x1111
 8004024:	4013      	ands	r3, r2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d10f      	bne.n	800404a <HAL_TIM_PWM_Stop+0x66>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	6a1a      	ldr	r2, [r3, #32]
 8004030:	f240 4344 	movw	r3, #1092	; 0x444
 8004034:	4013      	ands	r3, r2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d107      	bne.n	800404a <HAL_TIM_PWM_Stop+0x66>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004048:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	6a1a      	ldr	r2, [r3, #32]
 8004050:	f241 1311 	movw	r3, #4369	; 0x1111
 8004054:	4013      	ands	r3, r2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d10f      	bne.n	800407a <HAL_TIM_PWM_Stop+0x96>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	6a1a      	ldr	r2, [r3, #32]
 8004060:	f240 4344 	movw	r3, #1092	; 0x444
 8004064:	4013      	ands	r3, r2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d107      	bne.n	800407a <HAL_TIM_PWM_Stop+0x96>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f022 0201 	bic.w	r2, r2, #1
 8004078:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2201      	movs	r2, #1
 800407e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3708      	adds	r7, #8
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	40010000 	.word	0x40010000
 8004090:	40010400 	.word	0x40010400

08004094 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d101      	bne.n	80040ae <HAL_TIM_PWM_ConfigChannel+0x1a>
 80040aa:	2302      	movs	r3, #2
 80040ac:	e0b4      	b.n	8004218 <HAL_TIM_PWM_ConfigChannel+0x184>
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2202      	movs	r2, #2
 80040ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2b0c      	cmp	r3, #12
 80040c2:	f200 809f 	bhi.w	8004204 <HAL_TIM_PWM_ConfigChannel+0x170>
 80040c6:	a201      	add	r2, pc, #4	; (adr r2, 80040cc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80040c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040cc:	08004101 	.word	0x08004101
 80040d0:	08004205 	.word	0x08004205
 80040d4:	08004205 	.word	0x08004205
 80040d8:	08004205 	.word	0x08004205
 80040dc:	08004141 	.word	0x08004141
 80040e0:	08004205 	.word	0x08004205
 80040e4:	08004205 	.word	0x08004205
 80040e8:	08004205 	.word	0x08004205
 80040ec:	08004183 	.word	0x08004183
 80040f0:	08004205 	.word	0x08004205
 80040f4:	08004205 	.word	0x08004205
 80040f8:	08004205 	.word	0x08004205
 80040fc:	080041c3 	.word	0x080041c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	68b9      	ldr	r1, [r7, #8]
 8004106:	4618      	mov	r0, r3
 8004108:	f000 f9e2 	bl	80044d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	699a      	ldr	r2, [r3, #24]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 0208 	orr.w	r2, r2, #8
 800411a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	699a      	ldr	r2, [r3, #24]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f022 0204 	bic.w	r2, r2, #4
 800412a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6999      	ldr	r1, [r3, #24]
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	691a      	ldr	r2, [r3, #16]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	430a      	orrs	r2, r1
 800413c:	619a      	str	r2, [r3, #24]
      break;
 800413e:	e062      	b.n	8004206 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68b9      	ldr	r1, [r7, #8]
 8004146:	4618      	mov	r0, r3
 8004148:	f000 fa32 	bl	80045b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	699a      	ldr	r2, [r3, #24]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800415a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	699a      	ldr	r2, [r3, #24]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800416a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6999      	ldr	r1, [r3, #24]
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	021a      	lsls	r2, r3, #8
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	619a      	str	r2, [r3, #24]
      break;
 8004180:	e041      	b.n	8004206 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68b9      	ldr	r1, [r7, #8]
 8004188:	4618      	mov	r0, r3
 800418a:	f000 fa87 	bl	800469c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	69da      	ldr	r2, [r3, #28]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f042 0208 	orr.w	r2, r2, #8
 800419c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	69da      	ldr	r2, [r3, #28]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f022 0204 	bic.w	r2, r2, #4
 80041ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	69d9      	ldr	r1, [r3, #28]
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	691a      	ldr	r2, [r3, #16]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	430a      	orrs	r2, r1
 80041be:	61da      	str	r2, [r3, #28]
      break;
 80041c0:	e021      	b.n	8004206 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	68b9      	ldr	r1, [r7, #8]
 80041c8:	4618      	mov	r0, r3
 80041ca:	f000 fadb 	bl	8004784 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	69da      	ldr	r2, [r3, #28]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	69da      	ldr	r2, [r3, #28]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	69d9      	ldr	r1, [r3, #28]
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	021a      	lsls	r2, r3, #8
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	430a      	orrs	r2, r1
 8004200:	61da      	str	r2, [r3, #28]
      break;
 8004202:	e000      	b.n	8004206 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004204:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004216:	2300      	movs	r3, #0
}
 8004218:	4618      	mov	r0, r3
 800421a:	3710      	adds	r7, #16
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004230:	2b01      	cmp	r3, #1
 8004232:	d101      	bne.n	8004238 <HAL_TIM_ConfigClockSource+0x18>
 8004234:	2302      	movs	r3, #2
 8004236:	e0a6      	b.n	8004386 <HAL_TIM_ConfigClockSource+0x166>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2202      	movs	r2, #2
 8004244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004256:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800425e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68fa      	ldr	r2, [r7, #12]
 8004266:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2b40      	cmp	r3, #64	; 0x40
 800426e:	d067      	beq.n	8004340 <HAL_TIM_ConfigClockSource+0x120>
 8004270:	2b40      	cmp	r3, #64	; 0x40
 8004272:	d80b      	bhi.n	800428c <HAL_TIM_ConfigClockSource+0x6c>
 8004274:	2b10      	cmp	r3, #16
 8004276:	d073      	beq.n	8004360 <HAL_TIM_ConfigClockSource+0x140>
 8004278:	2b10      	cmp	r3, #16
 800427a:	d802      	bhi.n	8004282 <HAL_TIM_ConfigClockSource+0x62>
 800427c:	2b00      	cmp	r3, #0
 800427e:	d06f      	beq.n	8004360 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004280:	e078      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004282:	2b20      	cmp	r3, #32
 8004284:	d06c      	beq.n	8004360 <HAL_TIM_ConfigClockSource+0x140>
 8004286:	2b30      	cmp	r3, #48	; 0x30
 8004288:	d06a      	beq.n	8004360 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800428a:	e073      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800428c:	2b70      	cmp	r3, #112	; 0x70
 800428e:	d00d      	beq.n	80042ac <HAL_TIM_ConfigClockSource+0x8c>
 8004290:	2b70      	cmp	r3, #112	; 0x70
 8004292:	d804      	bhi.n	800429e <HAL_TIM_ConfigClockSource+0x7e>
 8004294:	2b50      	cmp	r3, #80	; 0x50
 8004296:	d033      	beq.n	8004300 <HAL_TIM_ConfigClockSource+0xe0>
 8004298:	2b60      	cmp	r3, #96	; 0x60
 800429a:	d041      	beq.n	8004320 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800429c:	e06a      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800429e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042a2:	d066      	beq.n	8004372 <HAL_TIM_ConfigClockSource+0x152>
 80042a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042a8:	d017      	beq.n	80042da <HAL_TIM_ConfigClockSource+0xba>
      break;
 80042aa:	e063      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6818      	ldr	r0, [r3, #0]
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	6899      	ldr	r1, [r3, #8]
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	685a      	ldr	r2, [r3, #4]
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	f000 fb32 	bl	8004924 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80042ce:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	68fa      	ldr	r2, [r7, #12]
 80042d6:	609a      	str	r2, [r3, #8]
      break;
 80042d8:	e04c      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6818      	ldr	r0, [r3, #0]
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	6899      	ldr	r1, [r3, #8]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	685a      	ldr	r2, [r3, #4]
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	f000 fb1b 	bl	8004924 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689a      	ldr	r2, [r3, #8]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80042fc:	609a      	str	r2, [r3, #8]
      break;
 80042fe:	e039      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6818      	ldr	r0, [r3, #0]
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	6859      	ldr	r1, [r3, #4]
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	461a      	mov	r2, r3
 800430e:	f000 fa8f 	bl	8004830 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2150      	movs	r1, #80	; 0x50
 8004318:	4618      	mov	r0, r3
 800431a:	f000 fae8 	bl	80048ee <TIM_ITRx_SetConfig>
      break;
 800431e:	e029      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6818      	ldr	r0, [r3, #0]
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	6859      	ldr	r1, [r3, #4]
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	461a      	mov	r2, r3
 800432e:	f000 faae 	bl	800488e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2160      	movs	r1, #96	; 0x60
 8004338:	4618      	mov	r0, r3
 800433a:	f000 fad8 	bl	80048ee <TIM_ITRx_SetConfig>
      break;
 800433e:	e019      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6818      	ldr	r0, [r3, #0]
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	6859      	ldr	r1, [r3, #4]
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	461a      	mov	r2, r3
 800434e:	f000 fa6f 	bl	8004830 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2140      	movs	r1, #64	; 0x40
 8004358:	4618      	mov	r0, r3
 800435a:	f000 fac8 	bl	80048ee <TIM_ITRx_SetConfig>
      break;
 800435e:	e009      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4619      	mov	r1, r3
 800436a:	4610      	mov	r0, r2
 800436c:	f000 fabf 	bl	80048ee <TIM_ITRx_SetConfig>
      break;
 8004370:	e000      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004372:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2200      	movs	r2, #0
 8004380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3710      	adds	r7, #16
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
	...

08004390 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a40      	ldr	r2, [pc, #256]	; (80044a4 <TIM_Base_SetConfig+0x114>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d013      	beq.n	80043d0 <TIM_Base_SetConfig+0x40>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043ae:	d00f      	beq.n	80043d0 <TIM_Base_SetConfig+0x40>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a3d      	ldr	r2, [pc, #244]	; (80044a8 <TIM_Base_SetConfig+0x118>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d00b      	beq.n	80043d0 <TIM_Base_SetConfig+0x40>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	4a3c      	ldr	r2, [pc, #240]	; (80044ac <TIM_Base_SetConfig+0x11c>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d007      	beq.n	80043d0 <TIM_Base_SetConfig+0x40>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	4a3b      	ldr	r2, [pc, #236]	; (80044b0 <TIM_Base_SetConfig+0x120>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d003      	beq.n	80043d0 <TIM_Base_SetConfig+0x40>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	4a3a      	ldr	r2, [pc, #232]	; (80044b4 <TIM_Base_SetConfig+0x124>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d108      	bne.n	80043e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	68fa      	ldr	r2, [r7, #12]
 80043de:	4313      	orrs	r3, r2
 80043e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a2f      	ldr	r2, [pc, #188]	; (80044a4 <TIM_Base_SetConfig+0x114>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d02b      	beq.n	8004442 <TIM_Base_SetConfig+0xb2>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043f0:	d027      	beq.n	8004442 <TIM_Base_SetConfig+0xb2>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a2c      	ldr	r2, [pc, #176]	; (80044a8 <TIM_Base_SetConfig+0x118>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d023      	beq.n	8004442 <TIM_Base_SetConfig+0xb2>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a2b      	ldr	r2, [pc, #172]	; (80044ac <TIM_Base_SetConfig+0x11c>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d01f      	beq.n	8004442 <TIM_Base_SetConfig+0xb2>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a2a      	ldr	r2, [pc, #168]	; (80044b0 <TIM_Base_SetConfig+0x120>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d01b      	beq.n	8004442 <TIM_Base_SetConfig+0xb2>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a29      	ldr	r2, [pc, #164]	; (80044b4 <TIM_Base_SetConfig+0x124>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d017      	beq.n	8004442 <TIM_Base_SetConfig+0xb2>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a28      	ldr	r2, [pc, #160]	; (80044b8 <TIM_Base_SetConfig+0x128>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d013      	beq.n	8004442 <TIM_Base_SetConfig+0xb2>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a27      	ldr	r2, [pc, #156]	; (80044bc <TIM_Base_SetConfig+0x12c>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d00f      	beq.n	8004442 <TIM_Base_SetConfig+0xb2>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a26      	ldr	r2, [pc, #152]	; (80044c0 <TIM_Base_SetConfig+0x130>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d00b      	beq.n	8004442 <TIM_Base_SetConfig+0xb2>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a25      	ldr	r2, [pc, #148]	; (80044c4 <TIM_Base_SetConfig+0x134>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d007      	beq.n	8004442 <TIM_Base_SetConfig+0xb2>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a24      	ldr	r2, [pc, #144]	; (80044c8 <TIM_Base_SetConfig+0x138>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d003      	beq.n	8004442 <TIM_Base_SetConfig+0xb2>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a23      	ldr	r2, [pc, #140]	; (80044cc <TIM_Base_SetConfig+0x13c>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d108      	bne.n	8004454 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004448:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	4313      	orrs	r3, r2
 8004452:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	695b      	ldr	r3, [r3, #20]
 800445e:	4313      	orrs	r3, r2
 8004460:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	68fa      	ldr	r2, [r7, #12]
 8004466:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	689a      	ldr	r2, [r3, #8]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a0a      	ldr	r2, [pc, #40]	; (80044a4 <TIM_Base_SetConfig+0x114>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d003      	beq.n	8004488 <TIM_Base_SetConfig+0xf8>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4a0c      	ldr	r2, [pc, #48]	; (80044b4 <TIM_Base_SetConfig+0x124>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d103      	bne.n	8004490 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	691a      	ldr	r2, [r3, #16]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	615a      	str	r2, [r3, #20]
}
 8004496:	bf00      	nop
 8004498:	3714      	adds	r7, #20
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	40010000 	.word	0x40010000
 80044a8:	40000400 	.word	0x40000400
 80044ac:	40000800 	.word	0x40000800
 80044b0:	40000c00 	.word	0x40000c00
 80044b4:	40010400 	.word	0x40010400
 80044b8:	40014000 	.word	0x40014000
 80044bc:	40014400 	.word	0x40014400
 80044c0:	40014800 	.word	0x40014800
 80044c4:	40001800 	.word	0x40001800
 80044c8:	40001c00 	.word	0x40001c00
 80044cc:	40002000 	.word	0x40002000

080044d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b087      	sub	sp, #28
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a1b      	ldr	r3, [r3, #32]
 80044de:	f023 0201 	bic.w	r2, r3, #1
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	699b      	ldr	r3, [r3, #24]
 80044f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f023 0303 	bic.w	r3, r3, #3
 8004506:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	68fa      	ldr	r2, [r7, #12]
 800450e:	4313      	orrs	r3, r2
 8004510:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	f023 0302 	bic.w	r3, r3, #2
 8004518:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	4313      	orrs	r3, r2
 8004522:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a20      	ldr	r2, [pc, #128]	; (80045a8 <TIM_OC1_SetConfig+0xd8>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d003      	beq.n	8004534 <TIM_OC1_SetConfig+0x64>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4a1f      	ldr	r2, [pc, #124]	; (80045ac <TIM_OC1_SetConfig+0xdc>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d10c      	bne.n	800454e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	f023 0308 	bic.w	r3, r3, #8
 800453a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	697a      	ldr	r2, [r7, #20]
 8004542:	4313      	orrs	r3, r2
 8004544:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	f023 0304 	bic.w	r3, r3, #4
 800454c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a15      	ldr	r2, [pc, #84]	; (80045a8 <TIM_OC1_SetConfig+0xd8>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d003      	beq.n	800455e <TIM_OC1_SetConfig+0x8e>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a14      	ldr	r2, [pc, #80]	; (80045ac <TIM_OC1_SetConfig+0xdc>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d111      	bne.n	8004582 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004564:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800456c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	4313      	orrs	r3, r2
 8004576:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	693a      	ldr	r2, [r7, #16]
 800457e:	4313      	orrs	r3, r2
 8004580:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	685a      	ldr	r2, [r3, #4]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	697a      	ldr	r2, [r7, #20]
 800459a:	621a      	str	r2, [r3, #32]
}
 800459c:	bf00      	nop
 800459e:	371c      	adds	r7, #28
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr
 80045a8:	40010000 	.word	0x40010000
 80045ac:	40010400 	.word	0x40010400

080045b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b087      	sub	sp, #28
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6a1b      	ldr	r3, [r3, #32]
 80045be:	f023 0210 	bic.w	r2, r3, #16
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6a1b      	ldr	r3, [r3, #32]
 80045ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	699b      	ldr	r3, [r3, #24]
 80045d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	021b      	lsls	r3, r3, #8
 80045ee:	68fa      	ldr	r2, [r7, #12]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	f023 0320 	bic.w	r3, r3, #32
 80045fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	011b      	lsls	r3, r3, #4
 8004602:	697a      	ldr	r2, [r7, #20]
 8004604:	4313      	orrs	r3, r2
 8004606:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4a22      	ldr	r2, [pc, #136]	; (8004694 <TIM_OC2_SetConfig+0xe4>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d003      	beq.n	8004618 <TIM_OC2_SetConfig+0x68>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a21      	ldr	r2, [pc, #132]	; (8004698 <TIM_OC2_SetConfig+0xe8>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d10d      	bne.n	8004634 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800461e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	011b      	lsls	r3, r3, #4
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	4313      	orrs	r3, r2
 800462a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004632:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a17      	ldr	r2, [pc, #92]	; (8004694 <TIM_OC2_SetConfig+0xe4>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d003      	beq.n	8004644 <TIM_OC2_SetConfig+0x94>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a16      	ldr	r2, [pc, #88]	; (8004698 <TIM_OC2_SetConfig+0xe8>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d113      	bne.n	800466c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800464a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004652:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	4313      	orrs	r3, r2
 800465e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	699b      	ldr	r3, [r3, #24]
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	693a      	ldr	r2, [r7, #16]
 8004668:	4313      	orrs	r3, r2
 800466a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	685a      	ldr	r2, [r3, #4]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	621a      	str	r2, [r3, #32]
}
 8004686:	bf00      	nop
 8004688:	371c      	adds	r7, #28
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr
 8004692:	bf00      	nop
 8004694:	40010000 	.word	0x40010000
 8004698:	40010400 	.word	0x40010400

0800469c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800469c:	b480      	push	{r7}
 800469e:	b087      	sub	sp, #28
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a1b      	ldr	r3, [r3, #32]
 80046b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f023 0303 	bic.w	r3, r3, #3
 80046d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	4313      	orrs	r3, r2
 80046dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	021b      	lsls	r3, r3, #8
 80046ec:	697a      	ldr	r2, [r7, #20]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a21      	ldr	r2, [pc, #132]	; (800477c <TIM_OC3_SetConfig+0xe0>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d003      	beq.n	8004702 <TIM_OC3_SetConfig+0x66>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a20      	ldr	r2, [pc, #128]	; (8004780 <TIM_OC3_SetConfig+0xe4>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d10d      	bne.n	800471e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004708:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	021b      	lsls	r3, r3, #8
 8004710:	697a      	ldr	r2, [r7, #20]
 8004712:	4313      	orrs	r3, r2
 8004714:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800471c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a16      	ldr	r2, [pc, #88]	; (800477c <TIM_OC3_SetConfig+0xe0>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d003      	beq.n	800472e <TIM_OC3_SetConfig+0x92>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a15      	ldr	r2, [pc, #84]	; (8004780 <TIM_OC3_SetConfig+0xe4>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d113      	bne.n	8004756 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004734:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800473c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	011b      	lsls	r3, r3, #4
 8004744:	693a      	ldr	r2, [r7, #16]
 8004746:	4313      	orrs	r3, r2
 8004748:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	011b      	lsls	r3, r3, #4
 8004750:	693a      	ldr	r2, [r7, #16]
 8004752:	4313      	orrs	r3, r2
 8004754:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	693a      	ldr	r2, [r7, #16]
 800475a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685a      	ldr	r2, [r3, #4]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	697a      	ldr	r2, [r7, #20]
 800476e:	621a      	str	r2, [r3, #32]
}
 8004770:	bf00      	nop
 8004772:	371c      	adds	r7, #28
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr
 800477c:	40010000 	.word	0x40010000
 8004780:	40010400 	.word	0x40010400

08004784 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004784:	b480      	push	{r7}
 8004786:	b087      	sub	sp, #28
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	69db      	ldr	r3, [r3, #28]
 80047aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	021b      	lsls	r3, r3, #8
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80047ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	031b      	lsls	r3, r3, #12
 80047d6:	693a      	ldr	r2, [r7, #16]
 80047d8:	4313      	orrs	r3, r2
 80047da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	4a12      	ldr	r2, [pc, #72]	; (8004828 <TIM_OC4_SetConfig+0xa4>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d003      	beq.n	80047ec <TIM_OC4_SetConfig+0x68>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a11      	ldr	r2, [pc, #68]	; (800482c <TIM_OC4_SetConfig+0xa8>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d109      	bne.n	8004800 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	019b      	lsls	r3, r3, #6
 80047fa:	697a      	ldr	r2, [r7, #20]
 80047fc:	4313      	orrs	r3, r2
 80047fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	697a      	ldr	r2, [r7, #20]
 8004804:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	68fa      	ldr	r2, [r7, #12]
 800480a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685a      	ldr	r2, [r3, #4]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	693a      	ldr	r2, [r7, #16]
 8004818:	621a      	str	r2, [r3, #32]
}
 800481a:	bf00      	nop
 800481c:	371c      	adds	r7, #28
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	40010000 	.word	0x40010000
 800482c:	40010400 	.word	0x40010400

08004830 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004830:	b480      	push	{r7}
 8004832:	b087      	sub	sp, #28
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6a1b      	ldr	r3, [r3, #32]
 8004840:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6a1b      	ldr	r3, [r3, #32]
 8004846:	f023 0201 	bic.w	r2, r3, #1
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800485a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	011b      	lsls	r3, r3, #4
 8004860:	693a      	ldr	r2, [r7, #16]
 8004862:	4313      	orrs	r3, r2
 8004864:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	f023 030a 	bic.w	r3, r3, #10
 800486c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	4313      	orrs	r3, r2
 8004874:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	693a      	ldr	r2, [r7, #16]
 800487a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	621a      	str	r2, [r3, #32]
}
 8004882:	bf00      	nop
 8004884:	371c      	adds	r7, #28
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr

0800488e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800488e:	b480      	push	{r7}
 8004890:	b087      	sub	sp, #28
 8004892:	af00      	add	r7, sp, #0
 8004894:	60f8      	str	r0, [r7, #12]
 8004896:	60b9      	str	r1, [r7, #8]
 8004898:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	f023 0210 	bic.w	r2, r3, #16
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6a1b      	ldr	r3, [r3, #32]
 80048b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80048b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	031b      	lsls	r3, r3, #12
 80048be:	697a      	ldr	r2, [r7, #20]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	011b      	lsls	r3, r3, #4
 80048d0:	693a      	ldr	r2, [r7, #16]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	697a      	ldr	r2, [r7, #20]
 80048da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	693a      	ldr	r2, [r7, #16]
 80048e0:	621a      	str	r2, [r3, #32]
}
 80048e2:	bf00      	nop
 80048e4:	371c      	adds	r7, #28
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr

080048ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b085      	sub	sp, #20
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
 80048f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004904:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004906:	683a      	ldr	r2, [r7, #0]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	4313      	orrs	r3, r2
 800490c:	f043 0307 	orr.w	r3, r3, #7
 8004910:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	609a      	str	r2, [r3, #8]
}
 8004918:	bf00      	nop
 800491a:	3714      	adds	r7, #20
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004924:	b480      	push	{r7}
 8004926:	b087      	sub	sp, #28
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
 8004930:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800493e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	021a      	lsls	r2, r3, #8
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	431a      	orrs	r2, r3
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	4313      	orrs	r3, r2
 800494c:	697a      	ldr	r2, [r7, #20]
 800494e:	4313      	orrs	r3, r2
 8004950:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	697a      	ldr	r2, [r7, #20]
 8004956:	609a      	str	r2, [r3, #8]
}
 8004958:	bf00      	nop
 800495a:	371c      	adds	r7, #28
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr

08004964 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004964:	b480      	push	{r7}
 8004966:	b087      	sub	sp, #28
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	f003 031f 	and.w	r3, r3, #31
 8004976:	2201      	movs	r2, #1
 8004978:	fa02 f303 	lsl.w	r3, r2, r3
 800497c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6a1a      	ldr	r2, [r3, #32]
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	43db      	mvns	r3, r3
 8004986:	401a      	ands	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6a1a      	ldr	r2, [r3, #32]
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	f003 031f 	and.w	r3, r3, #31
 8004996:	6879      	ldr	r1, [r7, #4]
 8004998:	fa01 f303 	lsl.w	r3, r1, r3
 800499c:	431a      	orrs	r2, r3
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	621a      	str	r2, [r3, #32]
}
 80049a2:	bf00      	nop
 80049a4:	371c      	adds	r7, #28
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
	...

080049b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b085      	sub	sp, #20
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d101      	bne.n	80049c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049c4:	2302      	movs	r3, #2
 80049c6:	e05a      	b.n	8004a7e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2202      	movs	r2, #2
 80049d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a21      	ldr	r2, [pc, #132]	; (8004a8c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d022      	beq.n	8004a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a14:	d01d      	beq.n	8004a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a1d      	ldr	r2, [pc, #116]	; (8004a90 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d018      	beq.n	8004a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a1b      	ldr	r2, [pc, #108]	; (8004a94 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d013      	beq.n	8004a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a1a      	ldr	r2, [pc, #104]	; (8004a98 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d00e      	beq.n	8004a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a18      	ldr	r2, [pc, #96]	; (8004a9c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d009      	beq.n	8004a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a17      	ldr	r2, [pc, #92]	; (8004aa0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d004      	beq.n	8004a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a15      	ldr	r2, [pc, #84]	; (8004aa4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d10c      	bne.n	8004a6c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	68ba      	ldr	r2, [r7, #8]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68ba      	ldr	r2, [r7, #8]
 8004a6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3714      	adds	r7, #20
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop
 8004a8c:	40010000 	.word	0x40010000
 8004a90:	40000400 	.word	0x40000400
 8004a94:	40000800 	.word	0x40000800
 8004a98:	40000c00 	.word	0x40000c00
 8004a9c:	40010400 	.word	0x40010400
 8004aa0:	40014000 	.word	0x40014000
 8004aa4:	40001800 	.word	0x40001800

08004aa8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d101      	bne.n	8004aba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e03f      	b.n	8004b3a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d106      	bne.n	8004ad4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f7fc fb1c 	bl	800110c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2224      	movs	r2, #36	; 0x24
 8004ad8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68da      	ldr	r2, [r3, #12]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004aea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f000 f9b1 	bl	8004e54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	691a      	ldr	r2, [r3, #16]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	695a      	ldr	r2, [r3, #20]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68da      	ldr	r2, [r3, #12]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2220      	movs	r2, #32
 8004b2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2220      	movs	r2, #32
 8004b34:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3708      	adds	r7, #8
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b088      	sub	sp, #32
 8004b46:	af02      	add	r7, sp, #8
 8004b48:	60f8      	str	r0, [r7, #12]
 8004b4a:	60b9      	str	r1, [r7, #8]
 8004b4c:	603b      	str	r3, [r7, #0]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004b52:	2300      	movs	r3, #0
 8004b54:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b20      	cmp	r3, #32
 8004b60:	f040 8083 	bne.w	8004c6a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d002      	beq.n	8004b70 <HAL_UART_Transmit+0x2e>
 8004b6a:	88fb      	ldrh	r3, [r7, #6]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d101      	bne.n	8004b74 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e07b      	b.n	8004c6c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d101      	bne.n	8004b82 <HAL_UART_Transmit+0x40>
 8004b7e:	2302      	movs	r3, #2
 8004b80:	e074      	b.n	8004c6c <HAL_UART_Transmit+0x12a>
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2201      	movs	r2, #1
 8004b86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2221      	movs	r2, #33	; 0x21
 8004b94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004b98:	f7fc fc0a 	bl	80013b0 <HAL_GetTick>
 8004b9c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	88fa      	ldrh	r2, [r7, #6]
 8004ba2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	88fa      	ldrh	r2, [r7, #6]
 8004ba8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004bb2:	e042      	b.n	8004c3a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	b29a      	uxth	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bca:	d122      	bne.n	8004c12 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	9300      	str	r3, [sp, #0]
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	2180      	movs	r1, #128	; 0x80
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f000 f8f2 	bl	8004dc0 <UART_WaitOnFlagUntilTimeout>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d001      	beq.n	8004be6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e042      	b.n	8004c6c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	881b      	ldrh	r3, [r3, #0]
 8004bee:	461a      	mov	r2, r3
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bf8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d103      	bne.n	8004c0a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	3302      	adds	r3, #2
 8004c06:	60bb      	str	r3, [r7, #8]
 8004c08:	e017      	b.n	8004c3a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	60bb      	str	r3, [r7, #8]
 8004c10:	e013      	b.n	8004c3a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	9300      	str	r3, [sp, #0]
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	2180      	movs	r1, #128	; 0x80
 8004c1c:	68f8      	ldr	r0, [r7, #12]
 8004c1e:	f000 f8cf 	bl	8004dc0 <UART_WaitOnFlagUntilTimeout>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d001      	beq.n	8004c2c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e01f      	b.n	8004c6c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	1c5a      	adds	r2, r3, #1
 8004c30:	60ba      	str	r2, [r7, #8]
 8004c32:	781a      	ldrb	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d1b7      	bne.n	8004bb4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	9300      	str	r3, [sp, #0]
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	2140      	movs	r1, #64	; 0x40
 8004c4e:	68f8      	ldr	r0, [r7, #12]
 8004c50:	f000 f8b6 	bl	8004dc0 <UART_WaitOnFlagUntilTimeout>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d001      	beq.n	8004c5e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e006      	b.n	8004c6c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2220      	movs	r2, #32
 8004c62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004c66:	2300      	movs	r3, #0
 8004c68:	e000      	b.n	8004c6c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004c6a:	2302      	movs	r3, #2
  }
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3718      	adds	r7, #24
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b088      	sub	sp, #32
 8004c78:	af02      	add	r7, sp, #8
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	603b      	str	r3, [r7, #0]
 8004c80:	4613      	mov	r3, r2
 8004c82:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004c84:	2300      	movs	r3, #0
 8004c86:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	2b20      	cmp	r3, #32
 8004c92:	f040 8090 	bne.w	8004db6 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d002      	beq.n	8004ca2 <HAL_UART_Receive+0x2e>
 8004c9c:	88fb      	ldrh	r3, [r7, #6]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d101      	bne.n	8004ca6 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e088      	b.n	8004db8 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d101      	bne.n	8004cb4 <HAL_UART_Receive+0x40>
 8004cb0:	2302      	movs	r3, #2
 8004cb2:	e081      	b.n	8004db8 <HAL_UART_Receive+0x144>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2222      	movs	r2, #34	; 0x22
 8004cc6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004cca:	f7fc fb71 	bl	80013b0 <HAL_GetTick>
 8004cce:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	88fa      	ldrh	r2, [r7, #6]
 8004cd4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	88fa      	ldrh	r2, [r7, #6]
 8004cda:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004ce4:	e05c      	b.n	8004da0 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	3b01      	subs	r3, #1
 8004cee:	b29a      	uxth	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cfc:	d12b      	bne.n	8004d56 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	9300      	str	r3, [sp, #0]
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	2200      	movs	r2, #0
 8004d06:	2120      	movs	r1, #32
 8004d08:	68f8      	ldr	r0, [r7, #12]
 8004d0a:	f000 f859 	bl	8004dc0 <UART_WaitOnFlagUntilTimeout>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d001      	beq.n	8004d18 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e04f      	b.n	8004db8 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d10c      	bne.n	8004d3e <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d30:	b29a      	uxth	r2, r3
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	3302      	adds	r3, #2
 8004d3a:	60bb      	str	r3, [r7, #8]
 8004d3c:	e030      	b.n	8004da0 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	b29a      	uxth	r2, r3
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	3301      	adds	r3, #1
 8004d52:	60bb      	str	r3, [r7, #8]
 8004d54:	e024      	b.n	8004da0 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	9300      	str	r3, [sp, #0]
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	2120      	movs	r1, #32
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f000 f82d 	bl	8004dc0 <UART_WaitOnFlagUntilTimeout>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d001      	beq.n	8004d70 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e023      	b.n	8004db8 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d108      	bne.n	8004d8a <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	6859      	ldr	r1, [r3, #4]
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	1c5a      	adds	r2, r3, #1
 8004d82:	60ba      	str	r2, [r7, #8]
 8004d84:	b2ca      	uxtb	r2, r1
 8004d86:	701a      	strb	r2, [r3, #0]
 8004d88:	e00a      	b.n	8004da0 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	b2da      	uxtb	r2, r3
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	1c59      	adds	r1, r3, #1
 8004d96:	60b9      	str	r1, [r7, #8]
 8004d98:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004d9c:	b2d2      	uxtb	r2, r2
 8004d9e:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d19d      	bne.n	8004ce6 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2220      	movs	r2, #32
 8004dae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8004db2:	2300      	movs	r3, #0
 8004db4:	e000      	b.n	8004db8 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8004db6:	2302      	movs	r3, #2
  }
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3718      	adds	r7, #24
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	603b      	str	r3, [r7, #0]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dd0:	e02c      	b.n	8004e2c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd8:	d028      	beq.n	8004e2c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d007      	beq.n	8004df0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004de0:	f7fc fae6 	bl	80013b0 <HAL_GetTick>
 8004de4:	4602      	mov	r2, r0
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	69ba      	ldr	r2, [r7, #24]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d21d      	bcs.n	8004e2c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68da      	ldr	r2, [r3, #12]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004dfe:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	695a      	ldr	r2, [r3, #20]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0201 	bic.w	r2, r2, #1
 8004e0e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2220      	movs	r2, #32
 8004e14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2220      	movs	r2, #32
 8004e1c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e00f      	b.n	8004e4c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	4013      	ands	r3, r2
 8004e36:	68ba      	ldr	r2, [r7, #8]
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	bf0c      	ite	eq
 8004e3c:	2301      	moveq	r3, #1
 8004e3e:	2300      	movne	r3, #0
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	461a      	mov	r2, r3
 8004e44:	79fb      	ldrb	r3, [r7, #7]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d0c3      	beq.n	8004dd2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3710      	adds	r7, #16
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e58:	b085      	sub	sp, #20
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	68da      	ldr	r2, [r3, #12]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	430a      	orrs	r2, r1
 8004e72:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	689a      	ldr	r2, [r3, #8]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	691b      	ldr	r3, [r3, #16]
 8004e7c:	431a      	orrs	r2, r3
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	431a      	orrs	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	69db      	ldr	r3, [r3, #28]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004e96:	f023 030c 	bic.w	r3, r3, #12
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	6812      	ldr	r2, [r2, #0]
 8004e9e:	68f9      	ldr	r1, [r7, #12]
 8004ea0:	430b      	orrs	r3, r1
 8004ea2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	699a      	ldr	r2, [r3, #24]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	69db      	ldr	r3, [r3, #28]
 8004ebe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ec2:	f040 818b 	bne.w	80051dc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4ac1      	ldr	r2, [pc, #772]	; (80051d0 <UART_SetConfig+0x37c>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d005      	beq.n	8004edc <UART_SetConfig+0x88>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4abf      	ldr	r2, [pc, #764]	; (80051d4 <UART_SetConfig+0x380>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	f040 80bd 	bne.w	8005056 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004edc:	f7fe ff48 	bl	8003d70 <HAL_RCC_GetPCLK2Freq>
 8004ee0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	461d      	mov	r5, r3
 8004ee6:	f04f 0600 	mov.w	r6, #0
 8004eea:	46a8      	mov	r8, r5
 8004eec:	46b1      	mov	r9, r6
 8004eee:	eb18 0308 	adds.w	r3, r8, r8
 8004ef2:	eb49 0409 	adc.w	r4, r9, r9
 8004ef6:	4698      	mov	r8, r3
 8004ef8:	46a1      	mov	r9, r4
 8004efa:	eb18 0805 	adds.w	r8, r8, r5
 8004efe:	eb49 0906 	adc.w	r9, r9, r6
 8004f02:	f04f 0100 	mov.w	r1, #0
 8004f06:	f04f 0200 	mov.w	r2, #0
 8004f0a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004f0e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004f12:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004f16:	4688      	mov	r8, r1
 8004f18:	4691      	mov	r9, r2
 8004f1a:	eb18 0005 	adds.w	r0, r8, r5
 8004f1e:	eb49 0106 	adc.w	r1, r9, r6
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	461d      	mov	r5, r3
 8004f28:	f04f 0600 	mov.w	r6, #0
 8004f2c:	196b      	adds	r3, r5, r5
 8004f2e:	eb46 0406 	adc.w	r4, r6, r6
 8004f32:	461a      	mov	r2, r3
 8004f34:	4623      	mov	r3, r4
 8004f36:	f7fb f9a3 	bl	8000280 <__aeabi_uldivmod>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	460c      	mov	r4, r1
 8004f3e:	461a      	mov	r2, r3
 8004f40:	4ba5      	ldr	r3, [pc, #660]	; (80051d8 <UART_SetConfig+0x384>)
 8004f42:	fba3 2302 	umull	r2, r3, r3, r2
 8004f46:	095b      	lsrs	r3, r3, #5
 8004f48:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	461d      	mov	r5, r3
 8004f50:	f04f 0600 	mov.w	r6, #0
 8004f54:	46a9      	mov	r9, r5
 8004f56:	46b2      	mov	sl, r6
 8004f58:	eb19 0309 	adds.w	r3, r9, r9
 8004f5c:	eb4a 040a 	adc.w	r4, sl, sl
 8004f60:	4699      	mov	r9, r3
 8004f62:	46a2      	mov	sl, r4
 8004f64:	eb19 0905 	adds.w	r9, r9, r5
 8004f68:	eb4a 0a06 	adc.w	sl, sl, r6
 8004f6c:	f04f 0100 	mov.w	r1, #0
 8004f70:	f04f 0200 	mov.w	r2, #0
 8004f74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f78:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004f7c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004f80:	4689      	mov	r9, r1
 8004f82:	4692      	mov	sl, r2
 8004f84:	eb19 0005 	adds.w	r0, r9, r5
 8004f88:	eb4a 0106 	adc.w	r1, sl, r6
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	461d      	mov	r5, r3
 8004f92:	f04f 0600 	mov.w	r6, #0
 8004f96:	196b      	adds	r3, r5, r5
 8004f98:	eb46 0406 	adc.w	r4, r6, r6
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	4623      	mov	r3, r4
 8004fa0:	f7fb f96e 	bl	8000280 <__aeabi_uldivmod>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	460c      	mov	r4, r1
 8004fa8:	461a      	mov	r2, r3
 8004faa:	4b8b      	ldr	r3, [pc, #556]	; (80051d8 <UART_SetConfig+0x384>)
 8004fac:	fba3 1302 	umull	r1, r3, r3, r2
 8004fb0:	095b      	lsrs	r3, r3, #5
 8004fb2:	2164      	movs	r1, #100	; 0x64
 8004fb4:	fb01 f303 	mul.w	r3, r1, r3
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	00db      	lsls	r3, r3, #3
 8004fbc:	3332      	adds	r3, #50	; 0x32
 8004fbe:	4a86      	ldr	r2, [pc, #536]	; (80051d8 <UART_SetConfig+0x384>)
 8004fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc4:	095b      	lsrs	r3, r3, #5
 8004fc6:	005b      	lsls	r3, r3, #1
 8004fc8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004fcc:	4498      	add	r8, r3
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	461d      	mov	r5, r3
 8004fd2:	f04f 0600 	mov.w	r6, #0
 8004fd6:	46a9      	mov	r9, r5
 8004fd8:	46b2      	mov	sl, r6
 8004fda:	eb19 0309 	adds.w	r3, r9, r9
 8004fde:	eb4a 040a 	adc.w	r4, sl, sl
 8004fe2:	4699      	mov	r9, r3
 8004fe4:	46a2      	mov	sl, r4
 8004fe6:	eb19 0905 	adds.w	r9, r9, r5
 8004fea:	eb4a 0a06 	adc.w	sl, sl, r6
 8004fee:	f04f 0100 	mov.w	r1, #0
 8004ff2:	f04f 0200 	mov.w	r2, #0
 8004ff6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ffa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ffe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005002:	4689      	mov	r9, r1
 8005004:	4692      	mov	sl, r2
 8005006:	eb19 0005 	adds.w	r0, r9, r5
 800500a:	eb4a 0106 	adc.w	r1, sl, r6
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	461d      	mov	r5, r3
 8005014:	f04f 0600 	mov.w	r6, #0
 8005018:	196b      	adds	r3, r5, r5
 800501a:	eb46 0406 	adc.w	r4, r6, r6
 800501e:	461a      	mov	r2, r3
 8005020:	4623      	mov	r3, r4
 8005022:	f7fb f92d 	bl	8000280 <__aeabi_uldivmod>
 8005026:	4603      	mov	r3, r0
 8005028:	460c      	mov	r4, r1
 800502a:	461a      	mov	r2, r3
 800502c:	4b6a      	ldr	r3, [pc, #424]	; (80051d8 <UART_SetConfig+0x384>)
 800502e:	fba3 1302 	umull	r1, r3, r3, r2
 8005032:	095b      	lsrs	r3, r3, #5
 8005034:	2164      	movs	r1, #100	; 0x64
 8005036:	fb01 f303 	mul.w	r3, r1, r3
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	00db      	lsls	r3, r3, #3
 800503e:	3332      	adds	r3, #50	; 0x32
 8005040:	4a65      	ldr	r2, [pc, #404]	; (80051d8 <UART_SetConfig+0x384>)
 8005042:	fba2 2303 	umull	r2, r3, r2, r3
 8005046:	095b      	lsrs	r3, r3, #5
 8005048:	f003 0207 	and.w	r2, r3, #7
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4442      	add	r2, r8
 8005052:	609a      	str	r2, [r3, #8]
 8005054:	e26f      	b.n	8005536 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005056:	f7fe fe77 	bl	8003d48 <HAL_RCC_GetPCLK1Freq>
 800505a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	461d      	mov	r5, r3
 8005060:	f04f 0600 	mov.w	r6, #0
 8005064:	46a8      	mov	r8, r5
 8005066:	46b1      	mov	r9, r6
 8005068:	eb18 0308 	adds.w	r3, r8, r8
 800506c:	eb49 0409 	adc.w	r4, r9, r9
 8005070:	4698      	mov	r8, r3
 8005072:	46a1      	mov	r9, r4
 8005074:	eb18 0805 	adds.w	r8, r8, r5
 8005078:	eb49 0906 	adc.w	r9, r9, r6
 800507c:	f04f 0100 	mov.w	r1, #0
 8005080:	f04f 0200 	mov.w	r2, #0
 8005084:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005088:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800508c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005090:	4688      	mov	r8, r1
 8005092:	4691      	mov	r9, r2
 8005094:	eb18 0005 	adds.w	r0, r8, r5
 8005098:	eb49 0106 	adc.w	r1, r9, r6
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	461d      	mov	r5, r3
 80050a2:	f04f 0600 	mov.w	r6, #0
 80050a6:	196b      	adds	r3, r5, r5
 80050a8:	eb46 0406 	adc.w	r4, r6, r6
 80050ac:	461a      	mov	r2, r3
 80050ae:	4623      	mov	r3, r4
 80050b0:	f7fb f8e6 	bl	8000280 <__aeabi_uldivmod>
 80050b4:	4603      	mov	r3, r0
 80050b6:	460c      	mov	r4, r1
 80050b8:	461a      	mov	r2, r3
 80050ba:	4b47      	ldr	r3, [pc, #284]	; (80051d8 <UART_SetConfig+0x384>)
 80050bc:	fba3 2302 	umull	r2, r3, r3, r2
 80050c0:	095b      	lsrs	r3, r3, #5
 80050c2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	461d      	mov	r5, r3
 80050ca:	f04f 0600 	mov.w	r6, #0
 80050ce:	46a9      	mov	r9, r5
 80050d0:	46b2      	mov	sl, r6
 80050d2:	eb19 0309 	adds.w	r3, r9, r9
 80050d6:	eb4a 040a 	adc.w	r4, sl, sl
 80050da:	4699      	mov	r9, r3
 80050dc:	46a2      	mov	sl, r4
 80050de:	eb19 0905 	adds.w	r9, r9, r5
 80050e2:	eb4a 0a06 	adc.w	sl, sl, r6
 80050e6:	f04f 0100 	mov.w	r1, #0
 80050ea:	f04f 0200 	mov.w	r2, #0
 80050ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80050f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80050f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80050fa:	4689      	mov	r9, r1
 80050fc:	4692      	mov	sl, r2
 80050fe:	eb19 0005 	adds.w	r0, r9, r5
 8005102:	eb4a 0106 	adc.w	r1, sl, r6
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	461d      	mov	r5, r3
 800510c:	f04f 0600 	mov.w	r6, #0
 8005110:	196b      	adds	r3, r5, r5
 8005112:	eb46 0406 	adc.w	r4, r6, r6
 8005116:	461a      	mov	r2, r3
 8005118:	4623      	mov	r3, r4
 800511a:	f7fb f8b1 	bl	8000280 <__aeabi_uldivmod>
 800511e:	4603      	mov	r3, r0
 8005120:	460c      	mov	r4, r1
 8005122:	461a      	mov	r2, r3
 8005124:	4b2c      	ldr	r3, [pc, #176]	; (80051d8 <UART_SetConfig+0x384>)
 8005126:	fba3 1302 	umull	r1, r3, r3, r2
 800512a:	095b      	lsrs	r3, r3, #5
 800512c:	2164      	movs	r1, #100	; 0x64
 800512e:	fb01 f303 	mul.w	r3, r1, r3
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	00db      	lsls	r3, r3, #3
 8005136:	3332      	adds	r3, #50	; 0x32
 8005138:	4a27      	ldr	r2, [pc, #156]	; (80051d8 <UART_SetConfig+0x384>)
 800513a:	fba2 2303 	umull	r2, r3, r2, r3
 800513e:	095b      	lsrs	r3, r3, #5
 8005140:	005b      	lsls	r3, r3, #1
 8005142:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005146:	4498      	add	r8, r3
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	461d      	mov	r5, r3
 800514c:	f04f 0600 	mov.w	r6, #0
 8005150:	46a9      	mov	r9, r5
 8005152:	46b2      	mov	sl, r6
 8005154:	eb19 0309 	adds.w	r3, r9, r9
 8005158:	eb4a 040a 	adc.w	r4, sl, sl
 800515c:	4699      	mov	r9, r3
 800515e:	46a2      	mov	sl, r4
 8005160:	eb19 0905 	adds.w	r9, r9, r5
 8005164:	eb4a 0a06 	adc.w	sl, sl, r6
 8005168:	f04f 0100 	mov.w	r1, #0
 800516c:	f04f 0200 	mov.w	r2, #0
 8005170:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005174:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005178:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800517c:	4689      	mov	r9, r1
 800517e:	4692      	mov	sl, r2
 8005180:	eb19 0005 	adds.w	r0, r9, r5
 8005184:	eb4a 0106 	adc.w	r1, sl, r6
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	461d      	mov	r5, r3
 800518e:	f04f 0600 	mov.w	r6, #0
 8005192:	196b      	adds	r3, r5, r5
 8005194:	eb46 0406 	adc.w	r4, r6, r6
 8005198:	461a      	mov	r2, r3
 800519a:	4623      	mov	r3, r4
 800519c:	f7fb f870 	bl	8000280 <__aeabi_uldivmod>
 80051a0:	4603      	mov	r3, r0
 80051a2:	460c      	mov	r4, r1
 80051a4:	461a      	mov	r2, r3
 80051a6:	4b0c      	ldr	r3, [pc, #48]	; (80051d8 <UART_SetConfig+0x384>)
 80051a8:	fba3 1302 	umull	r1, r3, r3, r2
 80051ac:	095b      	lsrs	r3, r3, #5
 80051ae:	2164      	movs	r1, #100	; 0x64
 80051b0:	fb01 f303 	mul.w	r3, r1, r3
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	00db      	lsls	r3, r3, #3
 80051b8:	3332      	adds	r3, #50	; 0x32
 80051ba:	4a07      	ldr	r2, [pc, #28]	; (80051d8 <UART_SetConfig+0x384>)
 80051bc:	fba2 2303 	umull	r2, r3, r2, r3
 80051c0:	095b      	lsrs	r3, r3, #5
 80051c2:	f003 0207 	and.w	r2, r3, #7
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4442      	add	r2, r8
 80051cc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80051ce:	e1b2      	b.n	8005536 <UART_SetConfig+0x6e2>
 80051d0:	40011000 	.word	0x40011000
 80051d4:	40011400 	.word	0x40011400
 80051d8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4ad7      	ldr	r2, [pc, #860]	; (8005540 <UART_SetConfig+0x6ec>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d005      	beq.n	80051f2 <UART_SetConfig+0x39e>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4ad6      	ldr	r2, [pc, #856]	; (8005544 <UART_SetConfig+0x6f0>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	f040 80d1 	bne.w	8005394 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80051f2:	f7fe fdbd 	bl	8003d70 <HAL_RCC_GetPCLK2Freq>
 80051f6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	469a      	mov	sl, r3
 80051fc:	f04f 0b00 	mov.w	fp, #0
 8005200:	46d0      	mov	r8, sl
 8005202:	46d9      	mov	r9, fp
 8005204:	eb18 0308 	adds.w	r3, r8, r8
 8005208:	eb49 0409 	adc.w	r4, r9, r9
 800520c:	4698      	mov	r8, r3
 800520e:	46a1      	mov	r9, r4
 8005210:	eb18 080a 	adds.w	r8, r8, sl
 8005214:	eb49 090b 	adc.w	r9, r9, fp
 8005218:	f04f 0100 	mov.w	r1, #0
 800521c:	f04f 0200 	mov.w	r2, #0
 8005220:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005224:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005228:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800522c:	4688      	mov	r8, r1
 800522e:	4691      	mov	r9, r2
 8005230:	eb1a 0508 	adds.w	r5, sl, r8
 8005234:	eb4b 0609 	adc.w	r6, fp, r9
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	4619      	mov	r1, r3
 800523e:	f04f 0200 	mov.w	r2, #0
 8005242:	f04f 0300 	mov.w	r3, #0
 8005246:	f04f 0400 	mov.w	r4, #0
 800524a:	0094      	lsls	r4, r2, #2
 800524c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005250:	008b      	lsls	r3, r1, #2
 8005252:	461a      	mov	r2, r3
 8005254:	4623      	mov	r3, r4
 8005256:	4628      	mov	r0, r5
 8005258:	4631      	mov	r1, r6
 800525a:	f7fb f811 	bl	8000280 <__aeabi_uldivmod>
 800525e:	4603      	mov	r3, r0
 8005260:	460c      	mov	r4, r1
 8005262:	461a      	mov	r2, r3
 8005264:	4bb8      	ldr	r3, [pc, #736]	; (8005548 <UART_SetConfig+0x6f4>)
 8005266:	fba3 2302 	umull	r2, r3, r3, r2
 800526a:	095b      	lsrs	r3, r3, #5
 800526c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	469b      	mov	fp, r3
 8005274:	f04f 0c00 	mov.w	ip, #0
 8005278:	46d9      	mov	r9, fp
 800527a:	46e2      	mov	sl, ip
 800527c:	eb19 0309 	adds.w	r3, r9, r9
 8005280:	eb4a 040a 	adc.w	r4, sl, sl
 8005284:	4699      	mov	r9, r3
 8005286:	46a2      	mov	sl, r4
 8005288:	eb19 090b 	adds.w	r9, r9, fp
 800528c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005290:	f04f 0100 	mov.w	r1, #0
 8005294:	f04f 0200 	mov.w	r2, #0
 8005298:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800529c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80052a0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80052a4:	4689      	mov	r9, r1
 80052a6:	4692      	mov	sl, r2
 80052a8:	eb1b 0509 	adds.w	r5, fp, r9
 80052ac:	eb4c 060a 	adc.w	r6, ip, sl
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	4619      	mov	r1, r3
 80052b6:	f04f 0200 	mov.w	r2, #0
 80052ba:	f04f 0300 	mov.w	r3, #0
 80052be:	f04f 0400 	mov.w	r4, #0
 80052c2:	0094      	lsls	r4, r2, #2
 80052c4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80052c8:	008b      	lsls	r3, r1, #2
 80052ca:	461a      	mov	r2, r3
 80052cc:	4623      	mov	r3, r4
 80052ce:	4628      	mov	r0, r5
 80052d0:	4631      	mov	r1, r6
 80052d2:	f7fa ffd5 	bl	8000280 <__aeabi_uldivmod>
 80052d6:	4603      	mov	r3, r0
 80052d8:	460c      	mov	r4, r1
 80052da:	461a      	mov	r2, r3
 80052dc:	4b9a      	ldr	r3, [pc, #616]	; (8005548 <UART_SetConfig+0x6f4>)
 80052de:	fba3 1302 	umull	r1, r3, r3, r2
 80052e2:	095b      	lsrs	r3, r3, #5
 80052e4:	2164      	movs	r1, #100	; 0x64
 80052e6:	fb01 f303 	mul.w	r3, r1, r3
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	011b      	lsls	r3, r3, #4
 80052ee:	3332      	adds	r3, #50	; 0x32
 80052f0:	4a95      	ldr	r2, [pc, #596]	; (8005548 <UART_SetConfig+0x6f4>)
 80052f2:	fba2 2303 	umull	r2, r3, r2, r3
 80052f6:	095b      	lsrs	r3, r3, #5
 80052f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052fc:	4498      	add	r8, r3
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	469b      	mov	fp, r3
 8005302:	f04f 0c00 	mov.w	ip, #0
 8005306:	46d9      	mov	r9, fp
 8005308:	46e2      	mov	sl, ip
 800530a:	eb19 0309 	adds.w	r3, r9, r9
 800530e:	eb4a 040a 	adc.w	r4, sl, sl
 8005312:	4699      	mov	r9, r3
 8005314:	46a2      	mov	sl, r4
 8005316:	eb19 090b 	adds.w	r9, r9, fp
 800531a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800531e:	f04f 0100 	mov.w	r1, #0
 8005322:	f04f 0200 	mov.w	r2, #0
 8005326:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800532a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800532e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005332:	4689      	mov	r9, r1
 8005334:	4692      	mov	sl, r2
 8005336:	eb1b 0509 	adds.w	r5, fp, r9
 800533a:	eb4c 060a 	adc.w	r6, ip, sl
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	4619      	mov	r1, r3
 8005344:	f04f 0200 	mov.w	r2, #0
 8005348:	f04f 0300 	mov.w	r3, #0
 800534c:	f04f 0400 	mov.w	r4, #0
 8005350:	0094      	lsls	r4, r2, #2
 8005352:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005356:	008b      	lsls	r3, r1, #2
 8005358:	461a      	mov	r2, r3
 800535a:	4623      	mov	r3, r4
 800535c:	4628      	mov	r0, r5
 800535e:	4631      	mov	r1, r6
 8005360:	f7fa ff8e 	bl	8000280 <__aeabi_uldivmod>
 8005364:	4603      	mov	r3, r0
 8005366:	460c      	mov	r4, r1
 8005368:	461a      	mov	r2, r3
 800536a:	4b77      	ldr	r3, [pc, #476]	; (8005548 <UART_SetConfig+0x6f4>)
 800536c:	fba3 1302 	umull	r1, r3, r3, r2
 8005370:	095b      	lsrs	r3, r3, #5
 8005372:	2164      	movs	r1, #100	; 0x64
 8005374:	fb01 f303 	mul.w	r3, r1, r3
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	011b      	lsls	r3, r3, #4
 800537c:	3332      	adds	r3, #50	; 0x32
 800537e:	4a72      	ldr	r2, [pc, #456]	; (8005548 <UART_SetConfig+0x6f4>)
 8005380:	fba2 2303 	umull	r2, r3, r2, r3
 8005384:	095b      	lsrs	r3, r3, #5
 8005386:	f003 020f 	and.w	r2, r3, #15
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4442      	add	r2, r8
 8005390:	609a      	str	r2, [r3, #8]
 8005392:	e0d0      	b.n	8005536 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005394:	f7fe fcd8 	bl	8003d48 <HAL_RCC_GetPCLK1Freq>
 8005398:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	469a      	mov	sl, r3
 800539e:	f04f 0b00 	mov.w	fp, #0
 80053a2:	46d0      	mov	r8, sl
 80053a4:	46d9      	mov	r9, fp
 80053a6:	eb18 0308 	adds.w	r3, r8, r8
 80053aa:	eb49 0409 	adc.w	r4, r9, r9
 80053ae:	4698      	mov	r8, r3
 80053b0:	46a1      	mov	r9, r4
 80053b2:	eb18 080a 	adds.w	r8, r8, sl
 80053b6:	eb49 090b 	adc.w	r9, r9, fp
 80053ba:	f04f 0100 	mov.w	r1, #0
 80053be:	f04f 0200 	mov.w	r2, #0
 80053c2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80053c6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80053ca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80053ce:	4688      	mov	r8, r1
 80053d0:	4691      	mov	r9, r2
 80053d2:	eb1a 0508 	adds.w	r5, sl, r8
 80053d6:	eb4b 0609 	adc.w	r6, fp, r9
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	4619      	mov	r1, r3
 80053e0:	f04f 0200 	mov.w	r2, #0
 80053e4:	f04f 0300 	mov.w	r3, #0
 80053e8:	f04f 0400 	mov.w	r4, #0
 80053ec:	0094      	lsls	r4, r2, #2
 80053ee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80053f2:	008b      	lsls	r3, r1, #2
 80053f4:	461a      	mov	r2, r3
 80053f6:	4623      	mov	r3, r4
 80053f8:	4628      	mov	r0, r5
 80053fa:	4631      	mov	r1, r6
 80053fc:	f7fa ff40 	bl	8000280 <__aeabi_uldivmod>
 8005400:	4603      	mov	r3, r0
 8005402:	460c      	mov	r4, r1
 8005404:	461a      	mov	r2, r3
 8005406:	4b50      	ldr	r3, [pc, #320]	; (8005548 <UART_SetConfig+0x6f4>)
 8005408:	fba3 2302 	umull	r2, r3, r3, r2
 800540c:	095b      	lsrs	r3, r3, #5
 800540e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	469b      	mov	fp, r3
 8005416:	f04f 0c00 	mov.w	ip, #0
 800541a:	46d9      	mov	r9, fp
 800541c:	46e2      	mov	sl, ip
 800541e:	eb19 0309 	adds.w	r3, r9, r9
 8005422:	eb4a 040a 	adc.w	r4, sl, sl
 8005426:	4699      	mov	r9, r3
 8005428:	46a2      	mov	sl, r4
 800542a:	eb19 090b 	adds.w	r9, r9, fp
 800542e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005432:	f04f 0100 	mov.w	r1, #0
 8005436:	f04f 0200 	mov.w	r2, #0
 800543a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800543e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005442:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005446:	4689      	mov	r9, r1
 8005448:	4692      	mov	sl, r2
 800544a:	eb1b 0509 	adds.w	r5, fp, r9
 800544e:	eb4c 060a 	adc.w	r6, ip, sl
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	4619      	mov	r1, r3
 8005458:	f04f 0200 	mov.w	r2, #0
 800545c:	f04f 0300 	mov.w	r3, #0
 8005460:	f04f 0400 	mov.w	r4, #0
 8005464:	0094      	lsls	r4, r2, #2
 8005466:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800546a:	008b      	lsls	r3, r1, #2
 800546c:	461a      	mov	r2, r3
 800546e:	4623      	mov	r3, r4
 8005470:	4628      	mov	r0, r5
 8005472:	4631      	mov	r1, r6
 8005474:	f7fa ff04 	bl	8000280 <__aeabi_uldivmod>
 8005478:	4603      	mov	r3, r0
 800547a:	460c      	mov	r4, r1
 800547c:	461a      	mov	r2, r3
 800547e:	4b32      	ldr	r3, [pc, #200]	; (8005548 <UART_SetConfig+0x6f4>)
 8005480:	fba3 1302 	umull	r1, r3, r3, r2
 8005484:	095b      	lsrs	r3, r3, #5
 8005486:	2164      	movs	r1, #100	; 0x64
 8005488:	fb01 f303 	mul.w	r3, r1, r3
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	011b      	lsls	r3, r3, #4
 8005490:	3332      	adds	r3, #50	; 0x32
 8005492:	4a2d      	ldr	r2, [pc, #180]	; (8005548 <UART_SetConfig+0x6f4>)
 8005494:	fba2 2303 	umull	r2, r3, r2, r3
 8005498:	095b      	lsrs	r3, r3, #5
 800549a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800549e:	4498      	add	r8, r3
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	469b      	mov	fp, r3
 80054a4:	f04f 0c00 	mov.w	ip, #0
 80054a8:	46d9      	mov	r9, fp
 80054aa:	46e2      	mov	sl, ip
 80054ac:	eb19 0309 	adds.w	r3, r9, r9
 80054b0:	eb4a 040a 	adc.w	r4, sl, sl
 80054b4:	4699      	mov	r9, r3
 80054b6:	46a2      	mov	sl, r4
 80054b8:	eb19 090b 	adds.w	r9, r9, fp
 80054bc:	eb4a 0a0c 	adc.w	sl, sl, ip
 80054c0:	f04f 0100 	mov.w	r1, #0
 80054c4:	f04f 0200 	mov.w	r2, #0
 80054c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80054cc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80054d0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80054d4:	4689      	mov	r9, r1
 80054d6:	4692      	mov	sl, r2
 80054d8:	eb1b 0509 	adds.w	r5, fp, r9
 80054dc:	eb4c 060a 	adc.w	r6, ip, sl
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	4619      	mov	r1, r3
 80054e6:	f04f 0200 	mov.w	r2, #0
 80054ea:	f04f 0300 	mov.w	r3, #0
 80054ee:	f04f 0400 	mov.w	r4, #0
 80054f2:	0094      	lsls	r4, r2, #2
 80054f4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80054f8:	008b      	lsls	r3, r1, #2
 80054fa:	461a      	mov	r2, r3
 80054fc:	4623      	mov	r3, r4
 80054fe:	4628      	mov	r0, r5
 8005500:	4631      	mov	r1, r6
 8005502:	f7fa febd 	bl	8000280 <__aeabi_uldivmod>
 8005506:	4603      	mov	r3, r0
 8005508:	460c      	mov	r4, r1
 800550a:	461a      	mov	r2, r3
 800550c:	4b0e      	ldr	r3, [pc, #56]	; (8005548 <UART_SetConfig+0x6f4>)
 800550e:	fba3 1302 	umull	r1, r3, r3, r2
 8005512:	095b      	lsrs	r3, r3, #5
 8005514:	2164      	movs	r1, #100	; 0x64
 8005516:	fb01 f303 	mul.w	r3, r1, r3
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	011b      	lsls	r3, r3, #4
 800551e:	3332      	adds	r3, #50	; 0x32
 8005520:	4a09      	ldr	r2, [pc, #36]	; (8005548 <UART_SetConfig+0x6f4>)
 8005522:	fba2 2303 	umull	r2, r3, r2, r3
 8005526:	095b      	lsrs	r3, r3, #5
 8005528:	f003 020f 	and.w	r2, r3, #15
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4442      	add	r2, r8
 8005532:	609a      	str	r2, [r3, #8]
}
 8005534:	e7ff      	b.n	8005536 <UART_SetConfig+0x6e2>
 8005536:	bf00      	nop
 8005538:	3714      	adds	r7, #20
 800553a:	46bd      	mov	sp, r7
 800553c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005540:	40011000 	.word	0x40011000
 8005544:	40011400 	.word	0x40011400
 8005548:	51eb851f 	.word	0x51eb851f

0800554c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800554c:	b084      	sub	sp, #16
 800554e:	b580      	push	{r7, lr}
 8005550:	b084      	sub	sp, #16
 8005552:	af00      	add	r7, sp, #0
 8005554:	6078      	str	r0, [r7, #4]
 8005556:	f107 001c 	add.w	r0, r7, #28
 800555a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800555e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005560:	2b01      	cmp	r3, #1
 8005562:	d122      	bne.n	80055aa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005568:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005578:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800558c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800558e:	2b01      	cmp	r3, #1
 8005590:	d105      	bne.n	800559e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 f94a 	bl	8005838 <USB_CoreReset>
 80055a4:	4603      	mov	r3, r0
 80055a6:	73fb      	strb	r3, [r7, #15]
 80055a8:	e01a      	b.n	80055e0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 f93e 	bl	8005838 <USB_CoreReset>
 80055bc:	4603      	mov	r3, r0
 80055be:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80055c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d106      	bne.n	80055d4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ca:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	639a      	str	r2, [r3, #56]	; 0x38
 80055d2:	e005      	b.n	80055e0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80055e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d10b      	bne.n	80055fe <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	f043 0206 	orr.w	r2, r3, #6
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	f043 0220 	orr.w	r2, r3, #32
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80055fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005600:	4618      	mov	r0, r3
 8005602:	3710      	adds	r7, #16
 8005604:	46bd      	mov	sp, r7
 8005606:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800560a:	b004      	add	sp, #16
 800560c:	4770      	bx	lr

0800560e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800560e:	b480      	push	{r7}
 8005610:	b083      	sub	sp, #12
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	f043 0201 	orr.w	r2, r3, #1
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f023 0201 	bic.w	r2, r3, #1
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	370c      	adds	r7, #12
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr

08005652 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005652:	b580      	push	{r7, lr}
 8005654:	b082      	sub	sp, #8
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
 800565a:	460b      	mov	r3, r1
 800565c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800566a:	78fb      	ldrb	r3, [r7, #3]
 800566c:	2b01      	cmp	r3, #1
 800566e:	d106      	bne.n	800567e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	60da      	str	r2, [r3, #12]
 800567c:	e00b      	b.n	8005696 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800567e:	78fb      	ldrb	r3, [r7, #3]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d106      	bne.n	8005692 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	60da      	str	r2, [r3, #12]
 8005690:	e001      	b.n	8005696 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e003      	b.n	800569e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8005696:	2032      	movs	r0, #50	; 0x32
 8005698:	f7fb fe96 	bl	80013c8 <HAL_Delay>

  return HAL_OK;
 800569c:	2300      	movs	r3, #0
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3708      	adds	r7, #8
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
	...

080056a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80056b2:	2300      	movs	r3, #0
 80056b4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	019b      	lsls	r3, r3, #6
 80056ba:	f043 0220 	orr.w	r2, r3, #32
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	3301      	adds	r3, #1
 80056c6:	60fb      	str	r3, [r7, #12]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	4a09      	ldr	r2, [pc, #36]	; (80056f0 <USB_FlushTxFifo+0x48>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d901      	bls.n	80056d4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80056d0:	2303      	movs	r3, #3
 80056d2:	e006      	b.n	80056e2 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	691b      	ldr	r3, [r3, #16]
 80056d8:	f003 0320 	and.w	r3, r3, #32
 80056dc:	2b20      	cmp	r3, #32
 80056de:	d0f0      	beq.n	80056c2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80056e0:	2300      	movs	r3, #0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3714      	adds	r7, #20
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop
 80056f0:	00030d40 	.word	0x00030d40

080056f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80056fc:	2300      	movs	r3, #0
 80056fe:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2210      	movs	r2, #16
 8005704:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	3301      	adds	r3, #1
 800570a:	60fb      	str	r3, [r7, #12]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	4a09      	ldr	r2, [pc, #36]	; (8005734 <USB_FlushRxFifo+0x40>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d901      	bls.n	8005718 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e006      	b.n	8005726 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	f003 0310 	and.w	r3, r3, #16
 8005720:	2b10      	cmp	r3, #16
 8005722:	d0f0      	beq.n	8005706 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3714      	adds	r7, #20
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
 8005732:	bf00      	nop
 8005734:	00030d40 	.word	0x00030d40

08005738 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005738:	b480      	push	{r7}
 800573a:	b089      	sub	sp, #36	; 0x24
 800573c:	af00      	add	r7, sp, #0
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	4611      	mov	r1, r2
 8005744:	461a      	mov	r2, r3
 8005746:	460b      	mov	r3, r1
 8005748:	71fb      	strb	r3, [r7, #7]
 800574a:	4613      	mov	r3, r2
 800574c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8005756:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800575a:	2b00      	cmp	r3, #0
 800575c:	d11a      	bne.n	8005794 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800575e:	88bb      	ldrh	r3, [r7, #4]
 8005760:	3303      	adds	r3, #3
 8005762:	089b      	lsrs	r3, r3, #2
 8005764:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005766:	2300      	movs	r3, #0
 8005768:	61bb      	str	r3, [r7, #24]
 800576a:	e00f      	b.n	800578c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800576c:	79fb      	ldrb	r3, [r7, #7]
 800576e:	031a      	lsls	r2, r3, #12
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	4413      	add	r3, r2
 8005774:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005778:	461a      	mov	r2, r3
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	3304      	adds	r3, #4
 8005784:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005786:	69bb      	ldr	r3, [r7, #24]
 8005788:	3301      	adds	r3, #1
 800578a:	61bb      	str	r3, [r7, #24]
 800578c:	69ba      	ldr	r2, [r7, #24]
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	429a      	cmp	r2, r3
 8005792:	d3eb      	bcc.n	800576c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3724      	adds	r7, #36	; 0x24
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr

080057a2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80057a2:	b480      	push	{r7}
 80057a4:	b089      	sub	sp, #36	; 0x24
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	60f8      	str	r0, [r7, #12]
 80057aa:	60b9      	str	r1, [r7, #8]
 80057ac:	4613      	mov	r3, r2
 80057ae:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80057b8:	88fb      	ldrh	r3, [r7, #6]
 80057ba:	3303      	adds	r3, #3
 80057bc:	089b      	lsrs	r3, r3, #2
 80057be:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80057c0:	2300      	movs	r3, #0
 80057c2:	61bb      	str	r3, [r7, #24]
 80057c4:	e00b      	b.n	80057de <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	601a      	str	r2, [r3, #0]
    pDest++;
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	3304      	adds	r3, #4
 80057d6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	3301      	adds	r3, #1
 80057dc:	61bb      	str	r3, [r7, #24]
 80057de:	69ba      	ldr	r2, [r7, #24]
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d3ef      	bcc.n	80057c6 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80057e6:	69fb      	ldr	r3, [r7, #28]
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3724      	adds	r7, #36	; 0x24
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr

080057f4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b085      	sub	sp, #20
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	699b      	ldr	r3, [r3, #24]
 8005806:	68fa      	ldr	r2, [r7, #12]
 8005808:	4013      	ands	r3, r2
 800580a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800580c:	68fb      	ldr	r3, [r7, #12]
}
 800580e:	4618      	mov	r0, r3
 8005810:	3714      	adds	r7, #20
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr

0800581a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800581a:	b480      	push	{r7}
 800581c:	b083      	sub	sp, #12
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	695b      	ldr	r3, [r3, #20]
 8005826:	f003 0301 	and.w	r3, r3, #1
}
 800582a:	4618      	mov	r0, r3
 800582c:	370c      	adds	r7, #12
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
	...

08005838 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005838:	b480      	push	{r7}
 800583a:	b085      	sub	sp, #20
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005840:	2300      	movs	r3, #0
 8005842:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	3301      	adds	r3, #1
 8005848:	60fb      	str	r3, [r7, #12]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	4a13      	ldr	r2, [pc, #76]	; (800589c <USB_CoreReset+0x64>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d901      	bls.n	8005856 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	e01b      	b.n	800588e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	2b00      	cmp	r3, #0
 800585c:	daf2      	bge.n	8005844 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800585e:	2300      	movs	r3, #0
 8005860:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	f043 0201 	orr.w	r2, r3, #1
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	3301      	adds	r3, #1
 8005872:	60fb      	str	r3, [r7, #12]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	4a09      	ldr	r2, [pc, #36]	; (800589c <USB_CoreReset+0x64>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d901      	bls.n	8005880 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800587c:	2303      	movs	r3, #3
 800587e:	e006      	b.n	800588e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	691b      	ldr	r3, [r3, #16]
 8005884:	f003 0301 	and.w	r3, r3, #1
 8005888:	2b01      	cmp	r3, #1
 800588a:	d0f0      	beq.n	800586e <USB_CoreReset+0x36>

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3714      	adds	r7, #20
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	00030d40 	.word	0x00030d40

080058a0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80058a0:	b084      	sub	sp, #16
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b084      	sub	sp, #16
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
 80058aa:	f107 001c 	add.w	r0, r7, #28
 80058ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80058bc:	461a      	mov	r2, r3
 80058be:	2300      	movs	r3, #0
 80058c0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058c6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058de:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d018      	beq.n	8005924 <USB_HostInit+0x84>
  {
    if (cfg.speed == USB_OTG_SPEED_FULL)
 80058f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f4:	2b03      	cmp	r3, #3
 80058f6:	d10a      	bne.n	800590e <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68ba      	ldr	r2, [r7, #8]
 8005902:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005906:	f043 0304 	orr.w	r3, r3, #4
 800590a:	6013      	str	r3, [r2, #0]
 800590c:	e014      	b.n	8005938 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	68ba      	ldr	r2, [r7, #8]
 8005918:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800591c:	f023 0304 	bic.w	r3, r3, #4
 8005920:	6013      	str	r3, [r2, #0]
 8005922:	e009      	b.n	8005938 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68ba      	ldr	r2, [r7, #8]
 800592e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005932:	f023 0304 	bic.w	r3, r3, #4
 8005936:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8005938:	2110      	movs	r1, #16
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f7ff feb4 	bl	80056a8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f7ff fed7 	bl	80056f4 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005946:	2300      	movs	r3, #0
 8005948:	60fb      	str	r3, [r7, #12]
 800594a:	e015      	b.n	8005978 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	015a      	lsls	r2, r3, #5
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	4413      	add	r3, r2
 8005954:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005958:	461a      	mov	r2, r3
 800595a:	f04f 33ff 	mov.w	r3, #4294967295
 800595e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	015a      	lsls	r2, r3, #5
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	4413      	add	r3, r2
 8005968:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800596c:	461a      	mov	r2, r3
 800596e:	2300      	movs	r3, #0
 8005970:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	3301      	adds	r3, #1
 8005976:	60fb      	str	r3, [r7, #12]
 8005978:	6a3b      	ldr	r3, [r7, #32]
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	429a      	cmp	r2, r3
 800597e:	d3e5      	bcc.n	800594c <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8005980:	2101      	movs	r1, #1
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 f8ac 	bl	8005ae0 <USB_DriveVbus>

  HAL_Delay(200U);
 8005988:	20c8      	movs	r0, #200	; 0xc8
 800598a:	f7fb fd1d 	bl	80013c8 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f04f 32ff 	mov.w	r2, #4294967295
 800599a:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d00b      	beq.n	80059c0 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059ae:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a14      	ldr	r2, [pc, #80]	; (8005a04 <USB_HostInit+0x164>)
 80059b4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a13      	ldr	r2, [pc, #76]	; (8005a08 <USB_HostInit+0x168>)
 80059ba:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80059be:	e009      	b.n	80059d4 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2280      	movs	r2, #128	; 0x80
 80059c4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a10      	ldr	r2, [pc, #64]	; (8005a0c <USB_HostInit+0x16c>)
 80059ca:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a10      	ldr	r2, [pc, #64]	; (8005a10 <USB_HostInit+0x170>)
 80059d0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80059d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d105      	bne.n	80059e6 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	f043 0210 	orr.w	r2, r3, #16
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	699a      	ldr	r2, [r3, #24]
 80059ea:	4b0a      	ldr	r3, [pc, #40]	; (8005a14 <USB_HostInit+0x174>)
 80059ec:	4313      	orrs	r3, r2
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80059f2:	2300      	movs	r3, #0
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3710      	adds	r7, #16
 80059f8:	46bd      	mov	sp, r7
 80059fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80059fe:	b004      	add	sp, #16
 8005a00:	4770      	bx	lr
 8005a02:	bf00      	nop
 8005a04:	01000200 	.word	0x01000200
 8005a08:	00e00300 	.word	0x00e00300
 8005a0c:	00600080 	.word	0x00600080
 8005a10:	004000e0 	.word	0x004000e0
 8005a14:	a3200008 	.word	0xa3200008

08005a18 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b085      	sub	sp, #20
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	460b      	mov	r3, r1
 8005a22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a36:	f023 0303 	bic.w	r3, r3, #3
 8005a3a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	78fb      	ldrb	r3, [r7, #3]
 8005a46:	f003 0303 	and.w	r3, r3, #3
 8005a4a:	68f9      	ldr	r1, [r7, #12]
 8005a4c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005a50:	4313      	orrs	r3, r2
 8005a52:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005a54:	78fb      	ldrb	r3, [r7, #3]
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d107      	bne.n	8005a6a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a60:	461a      	mov	r2, r3
 8005a62:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005a66:	6053      	str	r3, [r2, #4]
 8005a68:	e009      	b.n	8005a7e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8005a6a:	78fb      	ldrb	r3, [r7, #3]
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	d106      	bne.n	8005a7e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a76:	461a      	mov	r2, r3
 8005a78:	f241 7370 	movw	r3, #6000	; 0x1770
 8005a7c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3714      	adds	r7, #20
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005aac:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005ab6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005aba:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005abc:	2064      	movs	r0, #100	; 0x64
 8005abe:	f7fb fc83 	bl	80013c8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005aca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ace:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005ad0:	200a      	movs	r0, #10
 8005ad2:	f7fb fc79 	bl	80013c8 <HAL_Delay>

  return HAL_OK;
 8005ad6:	2300      	movs	r3, #0
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3710      	adds	r7, #16
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b085      	sub	sp, #20
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	460b      	mov	r3, r1
 8005aea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005af0:	2300      	movs	r3, #0
 8005af2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005b04:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d109      	bne.n	8005b24 <USB_DriveVbus+0x44>
 8005b10:	78fb      	ldrb	r3, [r7, #3]
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d106      	bne.n	8005b24 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	68fa      	ldr	r2, [r7, #12]
 8005b1a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005b1e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005b22:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b2e:	d109      	bne.n	8005b44 <USB_DriveVbus+0x64>
 8005b30:	78fb      	ldrb	r3, [r7, #3]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d106      	bne.n	8005b44 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005b3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b42:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005b44:	2300      	movs	r3, #0
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3714      	adds	r7, #20
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b50:	4770      	bx	lr

08005b52 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005b52:	b480      	push	{r7}
 8005b54:	b085      	sub	sp, #20
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	0c5b      	lsrs	r3, r3, #17
 8005b70:	f003 0303 	and.w	r3, r3, #3
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3714      	adds	r7, #20
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b085      	sub	sp, #20
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	b29b      	uxth	r3, r3
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3714      	adds	r7, #20
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
	...

08005ba4 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b087      	sub	sp, #28
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	4608      	mov	r0, r1
 8005bae:	4611      	mov	r1, r2
 8005bb0:	461a      	mov	r2, r3
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	70fb      	strb	r3, [r7, #3]
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	70bb      	strb	r3, [r7, #2]
 8005bba:	4613      	mov	r3, r2
 8005bbc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8005bc6:	78fb      	ldrb	r3, [r7, #3]
 8005bc8:	015a      	lsls	r2, r3, #5
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	4413      	add	r3, r2
 8005bce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8005bd8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005bda:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005bde:	2b03      	cmp	r3, #3
 8005be0:	d87e      	bhi.n	8005ce0 <USB_HC_Init+0x13c>
 8005be2:	a201      	add	r2, pc, #4	; (adr r2, 8005be8 <USB_HC_Init+0x44>)
 8005be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005be8:	08005bf9 	.word	0x08005bf9
 8005bec:	08005ca3 	.word	0x08005ca3
 8005bf0:	08005bf9 	.word	0x08005bf9
 8005bf4:	08005c65 	.word	0x08005c65
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005bf8:	78fb      	ldrb	r3, [r7, #3]
 8005bfa:	015a      	lsls	r2, r3, #5
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	4413      	add	r3, r2
 8005c00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c04:	461a      	mov	r2, r3
 8005c06:	f240 439d 	movw	r3, #1181	; 0x49d
 8005c0a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005c0c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	da10      	bge.n	8005c36 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005c14:	78fb      	ldrb	r3, [r7, #3]
 8005c16:	015a      	lsls	r2, r3, #5
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	4413      	add	r3, r2
 8005c1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	78fa      	ldrb	r2, [r7, #3]
 8005c24:	0151      	lsls	r1, r2, #5
 8005c26:	68ba      	ldr	r2, [r7, #8]
 8005c28:	440a      	add	r2, r1
 8005c2a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c32:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8005c34:	e057      	b.n	8005ce6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d051      	beq.n	8005ce6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8005c42:	78fb      	ldrb	r3, [r7, #3]
 8005c44:	015a      	lsls	r2, r3, #5
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	4413      	add	r3, r2
 8005c4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	78fa      	ldrb	r2, [r7, #3]
 8005c52:	0151      	lsls	r1, r2, #5
 8005c54:	68ba      	ldr	r2, [r7, #8]
 8005c56:	440a      	add	r2, r1
 8005c58:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c5c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005c60:	60d3      	str	r3, [r2, #12]
      break;
 8005c62:	e040      	b.n	8005ce6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005c64:	78fb      	ldrb	r3, [r7, #3]
 8005c66:	015a      	lsls	r2, r3, #5
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	4413      	add	r3, r2
 8005c6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c70:	461a      	mov	r2, r3
 8005c72:	f240 639d 	movw	r3, #1693	; 0x69d
 8005c76:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005c78:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	da34      	bge.n	8005cea <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005c80:	78fb      	ldrb	r3, [r7, #3]
 8005c82:	015a      	lsls	r2, r3, #5
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	4413      	add	r3, r2
 8005c88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	78fa      	ldrb	r2, [r7, #3]
 8005c90:	0151      	lsls	r1, r2, #5
 8005c92:	68ba      	ldr	r2, [r7, #8]
 8005c94:	440a      	add	r2, r1
 8005c96:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c9e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005ca0:	e023      	b.n	8005cea <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005ca2:	78fb      	ldrb	r3, [r7, #3]
 8005ca4:	015a      	lsls	r2, r3, #5
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	4413      	add	r3, r2
 8005caa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cae:	461a      	mov	r2, r3
 8005cb0:	f240 2325 	movw	r3, #549	; 0x225
 8005cb4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005cb6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	da17      	bge.n	8005cee <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005cbe:	78fb      	ldrb	r3, [r7, #3]
 8005cc0:	015a      	lsls	r2, r3, #5
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	4413      	add	r3, r2
 8005cc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	78fa      	ldrb	r2, [r7, #3]
 8005cce:	0151      	lsls	r1, r2, #5
 8005cd0:	68ba      	ldr	r2, [r7, #8]
 8005cd2:	440a      	add	r2, r1
 8005cd4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cd8:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005cdc:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005cde:	e006      	b.n	8005cee <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	75fb      	strb	r3, [r7, #23]
      break;
 8005ce4:	e004      	b.n	8005cf0 <USB_HC_Init+0x14c>
      break;
 8005ce6:	bf00      	nop
 8005ce8:	e002      	b.n	8005cf0 <USB_HC_Init+0x14c>
      break;
 8005cea:	bf00      	nop
 8005cec:	e000      	b.n	8005cf0 <USB_HC_Init+0x14c>
      break;
 8005cee:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005cf6:	699a      	ldr	r2, [r3, #24]
 8005cf8:	78fb      	ldrb	r3, [r7, #3]
 8005cfa:	f003 030f 	and.w	r3, r3, #15
 8005cfe:	2101      	movs	r1, #1
 8005d00:	fa01 f303 	lsl.w	r3, r1, r3
 8005d04:	68b9      	ldr	r1, [r7, #8]
 8005d06:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	699b      	ldr	r3, [r3, #24]
 8005d12:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005d1a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	da03      	bge.n	8005d2a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005d22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d26:	613b      	str	r3, [r7, #16]
 8005d28:	e001      	b.n	8005d2e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8005d2e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d103      	bne.n	8005d3e <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005d36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d3a:	60fb      	str	r3, [r7, #12]
 8005d3c:	e001      	b.n	8005d42 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d42:	787b      	ldrb	r3, [r7, #1]
 8005d44:	059b      	lsls	r3, r3, #22
 8005d46:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005d4a:	78bb      	ldrb	r3, [r7, #2]
 8005d4c:	02db      	lsls	r3, r3, #11
 8005d4e:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d52:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005d54:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005d58:	049b      	lsls	r3, r3, #18
 8005d5a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005d5e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005d60:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005d62:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005d66:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005d68:	693b      	ldr	r3, [r7, #16]
 8005d6a:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d6c:	78fb      	ldrb	r3, [r7, #3]
 8005d6e:	0159      	lsls	r1, r3, #5
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	440b      	add	r3, r1
 8005d74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d78:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d7e:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8005d80:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005d84:	2b03      	cmp	r3, #3
 8005d86:	d10f      	bne.n	8005da8 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8005d88:	78fb      	ldrb	r3, [r7, #3]
 8005d8a:	015a      	lsls	r2, r3, #5
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	4413      	add	r3, r2
 8005d90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	78fa      	ldrb	r2, [r7, #3]
 8005d98:	0151      	lsls	r1, r2, #5
 8005d9a:	68ba      	ldr	r2, [r7, #8]
 8005d9c:	440a      	add	r2, r1
 8005d9e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005da2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005da6:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005da8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	371c      	adds	r7, #28
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop

08005db8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b08c      	sub	sp, #48	; 0x30
 8005dbc:	af02      	add	r7, sp, #8
 8005dbe:	60f8      	str	r0, [r7, #12]
 8005dc0:	60b9      	str	r1, [r7, #8]
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	785b      	ldrb	r3, [r3, #1]
 8005dce:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005dd0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005dd4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d028      	beq.n	8005e34 <USB_HC_StartXfer+0x7c>
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	791b      	ldrb	r3, [r3, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d124      	bne.n	8005e34 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8005dea:	79fb      	ldrb	r3, [r7, #7]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d10b      	bne.n	8005e08 <USB_HC_StartXfer+0x50>
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	795b      	ldrb	r3, [r3, #5]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d107      	bne.n	8005e08 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	785b      	ldrb	r3, [r3, #1]
 8005dfc:	4619      	mov	r1, r3
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f000 fa2e 	bl	8006260 <USB_DoPing>
      return HAL_OK;
 8005e04:	2300      	movs	r3, #0
 8005e06:	e112      	b.n	800602e <USB_HC_StartXfer+0x276>
    }
    else if (dma == 1U)
 8005e08:	79fb      	ldrb	r3, [r7, #7]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d112      	bne.n	8005e34 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	015a      	lsls	r2, r3, #5
 8005e12:	6a3b      	ldr	r3, [r7, #32]
 8005e14:	4413      	add	r3, r2
 8005e16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	69fa      	ldr	r2, [r7, #28]
 8005e1e:	0151      	lsls	r1, r2, #5
 8005e20:	6a3a      	ldr	r2, [r7, #32]
 8005e22:	440a      	add	r2, r1
 8005e24:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e28:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005e2c:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	2200      	movs	r2, #0
 8005e32:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	691b      	ldr	r3, [r3, #16]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d018      	beq.n	8005e6e <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	691b      	ldr	r3, [r3, #16]
 8005e40:	68ba      	ldr	r2, [r7, #8]
 8005e42:	8912      	ldrh	r2, [r2, #8]
 8005e44:	4413      	add	r3, r2
 8005e46:	3b01      	subs	r3, #1
 8005e48:	68ba      	ldr	r2, [r7, #8]
 8005e4a:	8912      	ldrh	r2, [r2, #8]
 8005e4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e50:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005e52:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005e54:	8b7b      	ldrh	r3, [r7, #26]
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d90b      	bls.n	8005e72 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 8005e5a:	8b7b      	ldrh	r3, [r7, #26]
 8005e5c:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8005e5e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005e60:	68ba      	ldr	r2, [r7, #8]
 8005e62:	8912      	ldrh	r2, [r2, #8]
 8005e64:	fb02 f203 	mul.w	r2, r2, r3
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	611a      	str	r2, [r3, #16]
 8005e6c:	e001      	b.n	8005e72 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	78db      	ldrb	r3, [r3, #3]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d006      	beq.n	8005e88 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8005e7a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005e7c:	68ba      	ldr	r2, [r7, #8]
 8005e7e:	8912      	ldrh	r2, [r2, #8]
 8005e80:	fb02 f203 	mul.w	r2, r2, r3
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	691b      	ldr	r3, [r3, #16]
 8005e8c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005e90:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005e92:	04d9      	lsls	r1, r3, #19
 8005e94:	4b68      	ldr	r3, [pc, #416]	; (8006038 <USB_HC_StartXfer+0x280>)
 8005e96:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005e98:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	7a9b      	ldrb	r3, [r3, #10]
 8005e9e:	075b      	lsls	r3, r3, #29
 8005ea0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005ea4:	69f9      	ldr	r1, [r7, #28]
 8005ea6:	0148      	lsls	r0, r1, #5
 8005ea8:	6a39      	ldr	r1, [r7, #32]
 8005eaa:	4401      	add	r1, r0
 8005eac:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005eb0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005eb2:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005eb4:	79fb      	ldrb	r3, [r7, #7]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d009      	beq.n	8005ece <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	68d9      	ldr	r1, [r3, #12]
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	015a      	lsls	r2, r3, #5
 8005ec2:	6a3b      	ldr	r3, [r7, #32]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eca:	460a      	mov	r2, r1
 8005ecc:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005ece:	6a3b      	ldr	r3, [r7, #32]
 8005ed0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	f003 0301 	and.w	r3, r3, #1
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	bf0c      	ite	eq
 8005ede:	2301      	moveq	r3, #1
 8005ee0:	2300      	movne	r3, #0
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	015a      	lsls	r2, r3, #5
 8005eea:	6a3b      	ldr	r3, [r7, #32]
 8005eec:	4413      	add	r3, r2
 8005eee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	69fa      	ldr	r2, [r7, #28]
 8005ef6:	0151      	lsls	r1, r2, #5
 8005ef8:	6a3a      	ldr	r2, [r7, #32]
 8005efa:	440a      	add	r2, r1
 8005efc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f00:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005f04:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005f06:	69fb      	ldr	r3, [r7, #28]
 8005f08:	015a      	lsls	r2, r3, #5
 8005f0a:	6a3b      	ldr	r3, [r7, #32]
 8005f0c:	4413      	add	r3, r2
 8005f0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	7e7b      	ldrb	r3, [r7, #25]
 8005f16:	075b      	lsls	r3, r3, #29
 8005f18:	69f9      	ldr	r1, [r7, #28]
 8005f1a:	0148      	lsls	r0, r1, #5
 8005f1c:	6a39      	ldr	r1, [r7, #32]
 8005f1e:	4401      	add	r1, r0
 8005f20:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005f24:	4313      	orrs	r3, r2
 8005f26:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	015a      	lsls	r2, r3, #5
 8005f2c:	6a3b      	ldr	r3, [r7, #32]
 8005f2e:	4413      	add	r3, r2
 8005f30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a41      	ldr	r2, [pc, #260]	; (800603c <USB_HC_StartXfer+0x284>)
 8005f38:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005f3a:	4b40      	ldr	r3, [pc, #256]	; (800603c <USB_HC_StartXfer+0x284>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005f42:	4a3e      	ldr	r2, [pc, #248]	; (800603c <USB_HC_StartXfer+0x284>)
 8005f44:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	78db      	ldrb	r3, [r3, #3]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d006      	beq.n	8005f5c <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005f4e:	4b3b      	ldr	r3, [pc, #236]	; (800603c <USB_HC_StartXfer+0x284>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f56:	4a39      	ldr	r2, [pc, #228]	; (800603c <USB_HC_StartXfer+0x284>)
 8005f58:	6013      	str	r3, [r2, #0]
 8005f5a:	e005      	b.n	8005f68 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005f5c:	4b37      	ldr	r3, [pc, #220]	; (800603c <USB_HC_StartXfer+0x284>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005f64:	4a35      	ldr	r2, [pc, #212]	; (800603c <USB_HC_StartXfer+0x284>)
 8005f66:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005f68:	4b34      	ldr	r3, [pc, #208]	; (800603c <USB_HC_StartXfer+0x284>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f70:	4a32      	ldr	r2, [pc, #200]	; (800603c <USB_HC_StartXfer+0x284>)
 8005f72:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	015a      	lsls	r2, r3, #5
 8005f78:	6a3b      	ldr	r3, [r7, #32]
 8005f7a:	4413      	add	r3, r2
 8005f7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f80:	461a      	mov	r2, r3
 8005f82:	4b2e      	ldr	r3, [pc, #184]	; (800603c <USB_HC_StartXfer+0x284>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 8005f88:	79fb      	ldrb	r3, [r7, #7]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d14e      	bne.n	800602c <USB_HC_StartXfer+0x274>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	78db      	ldrb	r3, [r3, #3]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d14a      	bne.n	800602c <USB_HC_StartXfer+0x274>
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d046      	beq.n	800602c <USB_HC_StartXfer+0x274>
    {
      switch (hc->ep_type)
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	79db      	ldrb	r3, [r3, #7]
 8005fa2:	2b03      	cmp	r3, #3
 8005fa4:	d830      	bhi.n	8006008 <USB_HC_StartXfer+0x250>
 8005fa6:	a201      	add	r2, pc, #4	; (adr r2, 8005fac <USB_HC_StartXfer+0x1f4>)
 8005fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fac:	08005fbd 	.word	0x08005fbd
 8005fb0:	08005fe1 	.word	0x08005fe1
 8005fb4:	08005fbd 	.word	0x08005fbd
 8005fb8:	08005fe1 	.word	0x08005fe1
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	691b      	ldr	r3, [r3, #16]
 8005fc0:	3303      	adds	r3, #3
 8005fc2:	089b      	lsrs	r3, r3, #2
 8005fc4:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005fc6:	8afa      	ldrh	r2, [r7, #22]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d91c      	bls.n	800600c <USB_HC_StartXfer+0x254>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	699b      	ldr	r3, [r3, #24]
 8005fd6:	f043 0220 	orr.w	r2, r3, #32
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	619a      	str	r2, [r3, #24]
          }
          break;
 8005fde:	e015      	b.n	800600c <USB_HC_StartXfer+0x254>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	3303      	adds	r3, #3
 8005fe6:	089b      	lsrs	r3, r3, #2
 8005fe8:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005fea:	8afa      	ldrh	r2, [r7, #22]
 8005fec:	6a3b      	ldr	r3, [r7, #32]
 8005fee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ff2:	691b      	ldr	r3, [r3, #16]
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	d90a      	bls.n	8006010 <USB_HC_StartXfer+0x258>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	699b      	ldr	r3, [r3, #24]
 8005ffe:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	619a      	str	r2, [r3, #24]
          }
          break;
 8006006:	e003      	b.n	8006010 <USB_HC_StartXfer+0x258>

        default:
          break;
 8006008:	bf00      	nop
 800600a:	e002      	b.n	8006012 <USB_HC_StartXfer+0x25a>
          break;
 800600c:	bf00      	nop
 800600e:	e000      	b.n	8006012 <USB_HC_StartXfer+0x25a>
          break;
 8006010:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	68d9      	ldr	r1, [r3, #12]
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	785a      	ldrb	r2, [r3, #1]
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	691b      	ldr	r3, [r3, #16]
 800601e:	b298      	uxth	r0, r3
 8006020:	2300      	movs	r3, #0
 8006022:	9300      	str	r3, [sp, #0]
 8006024:	4603      	mov	r3, r0
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f7ff fb86 	bl	8005738 <USB_WritePacket>
    }
  }

  return HAL_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3728      	adds	r7, #40	; 0x28
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	1ff80000 	.word	0x1ff80000
 800603c:	2000022c 	.word	0x2000022c

08006040 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006040:	b480      	push	{r7}
 8006042:	b085      	sub	sp, #20
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006052:	695b      	ldr	r3, [r3, #20]
 8006054:	b29b      	uxth	r3, r3
}
 8006056:	4618      	mov	r0, r3
 8006058:	3714      	adds	r7, #20
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr

08006062 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006062:	b480      	push	{r7}
 8006064:	b087      	sub	sp, #28
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
 800606a:	460b      	mov	r3, r1
 800606c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8006072:	78fb      	ldrb	r3, [r7, #3]
 8006074:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8006076:	2300      	movs	r3, #0
 8006078:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	015a      	lsls	r2, r3, #5
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	4413      	add	r3, r2
 8006082:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	0c9b      	lsrs	r3, r3, #18
 800608a:	f003 0303 	and.w	r3, r3, #3
 800608e:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d002      	beq.n	800609c <USB_HC_Halt+0x3a>
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	2b02      	cmp	r3, #2
 800609a:	d16c      	bne.n	8006176 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	015a      	lsls	r2, r3, #5
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	4413      	add	r3, r2
 80060a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	0151      	lsls	r1, r2, #5
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	440a      	add	r2, r1
 80060b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060b6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80060ba:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d143      	bne.n	8006150 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	015a      	lsls	r2, r3, #5
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	4413      	add	r3, r2
 80060d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	0151      	lsls	r1, r2, #5
 80060da:	693a      	ldr	r2, [r7, #16]
 80060dc:	440a      	add	r2, r1
 80060de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80060e6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	015a      	lsls	r2, r3, #5
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	4413      	add	r3, r2
 80060f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	0151      	lsls	r1, r2, #5
 80060fa:	693a      	ldr	r2, [r7, #16]
 80060fc:	440a      	add	r2, r1
 80060fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006102:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006106:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	015a      	lsls	r2, r3, #5
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	4413      	add	r3, r2
 8006110:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	68fa      	ldr	r2, [r7, #12]
 8006118:	0151      	lsls	r1, r2, #5
 800611a:	693a      	ldr	r2, [r7, #16]
 800611c:	440a      	add	r2, r1
 800611e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006122:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006126:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	3301      	adds	r3, #1
 800612c:	617b      	str	r3, [r7, #20]
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006134:	d81d      	bhi.n	8006172 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	015a      	lsls	r2, r3, #5
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	4413      	add	r3, r2
 800613e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006148:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800614c:	d0ec      	beq.n	8006128 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800614e:	e080      	b.n	8006252 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	015a      	lsls	r2, r3, #5
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	4413      	add	r3, r2
 8006158:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	68fa      	ldr	r2, [r7, #12]
 8006160:	0151      	lsls	r1, r2, #5
 8006162:	693a      	ldr	r2, [r7, #16]
 8006164:	440a      	add	r2, r1
 8006166:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800616a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800616e:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006170:	e06f      	b.n	8006252 <USB_HC_Halt+0x1f0>
          break;
 8006172:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006174:	e06d      	b.n	8006252 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	015a      	lsls	r2, r3, #5
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	4413      	add	r3, r2
 800617e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68fa      	ldr	r2, [r7, #12]
 8006186:	0151      	lsls	r1, r2, #5
 8006188:	693a      	ldr	r2, [r7, #16]
 800618a:	440a      	add	r2, r1
 800618c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006190:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006194:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800619c:	691b      	ldr	r3, [r3, #16]
 800619e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d143      	bne.n	800622e <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	015a      	lsls	r2, r3, #5
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	4413      	add	r3, r2
 80061ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	68fa      	ldr	r2, [r7, #12]
 80061b6:	0151      	lsls	r1, r2, #5
 80061b8:	693a      	ldr	r2, [r7, #16]
 80061ba:	440a      	add	r2, r1
 80061bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80061c4:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	015a      	lsls	r2, r3, #5
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	4413      	add	r3, r2
 80061ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	0151      	lsls	r1, r2, #5
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	440a      	add	r2, r1
 80061dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061e4:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	015a      	lsls	r2, r3, #5
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	4413      	add	r3, r2
 80061ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	68fa      	ldr	r2, [r7, #12]
 80061f6:	0151      	lsls	r1, r2, #5
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	440a      	add	r2, r1
 80061fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006200:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006204:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	3301      	adds	r3, #1
 800620a:	617b      	str	r3, [r7, #20]
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006212:	d81d      	bhi.n	8006250 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	015a      	lsls	r2, r3, #5
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	4413      	add	r3, r2
 800621c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006226:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800622a:	d0ec      	beq.n	8006206 <USB_HC_Halt+0x1a4>
 800622c:	e011      	b.n	8006252 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	015a      	lsls	r2, r3, #5
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	4413      	add	r3, r2
 8006236:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	0151      	lsls	r1, r2, #5
 8006240:	693a      	ldr	r2, [r7, #16]
 8006242:	440a      	add	r2, r1
 8006244:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006248:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800624c:	6013      	str	r3, [r2, #0]
 800624e:	e000      	b.n	8006252 <USB_HC_Halt+0x1f0>
          break;
 8006250:	bf00      	nop
    }
  }

  return HAL_OK;
 8006252:	2300      	movs	r3, #0
}
 8006254:	4618      	mov	r0, r3
 8006256:	371c      	adds	r7, #28
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr

08006260 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006260:	b480      	push	{r7}
 8006262:	b087      	sub	sp, #28
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	460b      	mov	r3, r1
 800626a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006270:	78fb      	ldrb	r3, [r7, #3]
 8006272:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006274:	2301      	movs	r3, #1
 8006276:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	04da      	lsls	r2, r3, #19
 800627c:	4b15      	ldr	r3, [pc, #84]	; (80062d4 <USB_DoPing+0x74>)
 800627e:	4013      	ands	r3, r2
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	0151      	lsls	r1, r2, #5
 8006284:	697a      	ldr	r2, [r7, #20]
 8006286:	440a      	add	r2, r1
 8006288:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800628c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006290:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	015a      	lsls	r2, r3, #5
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	4413      	add	r3, r2
 800629a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80062a8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80062b0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	015a      	lsls	r2, r3, #5
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	4413      	add	r3, r2
 80062ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062be:	461a      	mov	r2, r3
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	371c      	adds	r7, #28
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	1ff80000 	.word	0x1ff80000

080062d8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b086      	sub	sp, #24
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 80062e4:	2300      	movs	r3, #0
 80062e6:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f7ff f9a1 	bl	8005630 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 80062ee:	2110      	movs	r1, #16
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f7ff f9d9 	bl	80056a8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f7ff f9fc 	bl	80056f4 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80062fc:	2300      	movs	r3, #0
 80062fe:	613b      	str	r3, [r7, #16]
 8006300:	e01f      	b.n	8006342 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	015a      	lsls	r2, r3, #5
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	4413      	add	r3, r2
 800630a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006318:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006320:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006328:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	015a      	lsls	r2, r3, #5
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	4413      	add	r3, r2
 8006332:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006336:	461a      	mov	r2, r3
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	3301      	adds	r3, #1
 8006340:	613b      	str	r3, [r7, #16]
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	2b0f      	cmp	r3, #15
 8006346:	d9dc      	bls.n	8006302 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006348:	2300      	movs	r3, #0
 800634a:	613b      	str	r3, [r7, #16]
 800634c:	e034      	b.n	80063b8 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	015a      	lsls	r2, r3, #5
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	4413      	add	r3, r2
 8006356:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006364:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800636c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006374:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	015a      	lsls	r2, r3, #5
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	4413      	add	r3, r2
 800637e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006382:	461a      	mov	r2, r3
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	3301      	adds	r3, #1
 800638c:	617b      	str	r3, [r7, #20]
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006394:	d80c      	bhi.n	80063b0 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	015a      	lsls	r2, r3, #5
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	4413      	add	r3, r2
 800639e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063ac:	d0ec      	beq.n	8006388 <USB_StopHost+0xb0>
 80063ae:	e000      	b.n	80063b2 <USB_StopHost+0xda>
        break;
 80063b0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	3301      	adds	r3, #1
 80063b6:	613b      	str	r3, [r7, #16]
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	2b0f      	cmp	r3, #15
 80063bc:	d9c7      	bls.n	800634e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063c4:	461a      	mov	r2, r3
 80063c6:	f04f 33ff 	mov.w	r3, #4294967295
 80063ca:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f04f 32ff 	mov.w	r2, #4294967295
 80063d2:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f7ff f91a 	bl	800560e <USB_EnableGlobalInt>

  return HAL_OK;
 80063da:	2300      	movs	r3, #0
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3718      	adds	r7, #24
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}

080063e4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 80063e4:	b590      	push	{r4, r7, lr}
 80063e6:	b089      	sub	sp, #36	; 0x24
 80063e8:	af04      	add	r7, sp, #16
 80063ea:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 80063ec:	2302      	movs	r3, #2
 80063ee:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 80063f0:	2301      	movs	r3, #1
 80063f2:	2202      	movs	r2, #2
 80063f4:	2102      	movs	r1, #2
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 fc3a 	bl	8006c70 <USBH_FindInterface>
 80063fc:	4603      	mov	r3, r0
 80063fe:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 8006400:	7bbb      	ldrb	r3, [r7, #14]
 8006402:	2bff      	cmp	r3, #255	; 0xff
 8006404:	f000 812a 	beq.w	800665c <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 8006408:	7bbb      	ldrb	r3, [r7, #14]
 800640a:	4619      	mov	r1, r3
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f000 fc13 	bl	8006c38 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 8006418:	2050      	movs	r0, #80	; 0x50
 800641a:	f002 f8df 	bl	80085dc <malloc>
 800641e:	4603      	mov	r3, r0
 8006420:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006428:	69db      	ldr	r3, [r3, #28]
 800642a:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800642c:	7bbb      	ldrb	r3, [r7, #14]
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	211a      	movs	r1, #26
 8006432:	fb01 f303 	mul.w	r3, r1, r3
 8006436:	4413      	add	r3, r2
 8006438:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800643c:	781b      	ldrb	r3, [r3, #0]
 800643e:	b25b      	sxtb	r3, r3
 8006440:	2b00      	cmp	r3, #0
 8006442:	da15      	bge.n	8006470 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006444:	7bbb      	ldrb	r3, [r7, #14]
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	211a      	movs	r1, #26
 800644a:	fb01 f303 	mul.w	r3, r1, r3
 800644e:	4413      	add	r3, r2
 8006450:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8006454:	781a      	ldrb	r2, [r3, #0]
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800645a:	7bbb      	ldrb	r3, [r7, #14]
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	211a      	movs	r1, #26
 8006460:	fb01 f303 	mul.w	r3, r1, r3
 8006464:	4413      	add	r3, r2
 8006466:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800646a:	881a      	ldrh	r2, [r3, #0]
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	785b      	ldrb	r3, [r3, #1]
 8006474:	4619      	mov	r1, r3
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f001 fd21 	bl	8007ebe <USBH_AllocPipe>
 800647c:	4603      	mov	r3, r0
 800647e:	461a      	mov	r2, r3
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	7819      	ldrb	r1, [r3, #0]
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	7858      	ldrb	r0, [r3, #1]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006498:	68ba      	ldr	r2, [r7, #8]
 800649a:	8952      	ldrh	r2, [r2, #10]
 800649c:	9202      	str	r2, [sp, #8]
 800649e:	2203      	movs	r2, #3
 80064a0:	9201      	str	r2, [sp, #4]
 80064a2:	9300      	str	r3, [sp, #0]
 80064a4:	4623      	mov	r3, r4
 80064a6:	4602      	mov	r2, r0
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f001 fcd9 	bl	8007e60 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	781b      	ldrb	r3, [r3, #0]
 80064b2:	2200      	movs	r2, #0
 80064b4:	4619      	mov	r1, r3
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f001 ffe0 	bl	800847c <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 80064bc:	2300      	movs	r3, #0
 80064be:	2200      	movs	r2, #0
 80064c0:	210a      	movs	r1, #10
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 fbd4 	bl	8006c70 <USBH_FindInterface>
 80064c8:	4603      	mov	r3, r0
 80064ca:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 80064cc:	7bbb      	ldrb	r3, [r7, #14]
 80064ce:	2bff      	cmp	r3, #255	; 0xff
 80064d0:	f000 80c4 	beq.w	800665c <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80064d4:	7bbb      	ldrb	r3, [r7, #14]
 80064d6:	687a      	ldr	r2, [r7, #4]
 80064d8:	211a      	movs	r1, #26
 80064da:	fb01 f303 	mul.w	r3, r1, r3
 80064de:	4413      	add	r3, r2
 80064e0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	b25b      	sxtb	r3, r3
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	da16      	bge.n	800651a <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80064ec:	7bbb      	ldrb	r3, [r7, #14]
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	211a      	movs	r1, #26
 80064f2:	fb01 f303 	mul.w	r3, r1, r3
 80064f6:	4413      	add	r3, r2
 80064f8:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80064fc:	781a      	ldrb	r2, [r3, #0]
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006502:	7bbb      	ldrb	r3, [r7, #14]
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	211a      	movs	r1, #26
 8006508:	fb01 f303 	mul.w	r3, r1, r3
 800650c:	4413      	add	r3, r2
 800650e:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8006512:	881a      	ldrh	r2, [r3, #0]
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	835a      	strh	r2, [r3, #26]
 8006518:	e015      	b.n	8006546 <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800651a:	7bbb      	ldrb	r3, [r7, #14]
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	211a      	movs	r1, #26
 8006520:	fb01 f303 	mul.w	r3, r1, r3
 8006524:	4413      	add	r3, r2
 8006526:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800652a:	781a      	ldrb	r2, [r3, #0]
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006530:	7bbb      	ldrb	r3, [r7, #14]
 8006532:	687a      	ldr	r2, [r7, #4]
 8006534:	211a      	movs	r1, #26
 8006536:	fb01 f303 	mul.w	r3, r1, r3
 800653a:	4413      	add	r3, r2
 800653c:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8006540:	881a      	ldrh	r2, [r3, #0]
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8006546:	7bbb      	ldrb	r3, [r7, #14]
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	211a      	movs	r1, #26
 800654c:	fb01 f303 	mul.w	r3, r1, r3
 8006550:	4413      	add	r3, r2
 8006552:	f203 3352 	addw	r3, r3, #850	; 0x352
 8006556:	781b      	ldrb	r3, [r3, #0]
 8006558:	b25b      	sxtb	r3, r3
 800655a:	2b00      	cmp	r3, #0
 800655c:	da16      	bge.n	800658c <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800655e:	7bbb      	ldrb	r3, [r7, #14]
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	211a      	movs	r1, #26
 8006564:	fb01 f303 	mul.w	r3, r1, r3
 8006568:	4413      	add	r3, r2
 800656a:	f203 3352 	addw	r3, r3, #850	; 0x352
 800656e:	781a      	ldrb	r2, [r3, #0]
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006574:	7bbb      	ldrb	r3, [r7, #14]
 8006576:	687a      	ldr	r2, [r7, #4]
 8006578:	211a      	movs	r1, #26
 800657a:	fb01 f303 	mul.w	r3, r1, r3
 800657e:	4413      	add	r3, r2
 8006580:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8006584:	881a      	ldrh	r2, [r3, #0]
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	835a      	strh	r2, [r3, #26]
 800658a:	e015      	b.n	80065b8 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800658c:	7bbb      	ldrb	r3, [r7, #14]
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	211a      	movs	r1, #26
 8006592:	fb01 f303 	mul.w	r3, r1, r3
 8006596:	4413      	add	r3, r2
 8006598:	f203 3352 	addw	r3, r3, #850	; 0x352
 800659c:	781a      	ldrb	r2, [r3, #0]
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80065a2:	7bbb      	ldrb	r3, [r7, #14]
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	211a      	movs	r1, #26
 80065a8:	fb01 f303 	mul.w	r3, r1, r3
 80065ac:	4413      	add	r3, r2
 80065ae:	f503 7355 	add.w	r3, r3, #852	; 0x354
 80065b2:	881a      	ldrh	r2, [r3, #0]
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	7b9b      	ldrb	r3, [r3, #14]
 80065bc:	4619      	mov	r1, r3
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f001 fc7d 	bl	8007ebe <USBH_AllocPipe>
 80065c4:	4603      	mov	r3, r0
 80065c6:	461a      	mov	r2, r3
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	7bdb      	ldrb	r3, [r3, #15]
 80065d0:	4619      	mov	r1, r3
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f001 fc73 	bl	8007ebe <USBH_AllocPipe>
 80065d8:	4603      	mov	r3, r0
 80065da:	461a      	mov	r2, r3
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	7b59      	ldrb	r1, [r3, #13]
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	7b98      	ldrb	r0, [r3, #14]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80065f4:	68ba      	ldr	r2, [r7, #8]
 80065f6:	8b12      	ldrh	r2, [r2, #24]
 80065f8:	9202      	str	r2, [sp, #8]
 80065fa:	2202      	movs	r2, #2
 80065fc:	9201      	str	r2, [sp, #4]
 80065fe:	9300      	str	r3, [sp, #0]
 8006600:	4623      	mov	r3, r4
 8006602:	4602      	mov	r2, r0
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f001 fc2b 	bl	8007e60 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	7b19      	ldrb	r1, [r3, #12]
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	7bd8      	ldrb	r0, [r3, #15]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800661e:	68ba      	ldr	r2, [r7, #8]
 8006620:	8b52      	ldrh	r2, [r2, #26]
 8006622:	9202      	str	r2, [sp, #8]
 8006624:	2202      	movs	r2, #2
 8006626:	9201      	str	r2, [sp, #4]
 8006628:	9300      	str	r3, [sp, #0]
 800662a:	4623      	mov	r3, r4
 800662c:	4602      	mov	r2, r0
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f001 fc16 	bl	8007e60 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	7b5b      	ldrb	r3, [r3, #13]
 8006640:	2200      	movs	r2, #0
 8006642:	4619      	mov	r1, r3
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f001 ff19 	bl	800847c <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	7b1b      	ldrb	r3, [r3, #12]
 800664e:	2200      	movs	r2, #0
 8006650:	4619      	mov	r1, r3
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f001 ff12 	bl	800847c <USBH_LL_SetToggle>
      status = USBH_OK;
 8006658:	2300      	movs	r3, #0
 800665a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 800665c:	7bfb      	ldrb	r3, [r7, #15]
}
 800665e:	4618      	mov	r0, r3
 8006660:	3714      	adds	r7, #20
 8006662:	46bd      	mov	sp, r7
 8006664:	bd90      	pop	{r4, r7, pc}

08006666 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 8006666:	b580      	push	{r7, lr}
 8006668:	b084      	sub	sp, #16
 800666a:	af00      	add	r7, sp, #0
 800666c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006674:	69db      	ldr	r3, [r3, #28]
 8006676:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d00e      	beq.n	800669e <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	4619      	mov	r1, r3
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f001 fc09 	bl	8007e9e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	781b      	ldrb	r3, [r3, #0]
 8006690:	4619      	mov	r1, r3
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f001 fc31 	bl	8007efa <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2200      	movs	r2, #0
 800669c:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	7b1b      	ldrb	r3, [r3, #12]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d00e      	beq.n	80066c4 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	7b1b      	ldrb	r3, [r3, #12]
 80066aa:	4619      	mov	r1, r3
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f001 fbf6 	bl	8007e9e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	7b1b      	ldrb	r3, [r3, #12]
 80066b6:	4619      	mov	r1, r3
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f001 fc1e 	bl	8007efa <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2200      	movs	r2, #0
 80066c2:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	7b5b      	ldrb	r3, [r3, #13]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d00e      	beq.n	80066ea <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	7b5b      	ldrb	r3, [r3, #13]
 80066d0:	4619      	mov	r1, r3
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f001 fbe3 	bl	8007e9e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	7b5b      	ldrb	r3, [r3, #13]
 80066dc:	4619      	mov	r1, r3
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f001 fc0b 	bl	8007efa <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80066f0:	69db      	ldr	r3, [r3, #28]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d00b      	beq.n	800670e <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80066fc:	69db      	ldr	r3, [r3, #28]
 80066fe:	4618      	mov	r0, r3
 8006700:	f001 ff74 	bl	80085ec <free>
    phost->pActiveClass->pData = 0U;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800670a:	2200      	movs	r2, #0
 800670c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800670e:	2300      	movs	r3, #0
}
 8006710:	4618      	mov	r0, r3
 8006712:	3710      	adds	r7, #16
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}

08006718 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b084      	sub	sp, #16
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 8006720:	2302      	movs	r3, #2
 8006722:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800672a:	69db      	ldr	r3, [r3, #28]
 800672c:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	3340      	adds	r3, #64	; 0x40
 8006732:	4619      	mov	r1, r3
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f000 f8b2 	bl	800689e <GetLineCoding>
 800673a:	4603      	mov	r3, r0
 800673c:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 800673e:	7bfb      	ldrb	r3, [r7, #15]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d105      	bne.n	8006750 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800674a:	2102      	movs	r1, #2
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	4798      	blx	r3
  }
  return status;
 8006750:	7bfb      	ldrb	r3, [r7, #15]
}
 8006752:	4618      	mov	r0, r3
 8006754:	3710      	adds	r7, #16
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
	...

0800675c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b084      	sub	sp, #16
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006764:	2301      	movs	r3, #1
 8006766:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006768:	2300      	movs	r3, #0
 800676a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006772:	69db      	ldr	r3, [r3, #28]
 8006774:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800677c:	2b04      	cmp	r3, #4
 800677e:	d877      	bhi.n	8006870 <USBH_CDC_Process+0x114>
 8006780:	a201      	add	r2, pc, #4	; (adr r2, 8006788 <USBH_CDC_Process+0x2c>)
 8006782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006786:	bf00      	nop
 8006788:	0800679d 	.word	0x0800679d
 800678c:	080067a3 	.word	0x080067a3
 8006790:	080067d3 	.word	0x080067d3
 8006794:	08006847 	.word	0x08006847
 8006798:	08006855 	.word	0x08006855
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 800679c:	2300      	movs	r3, #0
 800679e:	73fb      	strb	r3, [r7, #15]
    break;
 80067a0:	e06d      	b.n	800687e <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067a6:	4619      	mov	r1, r3
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f000 f897 	bl	80068dc <SetLineCoding>
 80067ae:	4603      	mov	r3, r0
 80067b0:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 80067b2:	7bbb      	ldrb	r3, [r7, #14]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d104      	bne.n	80067c2 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	2202      	movs	r2, #2
 80067bc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 80067c0:	e058      	b.n	8006874 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 80067c2:	7bbb      	ldrb	r3, [r7, #14]
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d055      	beq.n	8006874 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	2204      	movs	r2, #4
 80067cc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 80067d0:	e050      	b.n	8006874 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	3340      	adds	r3, #64	; 0x40
 80067d6:	4619      	mov	r1, r3
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f000 f860 	bl	800689e <GetLineCoding>
 80067de:	4603      	mov	r3, r0
 80067e0:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 80067e2:	7bbb      	ldrb	r3, [r7, #14]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d126      	bne.n	8006836 <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	2200      	movs	r2, #0
 80067ec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067fa:	791b      	ldrb	r3, [r3, #4]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d13b      	bne.n	8006878 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800680a:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800680c:	429a      	cmp	r2, r3
 800680e:	d133      	bne.n	8006878 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800681a:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800681c:	429a      	cmp	r2, r3
 800681e:	d12b      	bne.n	8006878 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006828:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800682a:	429a      	cmp	r2, r3
 800682c:	d124      	bne.n	8006878 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f000 f95a 	bl	8006ae8 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8006834:	e020      	b.n	8006878 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 8006836:	7bbb      	ldrb	r3, [r7, #14]
 8006838:	2b01      	cmp	r3, #1
 800683a:	d01d      	beq.n	8006878 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	2204      	movs	r2, #4
 8006840:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8006844:	e018      	b.n	8006878 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 f867 	bl	800691a <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 f8dc 	bl	8006a0a <CDC_ProcessReception>
    break;
 8006852:	e014      	b.n	800687e <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 8006854:	2100      	movs	r1, #0
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f000 fece 	bl	80075f8 <USBH_ClrFeature>
 800685c:	4603      	mov	r3, r0
 800685e:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 8006860:	7bbb      	ldrb	r3, [r7, #14]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d10a      	bne.n	800687c <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	2200      	movs	r2, #0
 800686a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 800686e:	e005      	b.n	800687c <USBH_CDC_Process+0x120>

  default:
    break;
 8006870:	bf00      	nop
 8006872:	e004      	b.n	800687e <USBH_CDC_Process+0x122>
    break;
 8006874:	bf00      	nop
 8006876:	e002      	b.n	800687e <USBH_CDC_Process+0x122>
    break;
 8006878:	bf00      	nop
 800687a:	e000      	b.n	800687e <USBH_CDC_Process+0x122>
    break;
 800687c:	bf00      	nop

  }

  return status;
 800687e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006880:	4618      	mov	r0, r3
 8006882:	3710      	adds	r7, #16
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}

08006888 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 8006888:	b480      	push	{r7}
 800688a:	b083      	sub	sp, #12
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 8006890:	2300      	movs	r3, #0
}
 8006892:	4618      	mov	r0, r3
 8006894:	370c      	adds	r7, #12
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr

0800689e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800689e:	b580      	push	{r7, lr}
 80068a0:	b082      	sub	sp, #8
 80068a2:	af00      	add	r7, sp, #0
 80068a4:	6078      	str	r0, [r7, #4]
 80068a6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	22a1      	movs	r2, #161	; 0xa1
 80068ac:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2221      	movs	r2, #33	; 0x21
 80068b2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2200      	movs	r2, #0
 80068be:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2207      	movs	r2, #7
 80068c4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	2207      	movs	r2, #7
 80068ca:	4619      	mov	r1, r3
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f001 f873 	bl	80079b8 <USBH_CtlReq>
 80068d2:	4603      	mov	r3, r0
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3708      	adds	r7, #8
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}

080068dc <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b082      	sub	sp, #8
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2221      	movs	r2, #33	; 0x21
 80068ea:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2220      	movs	r2, #32
 80068f0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2207      	movs	r2, #7
 8006902:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	2207      	movs	r2, #7
 8006908:	4619      	mov	r1, r3
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f001 f854 	bl	80079b8 <USBH_CtlReq>
 8006910:	4603      	mov	r3, r0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3708      	adds	r7, #8
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}

0800691a <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800691a:	b580      	push	{r7, lr}
 800691c:	b086      	sub	sp, #24
 800691e:	af02      	add	r7, sp, #8
 8006920:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006928:	69db      	ldr	r3, [r3, #28]
 800692a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800692c:	2300      	movs	r3, #0
 800692e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006936:	2b01      	cmp	r3, #1
 8006938:	d002      	beq.n	8006940 <CDC_ProcessTransmission+0x26>
 800693a:	2b02      	cmp	r3, #2
 800693c:	d025      	beq.n	800698a <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 800693e:	e060      	b.n	8006a02 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006944:	68fa      	ldr	r2, [r7, #12]
 8006946:	8b12      	ldrh	r2, [r2, #24]
 8006948:	4293      	cmp	r3, r2
 800694a:	d90c      	bls.n	8006966 <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	69d9      	ldr	r1, [r3, #28]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	8b1a      	ldrh	r2, [r3, #24]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	7b58      	ldrb	r0, [r3, #13]
 8006958:	2301      	movs	r3, #1
 800695a:	9300      	str	r3, [sp, #0]
 800695c:	4603      	mov	r3, r0
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f001 fa3b 	bl	8007dda <USBH_BulkSendData>
 8006964:	e00c      	b.n	8006980 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 800696e:	b29a      	uxth	r2, r3
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	7b58      	ldrb	r0, [r3, #13]
 8006974:	2301      	movs	r3, #1
 8006976:	9300      	str	r3, [sp, #0]
 8006978:	4603      	mov	r3, r0
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f001 fa2d 	bl	8007dda <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2202      	movs	r2, #2
 8006984:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8006988:	e03b      	b.n	8006a02 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	7b5b      	ldrb	r3, [r3, #13]
 800698e:	4619      	mov	r1, r3
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f001 fd49 	bl	8008428 <USBH_LL_GetURBState>
 8006996:	4603      	mov	r3, r0
 8006998:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 800699a:	7afb      	ldrb	r3, [r7, #11]
 800699c:	2b01      	cmp	r3, #1
 800699e:	d128      	bne.n	80069f2 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a4:	68fa      	ldr	r2, [r7, #12]
 80069a6:	8b12      	ldrh	r2, [r2, #24]
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d90e      	bls.n	80069ca <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	8b12      	ldrh	r2, [r2, #24]
 80069b4:	1a9a      	subs	r2, r3, r2
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	69db      	ldr	r3, [r3, #28]
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	8b12      	ldrh	r2, [r2, #24]
 80069c2:	441a      	add	r2, r3
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	61da      	str	r2, [r3, #28]
 80069c8:	e002      	b.n	80069d0 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2200      	movs	r2, #0
 80069ce:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d004      	beq.n	80069e2 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 80069e0:	e00e      	b.n	8006a00 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2200      	movs	r2, #0
 80069e6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f000 f868 	bl	8006ac0 <USBH_CDC_TransmitCallback>
    break;
 80069f0:	e006      	b.n	8006a00 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 80069f2:	7afb      	ldrb	r3, [r7, #11]
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	d103      	bne.n	8006a00 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8006a00:	bf00      	nop
  }
}
 8006a02:	bf00      	nop
 8006a04:	3710      	adds	r7, #16
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}

08006a0a <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b086      	sub	sp, #24
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006a18:	69db      	ldr	r3, [r3, #28]
 8006a1a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006a26:	2b03      	cmp	r3, #3
 8006a28:	d002      	beq.n	8006a30 <CDC_ProcessReception+0x26>
 8006a2a:	2b04      	cmp	r3, #4
 8006a2c:	d00e      	beq.n	8006a4c <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 8006a2e:	e043      	b.n	8006ab8 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	6a19      	ldr	r1, [r3, #32]
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	8b5a      	ldrh	r2, [r3, #26]
 8006a38:	697b      	ldr	r3, [r7, #20]
 8006a3a:	7b1b      	ldrb	r3, [r3, #12]
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f001 f9f1 	bl	8007e24 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	2204      	movs	r2, #4
 8006a46:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8006a4a:	e035      	b.n	8006ab8 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	7b1b      	ldrb	r3, [r3, #12]
 8006a50:	4619      	mov	r1, r3
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f001 fce8 	bl	8008428 <USBH_LL_GetURBState>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 8006a5c:	7cfb      	ldrb	r3, [r7, #19]
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d129      	bne.n	8006ab6 <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	7b1b      	ldrb	r3, [r3, #12]
 8006a66:	4619      	mov	r1, r3
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f001 fc4b 	bl	8008304 <USBH_LL_GetLastXferSize>
 8006a6e:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a74:	68fa      	ldr	r2, [r7, #12]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d016      	beq.n	8006aa8 <CDC_ProcessReception+0x9e>
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	8b5b      	ldrh	r3, [r3, #26]
 8006a7e:	461a      	mov	r2, r3
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d910      	bls.n	8006aa8 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	1ad2      	subs	r2, r2, r3
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	6a1a      	ldr	r2, [r3, #32]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	441a      	add	r2, r3
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	2203      	movs	r2, #3
 8006aa2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8006aa6:	e006      	b.n	8006ab6 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 f80f 	bl	8006ad4 <USBH_CDC_ReceiveCallback>
    break;
 8006ab6:	bf00      	nop
  }
}
 8006ab8:	bf00      	nop
 8006aba:	3718      	adds	r7, #24
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b083      	sub	sp, #12
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]

}
 8006ac8:	bf00      	nop
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b083      	sub	sp, #12
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]

}
 8006adc:	bf00      	nop
 8006ade:	370c      	adds	r7, #12
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr

08006ae8 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]

}
 8006af0:	bf00      	nop
 8006af2:	370c      	adds	r7, #12
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr

08006afc <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	60f8      	str	r0, [r7, #12]
 8006b04:	60b9      	str	r1, [r7, #8]
 8006b06:	4613      	mov	r3, r2
 8006b08:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d101      	bne.n	8006b14 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006b10:	2302      	movs	r3, #2
 8006b12:	e019      	b.n	8006b48 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	79fa      	ldrb	r2, [r7, #7]
 8006b18:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8006b2c:	68f8      	ldr	r0, [r7, #12]
 8006b2e:	f000 f80f 	bl	8006b50 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d003      	beq.n	8006b40 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	68ba      	ldr	r2, [r7, #8]
 8006b3c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8006b40:	68f8      	ldr	r0, [r7, #12]
 8006b42:	f001 fb2d 	bl	80081a0 <USBH_LL_Init>

  return USBH_OK;
 8006b46:	2300      	movs	r3, #0
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3710      	adds	r7, #16
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}

08006b50 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b085      	sub	sp, #20
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8006b5c:	e008      	b.n	8006b70 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	68fa      	ldr	r2, [r7, #12]
 8006b62:	32e0      	adds	r2, #224	; 0xe0
 8006b64:	2100      	movs	r1, #0
 8006b66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	60fb      	str	r3, [r7, #12]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2b0e      	cmp	r3, #14
 8006b74:	d9f3      	bls.n	8006b5e <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8006b76:	2300      	movs	r3, #0
 8006b78:	60fb      	str	r3, [r7, #12]
 8006b7a:	e009      	b.n	8006b90 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	4413      	add	r3, r2
 8006b82:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006b86:	2200      	movs	r2, #0
 8006b88:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	60fb      	str	r3, [r7, #12]
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b96:	d3f1      	bcc.n	8006b7c <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2240      	movs	r2, #64	; 0x40
 8006bbc:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 8006bd4:	2300      	movs	r3, #0
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3714      	adds	r7, #20
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr

08006be2 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b085      	sub	sp, #20
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
 8006bea:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8006bec:	2300      	movs	r3, #0
 8006bee:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d017      	beq.n	8006c26 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d10f      	bne.n	8006c20 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c06:	1c59      	adds	r1, r3, #1
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	33dc      	adds	r3, #220	; 0xdc
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	4413      	add	r3, r2
 8006c16:	683a      	ldr	r2, [r7, #0]
 8006c18:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	73fb      	strb	r3, [r7, #15]
 8006c1e:	e004      	b.n	8006c2a <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006c20:	2302      	movs	r3, #2
 8006c22:	73fb      	strb	r3, [r7, #15]
 8006c24:	e001      	b.n	8006c2a <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006c26:	2302      	movs	r3, #2
 8006c28:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3714      	adds	r7, #20
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr

08006c38 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b085      	sub	sp, #20
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	460b      	mov	r3, r1
 8006c42:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 8006c44:	2300      	movs	r3, #0
 8006c46:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8006c4e:	78fa      	ldrb	r2, [r7, #3]
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d204      	bcs.n	8006c5e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	78fa      	ldrb	r2, [r7, #3]
 8006c58:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8006c5c:	e001      	b.n	8006c62 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006c5e:	2302      	movs	r3, #2
 8006c60:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8006c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3714      	adds	r7, #20
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b087      	sub	sp, #28
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	4608      	mov	r0, r1
 8006c7a:	4611      	mov	r1, r2
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	4603      	mov	r3, r0
 8006c80:	70fb      	strb	r3, [r7, #3]
 8006c82:	460b      	mov	r3, r1
 8006c84:	70bb      	strb	r3, [r7, #2]
 8006c86:	4613      	mov	r3, r2
 8006c88:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8006c98:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006c9a:	e025      	b.n	8006ce8 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006c9c:	7dfb      	ldrb	r3, [r7, #23]
 8006c9e:	221a      	movs	r2, #26
 8006ca0:	fb02 f303 	mul.w	r3, r2, r3
 8006ca4:	3308      	adds	r3, #8
 8006ca6:	68fa      	ldr	r2, [r7, #12]
 8006ca8:	4413      	add	r3, r2
 8006caa:	3302      	adds	r3, #2
 8006cac:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	795b      	ldrb	r3, [r3, #5]
 8006cb2:	78fa      	ldrb	r2, [r7, #3]
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d002      	beq.n	8006cbe <USBH_FindInterface+0x4e>
 8006cb8:	78fb      	ldrb	r3, [r7, #3]
 8006cba:	2bff      	cmp	r3, #255	; 0xff
 8006cbc:	d111      	bne.n	8006ce2 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8006cc2:	78ba      	ldrb	r2, [r7, #2]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d002      	beq.n	8006cce <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8006cc8:	78bb      	ldrb	r3, [r7, #2]
 8006cca:	2bff      	cmp	r3, #255	; 0xff
 8006ccc:	d109      	bne.n	8006ce2 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8006cd2:	787a      	ldrb	r2, [r7, #1]
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d002      	beq.n	8006cde <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006cd8:	787b      	ldrb	r3, [r7, #1]
 8006cda:	2bff      	cmp	r3, #255	; 0xff
 8006cdc:	d101      	bne.n	8006ce2 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006cde:	7dfb      	ldrb	r3, [r7, #23]
 8006ce0:	e006      	b.n	8006cf0 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006ce2:	7dfb      	ldrb	r3, [r7, #23]
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006ce8:	7dfb      	ldrb	r3, [r7, #23]
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d9d6      	bls.n	8006c9c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006cee:	23ff      	movs	r3, #255	; 0xff
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	371c      	adds	r7, #28
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr

08006cfc <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b082      	sub	sp, #8
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f001 fa87 	bl	8008218 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 8006d0a:	2101      	movs	r1, #1
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f001 fb9e 	bl	800844e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006d12:	2300      	movs	r3, #0
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3708      	adds	r7, #8
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}

08006d1c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b088      	sub	sp, #32
 8006d20:	af04      	add	r7, sp, #16
 8006d22:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006d24:	2302      	movs	r3, #2
 8006d26:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 faec 	bl	800730a <USBH_IsPortEnabled>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d10c      	bne.n	8006d52 <USBH_Process+0x36>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	781b      	ldrb	r3, [r3, #0]
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d007      	beq.n	8006d52 <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	781b      	ldrb	r3, [r3, #0]
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	2b03      	cmp	r3, #3
 8006d4a:	d002      	beq.n	8006d52 <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2203      	movs	r2, #3
 8006d50:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	781b      	ldrb	r3, [r3, #0]
 8006d56:	b2db      	uxtb	r3, r3
 8006d58:	2b0b      	cmp	r3, #11
 8006d5a:	f200 814c 	bhi.w	8006ff6 <USBH_Process+0x2da>
 8006d5e:	a201      	add	r2, pc, #4	; (adr r2, 8006d64 <USBH_Process+0x48>)
 8006d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d64:	08006d95 	.word	0x08006d95
 8006d68:	08006db7 	.word	0x08006db7
 8006d6c:	08006dcb 	.word	0x08006dcb
 8006d70:	08006fd1 	.word	0x08006fd1
 8006d74:	08006ff7 	.word	0x08006ff7
 8006d78:	08006e59 	.word	0x08006e59
 8006d7c:	08006f87 	.word	0x08006f87
 8006d80:	08006e89 	.word	0x08006e89
 8006d84:	08006ea9 	.word	0x08006ea9
 8006d88:	08006ec9 	.word	0x08006ec9
 8006d8c:	08006ef7 	.word	0x08006ef7
 8006d90:	08006fb9 	.word	0x08006fb9
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	f000 812c 	beq.w	8006ffa <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2201      	movs	r2, #1
 8006da6:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 8006da8:	20c8      	movs	r0, #200	; 0xc8
 8006daa:	f001 fb9a 	bl	80084e2 <USBH_Delay>
      USBH_LL_ResetPort(phost);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f001 fa8d 	bl	80082ce <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8006db4:	e121      	b.n	8006ffa <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	f040 811e 	bne.w	8006ffe <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2202      	movs	r2, #2
 8006dc6:	701a      	strb	r2, [r3, #0]
    }
    break;
 8006dc8:	e119      	b.n	8006ffe <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 8006dca:	2064      	movs	r0, #100	; 0x64
 8006dcc:	f001 fb89 	bl	80084e2 <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f001 fa57 	bl	8008284 <USBH_LL_GetSpeed>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	461a      	mov	r2, r3
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2205      	movs	r2, #5
 8006de4:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 8006de6:	2100      	movs	r1, #0
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f001 f868 	bl	8007ebe <USBH_AllocPipe>
 8006dee:	4603      	mov	r3, r0
 8006df0:	461a      	mov	r2, r3
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 8006df6:	2180      	movs	r1, #128	; 0x80
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f001 f860 	bl	8007ebe <USBH_AllocPipe>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	461a      	mov	r2, r3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	7919      	ldrb	r1, [r3, #4]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8006e1a:	b292      	uxth	r2, r2
 8006e1c:	9202      	str	r2, [sp, #8]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	9201      	str	r2, [sp, #4]
 8006e22:	9300      	str	r3, [sp, #0]
 8006e24:	4603      	mov	r3, r0
 8006e26:	2280      	movs	r2, #128	; 0x80
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f001 f819 	bl	8007e60 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	7959      	ldrb	r1, [r3, #5]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8006e42:	b292      	uxth	r2, r2
 8006e44:	9202      	str	r2, [sp, #8]
 8006e46:	2200      	movs	r2, #0
 8006e48:	9201      	str	r2, [sp, #4]
 8006e4a:	9300      	str	r3, [sp, #0]
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	2200      	movs	r2, #0
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f001 f805 	bl	8007e60 <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8006e56:	e0e3      	b.n	8007020 <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f000 f8e7 	bl	800702c <USBH_HandleEnum>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	f040 80ce 	bne.w	8007002 <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 8006e74:	2b01      	cmp	r3, #1
 8006e76:	d103      	bne.n	8006e80 <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2208      	movs	r2, #8
 8006e7c:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 8006e7e:	e0c0      	b.n	8007002 <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2207      	movs	r2, #7
 8006e84:	701a      	strb	r2, [r3, #0]
    break;
 8006e86:	e0bc      	b.n	8007002 <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	f000 80b9 	beq.w	8007006 <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006e9a:	2101      	movs	r1, #1
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2208      	movs	r2, #8
 8006ea4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006ea6:	e0ae      	b.n	8007006 <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 fb59 	bl	800756a <USBH_SetCfg>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f040 80a5 	bne.w	800700a <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2209      	movs	r2, #9
 8006ec4:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8006ec6:	e0a0      	b.n	800700a <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 8006ece:	f003 0320 	and.w	r3, r3, #32
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d00b      	beq.n	8006eee <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8006ed6:	2101      	movs	r1, #1
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f000 fb69 	bl	80075b0 <USBH_SetFeature>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	f040 8094 	bne.w	800700e <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	220a      	movs	r2, #10
 8006eea:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8006eec:	e08f      	b.n	800700e <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	220a      	movs	r2, #10
 8006ef2:	701a      	strb	r2, [r3, #0]
    break;
 8006ef4:	e08b      	b.n	800700e <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f000 8088 	beq.w	8007012 <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	73fb      	strb	r3, [r7, #15]
 8006f0e:	e017      	b.n	8006f40 <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006f10:	7bfb      	ldrb	r3, [r7, #15]
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	33dc      	adds	r3, #220	; 0xdc
 8006f16:	009b      	lsls	r3, r3, #2
 8006f18:	4413      	add	r3, r2
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	791a      	ldrb	r2, [r3, #4]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 8006f24:	429a      	cmp	r2, r3
 8006f26:	d108      	bne.n	8006f3a <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 8006f28:	7bfb      	ldrb	r3, [r7, #15]
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	33dc      	adds	r3, #220	; 0xdc
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	4413      	add	r3, r2
 8006f32:	685a      	ldr	r2, [r3, #4]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006f3a:	7bfb      	ldrb	r3, [r7, #15]
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	73fb      	strb	r3, [r7, #15]
 8006f40:	7bfb      	ldrb	r3, [r7, #15]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d0e4      	beq.n	8006f10 <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d016      	beq.n	8006f7e <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	4798      	blx	r3
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d109      	bne.n	8006f76 <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2206      	movs	r2, #6
 8006f66:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006f6e:	2103      	movs	r1, #3
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8006f74:	e04d      	b.n	8007012 <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	220d      	movs	r2, #13
 8006f7a:	701a      	strb	r2, [r3, #0]
    break;
 8006f7c:	e049      	b.n	8007012 <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	220d      	movs	r2, #13
 8006f82:	701a      	strb	r2, [r3, #0]
    break;
 8006f84:	e045      	b.n	8007012 <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d00f      	beq.n	8006fb0 <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006f96:	691b      	ldr	r3, [r3, #16]
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	4798      	blx	r3
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 8006fa0:	7bbb      	ldrb	r3, [r7, #14]
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d136      	bne.n	8007016 <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	220b      	movs	r2, #11
 8006fac:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 8006fae:	e032      	b.n	8007016 <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	220d      	movs	r2, #13
 8006fb4:	701a      	strb	r2, [r3, #0]
    break;
 8006fb6:	e02e      	b.n	8007016 <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d02b      	beq.n	800701a <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006fc8:	695b      	ldr	r3, [r3, #20]
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	4798      	blx	r3
    }
    break;
 8006fce:	e024      	b.n	800701a <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f7ff fdbd 	bl	8006b50 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d01e      	beq.n	800701e <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006fe6:	68db      	ldr	r3, [r3, #12]
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	4798      	blx	r3
      phost->pActiveClass = NULL;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 8006ff4:	e013      	b.n	800701e <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 8006ff6:	bf00      	nop
 8006ff8:	e012      	b.n	8007020 <USBH_Process+0x304>
    break;
 8006ffa:	bf00      	nop
 8006ffc:	e010      	b.n	8007020 <USBH_Process+0x304>
    break;
 8006ffe:	bf00      	nop
 8007000:	e00e      	b.n	8007020 <USBH_Process+0x304>
    break;
 8007002:	bf00      	nop
 8007004:	e00c      	b.n	8007020 <USBH_Process+0x304>
    break;
 8007006:	bf00      	nop
 8007008:	e00a      	b.n	8007020 <USBH_Process+0x304>
    break;
 800700a:	bf00      	nop
 800700c:	e008      	b.n	8007020 <USBH_Process+0x304>
    break;
 800700e:	bf00      	nop
 8007010:	e006      	b.n	8007020 <USBH_Process+0x304>
    break;
 8007012:	bf00      	nop
 8007014:	e004      	b.n	8007020 <USBH_Process+0x304>
    break;
 8007016:	bf00      	nop
 8007018:	e002      	b.n	8007020 <USBH_Process+0x304>
    break;
 800701a:	bf00      	nop
 800701c:	e000      	b.n	8007020 <USBH_Process+0x304>
    break;
 800701e:	bf00      	nop
  }
 return USBH_OK;
 8007020:	2300      	movs	r3, #0
}
 8007022:	4618      	mov	r0, r3
 8007024:	3710      	adds	r7, #16
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}
 800702a:	bf00      	nop

0800702c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b088      	sub	sp, #32
 8007030:	af04      	add	r7, sp, #16
 8007032:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007034:	2301      	movs	r3, #1
 8007036:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	785b      	ldrb	r3, [r3, #1]
 800703c:	2b07      	cmp	r3, #7
 800703e:	f200 80f8 	bhi.w	8007232 <USBH_HandleEnum+0x206>
 8007042:	a201      	add	r2, pc, #4	; (adr r2, 8007048 <USBH_HandleEnum+0x1c>)
 8007044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007048:	08007069 	.word	0x08007069
 800704c:	080070db 	.word	0x080070db
 8007050:	080070f3 	.word	0x080070f3
 8007054:	08007169 	.word	0x08007169
 8007058:	0800717f 	.word	0x0800717f
 800705c:	0800719b 	.word	0x0800719b
 8007060:	080071cf 	.word	0x080071cf
 8007064:	08007203 	.word	0x08007203
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 8007068:	2108      	movs	r1, #8
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f000 f9ad 	bl	80073ca <USBH_Get_DevDesc>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	f040 80df 	bne.w	8007236 <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2201      	movs	r2, #1
 8007086:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	7919      	ldrb	r1, [r3, #4]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800709c:	b292      	uxth	r2, r2
 800709e:	9202      	str	r2, [sp, #8]
 80070a0:	2200      	movs	r2, #0
 80070a2:	9201      	str	r2, [sp, #4]
 80070a4:	9300      	str	r3, [sp, #0]
 80070a6:	4603      	mov	r3, r0
 80070a8:	2280      	movs	r2, #128	; 0x80
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 fed8 	bl	8007e60 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	7959      	ldrb	r1, [r3, #5]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 80070c0:	687a      	ldr	r2, [r7, #4]
 80070c2:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80070c4:	b292      	uxth	r2, r2
 80070c6:	9202      	str	r2, [sp, #8]
 80070c8:	2200      	movs	r2, #0
 80070ca:	9201      	str	r2, [sp, #4]
 80070cc:	9300      	str	r3, [sp, #0]
 80070ce:	4603      	mov	r3, r0
 80070d0:	2200      	movs	r2, #0
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 fec4 	bl	8007e60 <USBH_OpenPipe>

    }
    break;
 80070d8:	e0ad      	b.n	8007236 <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 80070da:	2112      	movs	r1, #18
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f000 f974 	bl	80073ca <USBH_Get_DevDesc>
 80070e2:	4603      	mov	r3, r0
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	f040 80a8 	bne.w	800723a <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2202      	movs	r2, #2
 80070ee:	705a      	strb	r2, [r3, #1]

    }
    break;
 80070f0:	e0a3      	b.n	800723a <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 80070f2:	2101      	movs	r1, #1
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f000 fa14 	bl	8007522 <USBH_SetAddress>
 80070fa:	4603      	mov	r3, r0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	f040 809e 	bne.w	800723e <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 8007102:	2002      	movs	r0, #2
 8007104:	f001 f9ed 	bl	80084e2 <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2203      	movs	r2, #3
 8007114:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	7919      	ldrb	r1, [r3, #4]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800712a:	b292      	uxth	r2, r2
 800712c:	9202      	str	r2, [sp, #8]
 800712e:	2200      	movs	r2, #0
 8007130:	9201      	str	r2, [sp, #4]
 8007132:	9300      	str	r3, [sp, #0]
 8007134:	4603      	mov	r3, r0
 8007136:	2280      	movs	r2, #128	; 0x80
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 fe91 	bl	8007e60 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	7959      	ldrb	r1, [r3, #5]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8007152:	b292      	uxth	r2, r2
 8007154:	9202      	str	r2, [sp, #8]
 8007156:	2200      	movs	r2, #0
 8007158:	9201      	str	r2, [sp, #4]
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	4603      	mov	r3, r0
 800715e:	2200      	movs	r2, #0
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 fe7d 	bl	8007e60 <USBH_OpenPipe>
    }
    break;
 8007166:	e06a      	b.n	800723e <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 8007168:	2109      	movs	r1, #9
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 f955 	bl	800741a <USBH_Get_CfgDesc>
 8007170:	4603      	mov	r3, r0
 8007172:	2b00      	cmp	r3, #0
 8007174:	d165      	bne.n	8007242 <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2204      	movs	r2, #4
 800717a:	705a      	strb	r2, [r3, #1]
    }
    break;
 800717c:	e061      	b.n	8007242 <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 8007184:	4619      	mov	r1, r3
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 f947 	bl	800741a <USBH_Get_CfgDesc>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d159      	bne.n	8007246 <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2205      	movs	r2, #5
 8007196:	705a      	strb	r2, [r3, #1]
    }
    break;
 8007198:	e055      	b.n	8007246 <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d010      	beq.n	80071c6 <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 80071b0:	23ff      	movs	r3, #255	; 0xff
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f000 f955 	bl	8007462 <USBH_Get_StringDesc>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d145      	bne.n	800724a <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2206      	movs	r2, #6
 80071c2:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 80071c4:	e041      	b.n	800724a <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2206      	movs	r2, #6
 80071ca:	705a      	strb	r2, [r3, #1]
    break;
 80071cc:	e03d      	b.n	800724a <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d010      	beq.n	80071fa <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 80071e4:	23ff      	movs	r3, #255	; 0xff
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f000 f93b 	bl	8007462 <USBH_Get_StringDesc>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d12d      	bne.n	800724e <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2207      	movs	r2, #7
 80071f6:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 80071f8:	e029      	b.n	800724e <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2207      	movs	r2, #7
 80071fe:	705a      	strb	r2, [r3, #1]
    break;
 8007200:	e025      	b.n	800724e <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 8007208:	2b00      	cmp	r3, #0
 800720a:	d00f      	beq.n	800722c <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8007218:	23ff      	movs	r3, #255	; 0xff
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f000 f921 	bl	8007462 <USBH_Get_StringDesc>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d115      	bne.n	8007252 <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 8007226:	2300      	movs	r3, #0
 8007228:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800722a:	e012      	b.n	8007252 <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 800722c:	2300      	movs	r3, #0
 800722e:	73fb      	strb	r3, [r7, #15]
    break;
 8007230:	e00f      	b.n	8007252 <USBH_HandleEnum+0x226>

  default:
    break;
 8007232:	bf00      	nop
 8007234:	e00e      	b.n	8007254 <USBH_HandleEnum+0x228>
    break;
 8007236:	bf00      	nop
 8007238:	e00c      	b.n	8007254 <USBH_HandleEnum+0x228>
    break;
 800723a:	bf00      	nop
 800723c:	e00a      	b.n	8007254 <USBH_HandleEnum+0x228>
    break;
 800723e:	bf00      	nop
 8007240:	e008      	b.n	8007254 <USBH_HandleEnum+0x228>
    break;
 8007242:	bf00      	nop
 8007244:	e006      	b.n	8007254 <USBH_HandleEnum+0x228>
    break;
 8007246:	bf00      	nop
 8007248:	e004      	b.n	8007254 <USBH_HandleEnum+0x228>
    break;
 800724a:	bf00      	nop
 800724c:	e002      	b.n	8007254 <USBH_HandleEnum+0x228>
    break;
 800724e:	bf00      	nop
 8007250:	e000      	b.n	8007254 <USBH_HandleEnum+0x228>
    break;
 8007252:	bf00      	nop
  }
  return Status;
 8007254:	7bfb      	ldrb	r3, [r7, #15]
}
 8007256:	4618      	mov	r0, r3
 8007258:	3710      	adds	r7, #16
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
 800725e:	bf00      	nop

08007260 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
 8007268:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	683a      	ldr	r2, [r7, #0]
 800726e:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 8007272:	bf00      	nop
 8007274:	370c      	adds	r7, #12
 8007276:	46bd      	mov	sp, r7
 8007278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727c:	4770      	bx	lr

0800727e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b082      	sub	sp, #8
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800728c:	1c5a      	adds	r2, r3, #1
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f000 f804 	bl	80072a2 <USBH_HandleSof>
}
 800729a:	bf00      	nop
 800729c:	3708      	adds	r7, #8
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}

080072a2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 80072a2:	b580      	push	{r7, lr}
 80072a4:	b082      	sub	sp, #8
 80072a6:	af00      	add	r7, sp, #0
 80072a8:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	2b0b      	cmp	r3, #11
 80072b2:	d10a      	bne.n	80072ca <USBH_HandleSof+0x28>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d005      	beq.n	80072ca <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80072c4:	699b      	ldr	r3, [r3, #24]
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	4798      	blx	r3
  }
}
 80072ca:	bf00      	nop
 80072cc:	3708      	adds	r7, #8
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}

080072d2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 80072d2:	b480      	push	{r7}
 80072d4:	b083      	sub	sp, #12
 80072d6:	af00      	add	r7, sp, #0
 80072d8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2201      	movs	r2, #1
 80072de:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 80072e2:	bf00      	nop
}
 80072e4:	370c      	adds	r7, #12
 80072e6:	46bd      	mov	sp, r7
 80072e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ec:	4770      	bx	lr

080072ee <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 80072ee:	b480      	push	{r7}
 80072f0:	b083      	sub	sp, #12
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 80072fe:	bf00      	nop
}
 8007300:	370c      	adds	r7, #12
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr

0800730a <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 800730a:	b480      	push	{r7}
 800730c:	b083      	sub	sp, #12
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 8007318:	4618      	mov	r0, r3
 800731a:	370c      	adds	r7, #12
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b082      	sub	sp, #8
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	781b      	ldrb	r3, [r3, #0]
 8007330:	b2db      	uxtb	r3, r3
 8007332:	2b00      	cmp	r3, #0
 8007334:	d10f      	bne.n	8007356 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2201      	movs	r2, #1
 800733a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007344:	2b00      	cmp	r3, #0
 8007346:	d00e      	beq.n	8007366 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800734e:	2104      	movs	r1, #4
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	4798      	blx	r3
 8007354:	e007      	b.n	8007366 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800735c:	2b01      	cmp	r3, #1
 800735e:	d102      	bne.n	8007366 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2202      	movs	r2, #2
 8007364:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8007366:	2300      	movs	r3, #0
}
 8007368:	4618      	mov	r0, r3
 800736a:	3708      	adds	r7, #8
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 ff68 	bl	800824e <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	791b      	ldrb	r3, [r3, #4]
 8007382:	4619      	mov	r1, r3
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f000 fdb8 	bl	8007efa <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	795b      	ldrb	r3, [r3, #5]
 800738e:	4619      	mov	r1, r3
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f000 fdb2 	bl	8007efa <USBH_FreePipe>

  phost->device.is_connected = 0U;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2200      	movs	r2, #0
 800739a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d005      	beq.n	80073b4 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80073ae:	2105      	movs	r1, #5
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 ff2f 	bl	8008218 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2203      	movs	r2, #3
 80073be:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3708      	adds	r7, #8
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}

080073ca <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 80073ca:	b580      	push	{r7, lr}
 80073cc:	b086      	sub	sp, #24
 80073ce:	af02      	add	r7, sp, #8
 80073d0:	6078      	str	r0, [r7, #4]
 80073d2:	460b      	mov	r3, r1
 80073d4:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 80073dc:	78fb      	ldrb	r3, [r7, #3]
 80073de:	b29b      	uxth	r3, r3
 80073e0:	9300      	str	r3, [sp, #0]
 80073e2:	4613      	mov	r3, r2
 80073e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80073e8:	2100      	movs	r1, #0
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 f864 	bl	80074b8 <USBH_GetDescriptor>
 80073f0:	4603      	mov	r3, r0
 80073f2:	73fb      	strb	r3, [r7, #15]
 80073f4:	7bfb      	ldrb	r3, [r7, #15]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10a      	bne.n	8007410 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f203 3022 	addw	r0, r3, #802	; 0x322
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007406:	78fa      	ldrb	r2, [r7, #3]
 8007408:	b292      	uxth	r2, r2
 800740a:	4619      	mov	r1, r3
 800740c:	f000 f918 	bl	8007640 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 8007410:	7bfb      	ldrb	r3, [r7, #15]
}
 8007412:	4618      	mov	r0, r3
 8007414:	3710      	adds	r7, #16
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}

0800741a <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 800741a:	b580      	push	{r7, lr}
 800741c:	b086      	sub	sp, #24
 800741e:	af02      	add	r7, sp, #8
 8007420:	6078      	str	r0, [r7, #4]
 8007422:	460b      	mov	r3, r1
 8007424:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	331c      	adds	r3, #28
 800742a:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 800742c:	887b      	ldrh	r3, [r7, #2]
 800742e:	9300      	str	r3, [sp, #0]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007436:	2100      	movs	r1, #0
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f000 f83d 	bl	80074b8 <USBH_GetDescriptor>
 800743e:	4603      	mov	r3, r0
 8007440:	72fb      	strb	r3, [r7, #11]
 8007442:	7afb      	ldrb	r3, [r7, #11]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d107      	bne.n	8007458 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800744e:	887a      	ldrh	r2, [r7, #2]
 8007450:	68f9      	ldr	r1, [r7, #12]
 8007452:	4618      	mov	r0, r3
 8007454:	f000 f964 	bl	8007720 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 8007458:	7afb      	ldrb	r3, [r7, #11]
}
 800745a:	4618      	mov	r0, r3
 800745c:	3710      	adds	r7, #16
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}

08007462 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 8007462:	b580      	push	{r7, lr}
 8007464:	b088      	sub	sp, #32
 8007466:	af02      	add	r7, sp, #8
 8007468:	60f8      	str	r0, [r7, #12]
 800746a:	607a      	str	r2, [r7, #4]
 800746c:	461a      	mov	r2, r3
 800746e:	460b      	mov	r3, r1
 8007470:	72fb      	strb	r3, [r7, #11]
 8007472:	4613      	mov	r3, r2
 8007474:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 8007476:	7afb      	ldrb	r3, [r7, #11]
 8007478:	b29b      	uxth	r3, r3
 800747a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800747e:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 8007486:	893b      	ldrh	r3, [r7, #8]
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	460b      	mov	r3, r1
 800748c:	2100      	movs	r1, #0
 800748e:	68f8      	ldr	r0, [r7, #12]
 8007490:	f000 f812 	bl	80074b8 <USBH_GetDescriptor>
 8007494:	4603      	mov	r3, r0
 8007496:	75fb      	strb	r3, [r7, #23]
 8007498:	7dfb      	ldrb	r3, [r7, #23]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d107      	bne.n	80074ae <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80074a4:	893a      	ldrh	r2, [r7, #8]
 80074a6:	6879      	ldr	r1, [r7, #4]
 80074a8:	4618      	mov	r0, r3
 80074aa:	f000 fa37 	bl	800791c <USBH_ParseStringDesc>
  }
  return status;
 80074ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3718      	adds	r7, #24
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b084      	sub	sp, #16
 80074bc:	af00      	add	r7, sp, #0
 80074be:	60f8      	str	r0, [r7, #12]
 80074c0:	607b      	str	r3, [r7, #4]
 80074c2:	460b      	mov	r3, r1
 80074c4:	72fb      	strb	r3, [r7, #11]
 80074c6:	4613      	mov	r3, r2
 80074c8:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	789b      	ldrb	r3, [r3, #2]
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d11c      	bne.n	800750c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80074d2:	7afb      	ldrb	r3, [r7, #11]
 80074d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80074d8:	b2da      	uxtb	r2, r3
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2206      	movs	r2, #6
 80074e2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	893a      	ldrh	r2, [r7, #8]
 80074e8:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80074ea:	893b      	ldrh	r3, [r7, #8]
 80074ec:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80074f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074f4:	d104      	bne.n	8007500 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f240 4209 	movw	r2, #1033	; 0x409
 80074fc:	829a      	strh	r2, [r3, #20]
 80074fe:	e002      	b.n	8007506 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2200      	movs	r2, #0
 8007504:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	8b3a      	ldrh	r2, [r7, #24]
 800750a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 800750c:	8b3b      	ldrh	r3, [r7, #24]
 800750e:	461a      	mov	r2, r3
 8007510:	6879      	ldr	r1, [r7, #4]
 8007512:	68f8      	ldr	r0, [r7, #12]
 8007514:	f000 fa50 	bl	80079b8 <USBH_CtlReq>
 8007518:	4603      	mov	r3, r0
}
 800751a:	4618      	mov	r0, r3
 800751c:	3710      	adds	r7, #16
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}

08007522 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007522:	b580      	push	{r7, lr}
 8007524:	b082      	sub	sp, #8
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
 800752a:	460b      	mov	r3, r1
 800752c:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	789b      	ldrb	r3, [r3, #2]
 8007532:	2b01      	cmp	r3, #1
 8007534:	d10f      	bne.n	8007556 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2205      	movs	r2, #5
 8007540:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007542:	78fb      	ldrb	r3, [r7, #3]
 8007544:	b29a      	uxth	r2, r3
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2200      	movs	r2, #0
 800754e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2200      	movs	r2, #0
 8007554:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8007556:	2200      	movs	r2, #0
 8007558:	2100      	movs	r1, #0
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f000 fa2c 	bl	80079b8 <USBH_CtlReq>
 8007560:	4603      	mov	r3, r0
}
 8007562:	4618      	mov	r0, r3
 8007564:	3708      	adds	r7, #8
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}

0800756a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800756a:	b580      	push	{r7, lr}
 800756c:	b082      	sub	sp, #8
 800756e:	af00      	add	r7, sp, #0
 8007570:	6078      	str	r0, [r7, #4]
 8007572:	460b      	mov	r3, r1
 8007574:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	789b      	ldrb	r3, [r3, #2]
 800757a:	2b01      	cmp	r3, #1
 800757c:	d10e      	bne.n	800759c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2200      	movs	r2, #0
 8007582:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2209      	movs	r2, #9
 8007588:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	887a      	ldrh	r2, [r7, #2]
 800758e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 800759c:	2200      	movs	r2, #0
 800759e:	2100      	movs	r1, #0
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f000 fa09 	bl	80079b8 <USBH_CtlReq>
 80075a6:	4603      	mov	r3, r0
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3708      	adds	r7, #8
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b082      	sub	sp, #8
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	460b      	mov	r3, r1
 80075ba:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	789b      	ldrb	r3, [r3, #2]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d10f      	bne.n	80075e4 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2203      	movs	r2, #3
 80075ce:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80075d0:	78fb      	ldrb	r3, [r7, #3]
 80075d2:	b29a      	uxth	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2200      	movs	r2, #0
 80075dc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80075e4:	2200      	movs	r2, #0
 80075e6:	2100      	movs	r1, #0
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f000 f9e5 	bl	80079b8 <USBH_CtlReq>
 80075ee:	4603      	mov	r3, r0
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	3708      	adds	r7, #8
 80075f4:	46bd      	mov	sp, r7
 80075f6:	bd80      	pop	{r7, pc}

080075f8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b082      	sub	sp, #8
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
 8007600:	460b      	mov	r3, r1
 8007602:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	789b      	ldrb	r3, [r3, #2]
 8007608:	2b01      	cmp	r3, #1
 800760a:	d10f      	bne.n	800762c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2202      	movs	r2, #2
 8007610:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2201      	movs	r2, #1
 8007616:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800761e:	78fb      	ldrb	r3, [r7, #3]
 8007620:	b29a      	uxth	r2, r3
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800762c:	2200      	movs	r2, #0
 800762e:	2100      	movs	r1, #0
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f000 f9c1 	bl	80079b8 <USBH_CtlReq>
 8007636:	4603      	mov	r3, r0
}
 8007638:	4618      	mov	r0, r3
 800763a:	3708      	adds	r7, #8
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}

08007640 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 8007640:	b480      	push	{r7}
 8007642:	b085      	sub	sp, #20
 8007644:	af00      	add	r7, sp, #0
 8007646:	60f8      	str	r0, [r7, #12]
 8007648:	60b9      	str	r1, [r7, #8]
 800764a:	4613      	mov	r3, r2
 800764c:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	781a      	ldrb	r2, [r3, #0]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	785a      	ldrb	r2, [r3, #1]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	3302      	adds	r3, #2
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	b29a      	uxth	r2, r3
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	3303      	adds	r3, #3
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	b29b      	uxth	r3, r3
 800766e:	021b      	lsls	r3, r3, #8
 8007670:	b29b      	uxth	r3, r3
 8007672:	4313      	orrs	r3, r2
 8007674:	b29a      	uxth	r2, r3
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	791a      	ldrb	r2, [r3, #4]
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	795a      	ldrb	r2, [r3, #5]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	799a      	ldrb	r2, [r3, #6]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	79da      	ldrb	r2, [r3, #7]
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800769a:	88fb      	ldrh	r3, [r7, #6]
 800769c:	2b08      	cmp	r3, #8
 800769e:	d939      	bls.n	8007714 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	3308      	adds	r3, #8
 80076a4:	781b      	ldrb	r3, [r3, #0]
 80076a6:	b29a      	uxth	r2, r3
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	3309      	adds	r3, #9
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	021b      	lsls	r3, r3, #8
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	4313      	orrs	r3, r2
 80076b6:	b29a      	uxth	r2, r3
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	330a      	adds	r3, #10
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	b29a      	uxth	r2, r3
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	330b      	adds	r3, #11
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	021b      	lsls	r3, r3, #8
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	4313      	orrs	r3, r2
 80076d2:	b29a      	uxth	r2, r3
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	330c      	adds	r3, #12
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	b29a      	uxth	r2, r3
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	330d      	adds	r3, #13
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	021b      	lsls	r3, r3, #8
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	4313      	orrs	r3, r2
 80076ee:	b29a      	uxth	r2, r3
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	7b9a      	ldrb	r2, [r3, #14]
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	7bda      	ldrb	r2, [r3, #15]
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	7c1a      	ldrb	r2, [r3, #16]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	7c5a      	ldrb	r2, [r3, #17]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	745a      	strb	r2, [r3, #17]
  }
}
 8007714:	bf00      	nop
 8007716:	3714      	adds	r7, #20
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b08a      	sub	sp, #40	; 0x28
 8007724:	af00      	add	r7, sp, #0
 8007726:	60f8      	str	r0, [r7, #12]
 8007728:	60b9      	str	r1, [r7, #8]
 800772a:	4613      	mov	r3, r2
 800772c:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007732:	2300      	movs	r3, #0
 8007734:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8007738:	2300      	movs	r3, #0
 800773a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	781a      	ldrb	r2, [r3, #0]
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	785a      	ldrb	r2, [r3, #1]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	3302      	adds	r3, #2
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	b29a      	uxth	r2, r3
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	3303      	adds	r3, #3
 800775e:	781b      	ldrb	r3, [r3, #0]
 8007760:	b29b      	uxth	r3, r3
 8007762:	021b      	lsls	r3, r3, #8
 8007764:	b29b      	uxth	r3, r3
 8007766:	4313      	orrs	r3, r2
 8007768:	b29a      	uxth	r2, r3
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	791a      	ldrb	r2, [r3, #4]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	795a      	ldrb	r2, [r3, #5]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	799a      	ldrb	r2, [r3, #6]
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	79da      	ldrb	r2, [r3, #7]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	7a1a      	ldrb	r2, [r3, #8]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007796:	88fb      	ldrh	r3, [r7, #6]
 8007798:	2b09      	cmp	r3, #9
 800779a:	d95f      	bls.n	800785c <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800779c:	2309      	movs	r3, #9
 800779e:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 80077a0:	2300      	movs	r3, #0
 80077a2:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80077a4:	e051      	b.n	800784a <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80077a6:	f107 0316 	add.w	r3, r7, #22
 80077aa:	4619      	mov	r1, r3
 80077ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80077ae:	f000 f8e8 	bl	8007982 <USBH_GetNextDesc>
 80077b2:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 80077b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b6:	785b      	ldrb	r3, [r3, #1]
 80077b8:	2b04      	cmp	r3, #4
 80077ba:	d146      	bne.n	800784a <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 80077bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80077c0:	221a      	movs	r2, #26
 80077c2:	fb02 f303 	mul.w	r3, r2, r3
 80077c6:	3308      	adds	r3, #8
 80077c8:	68fa      	ldr	r2, [r7, #12]
 80077ca:	4413      	add	r3, r2
 80077cc:	3302      	adds	r3, #2
 80077ce:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 80077d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80077d2:	69f8      	ldr	r0, [r7, #28]
 80077d4:	f000 f846 	bl	8007864 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80077d8:	2300      	movs	r3, #0
 80077da:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 80077de:	2300      	movs	r3, #0
 80077e0:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80077e2:	e022      	b.n	800782a <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 80077e4:	f107 0316 	add.w	r3, r7, #22
 80077e8:	4619      	mov	r1, r3
 80077ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80077ec:	f000 f8c9 	bl	8007982 <USBH_GetNextDesc>
 80077f0:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80077f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f4:	785b      	ldrb	r3, [r3, #1]
 80077f6:	2b05      	cmp	r3, #5
 80077f8:	d117      	bne.n	800782a <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80077fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80077fe:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8007802:	3201      	adds	r2, #1
 8007804:	00d2      	lsls	r2, r2, #3
 8007806:	211a      	movs	r1, #26
 8007808:	fb01 f303 	mul.w	r3, r1, r3
 800780c:	4413      	add	r3, r2
 800780e:	3308      	adds	r3, #8
 8007810:	68fa      	ldr	r2, [r7, #12]
 8007812:	4413      	add	r3, r2
 8007814:	3304      	adds	r3, #4
 8007816:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 8007818:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800781a:	69b8      	ldr	r0, [r7, #24]
 800781c:	f000 f851 	bl	80078c2 <USBH_ParseEPDesc>
            ep_ix++;
 8007820:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007824:	3301      	adds	r3, #1
 8007826:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	791b      	ldrb	r3, [r3, #4]
 800782e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8007832:	429a      	cmp	r2, r3
 8007834:	d204      	bcs.n	8007840 <USBH_ParseCfgDesc+0x120>
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	885a      	ldrh	r2, [r3, #2]
 800783a:	8afb      	ldrh	r3, [r7, #22]
 800783c:	429a      	cmp	r2, r3
 800783e:	d8d1      	bhi.n	80077e4 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8007840:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007844:	3301      	adds	r3, #1
 8007846:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800784a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800784e:	2b01      	cmp	r3, #1
 8007850:	d804      	bhi.n	800785c <USBH_ParseCfgDesc+0x13c>
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	885a      	ldrh	r2, [r3, #2]
 8007856:	8afb      	ldrh	r3, [r7, #22]
 8007858:	429a      	cmp	r2, r3
 800785a:	d8a4      	bhi.n	80077a6 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800785c:	bf00      	nop
 800785e:	3728      	adds	r7, #40	; 0x28
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}

08007864 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 8007864:	b480      	push	{r7}
 8007866:	b083      	sub	sp, #12
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	781a      	ldrb	r2, [r3, #0]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	785a      	ldrb	r2, [r3, #1]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	789a      	ldrb	r2, [r3, #2]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	78da      	ldrb	r2, [r3, #3]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	791a      	ldrb	r2, [r3, #4]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	795a      	ldrb	r2, [r3, #5]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	799a      	ldrb	r2, [r3, #6]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	79da      	ldrb	r2, [r3, #7]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	7a1a      	ldrb	r2, [r3, #8]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	721a      	strb	r2, [r3, #8]
}
 80078b6:	bf00      	nop
 80078b8:	370c      	adds	r7, #12
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr

080078c2 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 80078c2:	b480      	push	{r7}
 80078c4:	b083      	sub	sp, #12
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
 80078ca:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	781a      	ldrb	r2, [r3, #0]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	785a      	ldrb	r2, [r3, #1]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	789a      	ldrb	r2, [r3, #2]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	78da      	ldrb	r2, [r3, #3]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	3304      	adds	r3, #4
 80078f0:	781b      	ldrb	r3, [r3, #0]
 80078f2:	b29a      	uxth	r2, r3
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	3305      	adds	r3, #5
 80078f8:	781b      	ldrb	r3, [r3, #0]
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	021b      	lsls	r3, r3, #8
 80078fe:	b29b      	uxth	r3, r3
 8007900:	4313      	orrs	r3, r2
 8007902:	b29a      	uxth	r2, r3
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	799a      	ldrb	r2, [r3, #6]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	719a      	strb	r2, [r3, #6]
}
 8007910:	bf00      	nop
 8007912:	370c      	adds	r7, #12
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 800791c:	b480      	push	{r7}
 800791e:	b087      	sub	sp, #28
 8007920:	af00      	add	r7, sp, #0
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	4613      	mov	r3, r2
 8007928:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	3301      	adds	r3, #1
 800792e:	781b      	ldrb	r3, [r3, #0]
 8007930:	2b03      	cmp	r3, #3
 8007932:	d120      	bne.n	8007976 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	781b      	ldrb	r3, [r3, #0]
 8007938:	1e9a      	subs	r2, r3, #2
 800793a:	88fb      	ldrh	r3, [r7, #6]
 800793c:	4293      	cmp	r3, r2
 800793e:	bf28      	it	cs
 8007940:	4613      	movcs	r3, r2
 8007942:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	3302      	adds	r3, #2
 8007948:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800794a:	2300      	movs	r3, #0
 800794c:	82fb      	strh	r3, [r7, #22]
 800794e:	e00b      	b.n	8007968 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007950:	8afb      	ldrh	r3, [r7, #22]
 8007952:	68fa      	ldr	r2, [r7, #12]
 8007954:	4413      	add	r3, r2
 8007956:	781a      	ldrb	r2, [r3, #0]
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	701a      	strb	r2, [r3, #0]
      pdest++;
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	3301      	adds	r3, #1
 8007960:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007962:	8afb      	ldrh	r3, [r7, #22]
 8007964:	3302      	adds	r3, #2
 8007966:	82fb      	strh	r3, [r7, #22]
 8007968:	8afa      	ldrh	r2, [r7, #22]
 800796a:	8abb      	ldrh	r3, [r7, #20]
 800796c:	429a      	cmp	r2, r3
 800796e:	d3ef      	bcc.n	8007950 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	2200      	movs	r2, #0
 8007974:	701a      	strb	r2, [r3, #0]
  }
}
 8007976:	bf00      	nop
 8007978:	371c      	adds	r7, #28
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr

08007982 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 8007982:	b480      	push	{r7}
 8007984:	b085      	sub	sp, #20
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
 800798a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	881a      	ldrh	r2, [r3, #0]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	781b      	ldrb	r3, [r3, #0]
 8007994:	b29b      	uxth	r3, r3
 8007996:	4413      	add	r3, r2
 8007998:	b29a      	uxth	r2, r3
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	781b      	ldrb	r3, [r3, #0]
 80079a2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4413      	add	r3, r2
 80079a8:	60fb      	str	r3, [r7, #12]

  return(pnext);
 80079aa:	68fb      	ldr	r3, [r7, #12]
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3714      	adds	r7, #20
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr

080079b8 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b086      	sub	sp, #24
 80079bc:	af00      	add	r7, sp, #0
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	60b9      	str	r1, [r7, #8]
 80079c2:	4613      	mov	r3, r2
 80079c4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80079c6:	2301      	movs	r3, #1
 80079c8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	789b      	ldrb	r3, [r3, #2]
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d002      	beq.n	80079d8 <USBH_CtlReq+0x20>
 80079d2:	2b02      	cmp	r3, #2
 80079d4:	d00f      	beq.n	80079f6 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 80079d6:	e034      	b.n	8007a42 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	68ba      	ldr	r2, [r7, #8]
 80079dc:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	88fa      	ldrh	r2, [r7, #6]
 80079e2:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2201      	movs	r2, #1
 80079e8:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2202      	movs	r2, #2
 80079ee:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 80079f0:	2301      	movs	r3, #1
 80079f2:	75fb      	strb	r3, [r7, #23]
    break;
 80079f4:	e025      	b.n	8007a42 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 80079f6:	68f8      	ldr	r0, [r7, #12]
 80079f8:	f000 f828 	bl	8007a4c <USBH_HandleControl>
 80079fc:	4603      	mov	r3, r0
 80079fe:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 8007a00:	7dfb      	ldrb	r3, [r7, #23]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d108      	bne.n	8007a18 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2201      	movs	r2, #1
 8007a0a:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8007a12:	2300      	movs	r3, #0
 8007a14:	75fb      	strb	r3, [r7, #23]
    break;
 8007a16:	e013      	b.n	8007a40 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 8007a18:	7dfb      	ldrb	r3, [r7, #23]
 8007a1a:	2b03      	cmp	r3, #3
 8007a1c:	d108      	bne.n	8007a30 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2201      	movs	r2, #1
 8007a22:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2200      	movs	r2, #0
 8007a28:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8007a2a:	2303      	movs	r3, #3
 8007a2c:	75fb      	strb	r3, [r7, #23]
    break;
 8007a2e:	e007      	b.n	8007a40 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 8007a30:	7dfb      	ldrb	r3, [r7, #23]
 8007a32:	2b02      	cmp	r3, #2
 8007a34:	d104      	bne.n	8007a40 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 8007a3c:	2302      	movs	r3, #2
 8007a3e:	75fb      	strb	r3, [r7, #23]
    break;
 8007a40:	bf00      	nop
  }
  return status;
 8007a42:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3718      	adds	r7, #24
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b086      	sub	sp, #24
 8007a50:	af02      	add	r7, sp, #8
 8007a52:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007a54:	2301      	movs	r3, #1
 8007a56:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	7e1b      	ldrb	r3, [r3, #24]
 8007a60:	3b01      	subs	r3, #1
 8007a62:	2b0a      	cmp	r3, #10
 8007a64:	f200 814c 	bhi.w	8007d00 <USBH_HandleControl+0x2b4>
 8007a68:	a201      	add	r2, pc, #4	; (adr r2, 8007a70 <USBH_HandleControl+0x24>)
 8007a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a6e:	bf00      	nop
 8007a70:	08007a9d 	.word	0x08007a9d
 8007a74:	08007ab7 	.word	0x08007ab7
 8007a78:	08007b21 	.word	0x08007b21
 8007a7c:	08007b47 	.word	0x08007b47
 8007a80:	08007b7f 	.word	0x08007b7f
 8007a84:	08007bab 	.word	0x08007bab
 8007a88:	08007bfd 	.word	0x08007bfd
 8007a8c:	08007c1f 	.word	0x08007c1f
 8007a90:	08007c5b 	.word	0x08007c5b
 8007a94:	08007c83 	.word	0x08007c83
 8007a98:	08007cc1 	.word	0x08007cc1
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f103 0110 	add.w	r1, r3, #16
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	795b      	ldrb	r3, [r3, #5]
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f000 f939 	bl	8007d20 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2202      	movs	r2, #2
 8007ab2:	761a      	strb	r2, [r3, #24]
    break;
 8007ab4:	e12f      	b.n	8007d16 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	795b      	ldrb	r3, [r3, #5]
 8007aba:	4619      	mov	r1, r3
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 fcb3 	bl	8008428 <USBH_LL_GetURBState>
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 8007ac6:	7bbb      	ldrb	r3, [r7, #14]
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d11e      	bne.n	8007b0a <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	7c1b      	ldrb	r3, [r3, #16]
 8007ad0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007ad4:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	8adb      	ldrh	r3, [r3, #22]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d00a      	beq.n	8007af4 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 8007ade:	7b7b      	ldrb	r3, [r7, #13]
 8007ae0:	2b80      	cmp	r3, #128	; 0x80
 8007ae2:	d103      	bne.n	8007aec <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2203      	movs	r2, #3
 8007ae8:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007aea:	e10b      	b.n	8007d04 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2205      	movs	r2, #5
 8007af0:	761a      	strb	r2, [r3, #24]
    break;
 8007af2:	e107      	b.n	8007d04 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 8007af4:	7b7b      	ldrb	r3, [r7, #13]
 8007af6:	2b80      	cmp	r3, #128	; 0x80
 8007af8:	d103      	bne.n	8007b02 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2209      	movs	r2, #9
 8007afe:	761a      	strb	r2, [r3, #24]
    break;
 8007b00:	e100      	b.n	8007d04 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2207      	movs	r2, #7
 8007b06:	761a      	strb	r2, [r3, #24]
    break;
 8007b08:	e0fc      	b.n	8007d04 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007b0a:	7bbb      	ldrb	r3, [r7, #14]
 8007b0c:	2b04      	cmp	r3, #4
 8007b0e:	d003      	beq.n	8007b18 <USBH_HandleControl+0xcc>
 8007b10:	7bbb      	ldrb	r3, [r7, #14]
 8007b12:	2b02      	cmp	r3, #2
 8007b14:	f040 80f6 	bne.w	8007d04 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	220b      	movs	r2, #11
 8007b1c:	761a      	strb	r2, [r3, #24]
    break;
 8007b1e:	e0f1      	b.n	8007d04 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007b26:	b29a      	uxth	r2, r3
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6899      	ldr	r1, [r3, #8]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	899a      	ldrh	r2, [r3, #12]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	791b      	ldrb	r3, [r3, #4]
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f000 f930 	bl	8007d9e <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2204      	movs	r2, #4
 8007b42:	761a      	strb	r2, [r3, #24]
    break;
 8007b44:	e0e7      	b.n	8007d16 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	791b      	ldrb	r3, [r3, #4]
 8007b4a:	4619      	mov	r1, r3
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f000 fc6b 	bl	8008428 <USBH_LL_GetURBState>
 8007b52:	4603      	mov	r3, r0
 8007b54:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 8007b56:	7bbb      	ldrb	r3, [r7, #14]
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	d102      	bne.n	8007b62 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2209      	movs	r2, #9
 8007b60:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 8007b62:	7bbb      	ldrb	r3, [r7, #14]
 8007b64:	2b05      	cmp	r3, #5
 8007b66:	d102      	bne.n	8007b6e <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 8007b68:	2303      	movs	r3, #3
 8007b6a:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007b6c:	e0cc      	b.n	8007d08 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 8007b6e:	7bbb      	ldrb	r3, [r7, #14]
 8007b70:	2b04      	cmp	r3, #4
 8007b72:	f040 80c9 	bne.w	8007d08 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	220b      	movs	r2, #11
 8007b7a:	761a      	strb	r2, [r3, #24]
    break;
 8007b7c:	e0c4      	b.n	8007d08 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6899      	ldr	r1, [r3, #8]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	899a      	ldrh	r2, [r3, #12]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	7958      	ldrb	r0, [r3, #5]
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	9300      	str	r3, [sp, #0]
 8007b8e:	4603      	mov	r3, r0
 8007b90:	6878      	ldr	r0, [r7, #4]
 8007b92:	f000 f8df 	bl	8007d54 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007b9c:	b29a      	uxth	r2, r3
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2206      	movs	r2, #6
 8007ba6:	761a      	strb	r2, [r3, #24]
    break;
 8007ba8:	e0b5      	b.n	8007d16 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	795b      	ldrb	r3, [r3, #5]
 8007bae:	4619      	mov	r1, r3
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f000 fc39 	bl	8008428 <USBH_LL_GetURBState>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 8007bba:	7bbb      	ldrb	r3, [r7, #14]
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d103      	bne.n	8007bc8 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2207      	movs	r2, #7
 8007bc4:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007bc6:	e0a1      	b.n	8007d0c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 8007bc8:	7bbb      	ldrb	r3, [r7, #14]
 8007bca:	2b05      	cmp	r3, #5
 8007bcc:	d105      	bne.n	8007bda <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	220c      	movs	r2, #12
 8007bd2:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8007bd4:	2303      	movs	r3, #3
 8007bd6:	73fb      	strb	r3, [r7, #15]
    break;
 8007bd8:	e098      	b.n	8007d0c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8007bda:	7bbb      	ldrb	r3, [r7, #14]
 8007bdc:	2b02      	cmp	r3, #2
 8007bde:	d103      	bne.n	8007be8 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2205      	movs	r2, #5
 8007be4:	761a      	strb	r2, [r3, #24]
    break;
 8007be6:	e091      	b.n	8007d0c <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 8007be8:	7bbb      	ldrb	r3, [r7, #14]
 8007bea:	2b04      	cmp	r3, #4
 8007bec:	f040 808e 	bne.w	8007d0c <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	220b      	movs	r2, #11
 8007bf4:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 8007bf6:	2302      	movs	r3, #2
 8007bf8:	73fb      	strb	r3, [r7, #15]
    break;
 8007bfa:	e087      	b.n	8007d0c <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	791b      	ldrb	r3, [r3, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	2100      	movs	r1, #0
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 f8ca 	bl	8007d9e <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007c10:	b29a      	uxth	r2, r3
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2208      	movs	r2, #8
 8007c1a:	761a      	strb	r2, [r3, #24]

    break;
 8007c1c:	e07b      	b.n	8007d16 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	791b      	ldrb	r3, [r3, #4]
 8007c22:	4619      	mov	r1, r3
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f000 fbff 	bl	8008428 <USBH_LL_GetURBState>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 8007c2e:	7bbb      	ldrb	r3, [r7, #14]
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	d105      	bne.n	8007c40 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	220d      	movs	r2, #13
 8007c38:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007c3e:	e067      	b.n	8007d10 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 8007c40:	7bbb      	ldrb	r3, [r7, #14]
 8007c42:	2b04      	cmp	r3, #4
 8007c44:	d103      	bne.n	8007c4e <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	220b      	movs	r2, #11
 8007c4a:	761a      	strb	r2, [r3, #24]
    break;
 8007c4c:	e060      	b.n	8007d10 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 8007c4e:	7bbb      	ldrb	r3, [r7, #14]
 8007c50:	2b05      	cmp	r3, #5
 8007c52:	d15d      	bne.n	8007d10 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 8007c54:	2303      	movs	r3, #3
 8007c56:	73fb      	strb	r3, [r7, #15]
    break;
 8007c58:	e05a      	b.n	8007d10 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	795a      	ldrb	r2, [r3, #5]
 8007c5e:	2301      	movs	r3, #1
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	4613      	mov	r3, r2
 8007c64:	2200      	movs	r2, #0
 8007c66:	2100      	movs	r1, #0
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f000 f873 	bl	8007d54 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007c74:	b29a      	uxth	r2, r3
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	220a      	movs	r2, #10
 8007c7e:	761a      	strb	r2, [r3, #24]
    break;
 8007c80:	e049      	b.n	8007d16 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	795b      	ldrb	r3, [r3, #5]
 8007c86:	4619      	mov	r1, r3
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f000 fbcd 	bl	8008428 <USBH_LL_GetURBState>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 8007c92:	7bbb      	ldrb	r3, [r7, #14]
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d105      	bne.n	8007ca4 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	220d      	movs	r2, #13
 8007ca0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 8007ca2:	e037      	b.n	8007d14 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8007ca4:	7bbb      	ldrb	r3, [r7, #14]
 8007ca6:	2b02      	cmp	r3, #2
 8007ca8:	d103      	bne.n	8007cb2 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2209      	movs	r2, #9
 8007cae:	761a      	strb	r2, [r3, #24]
    break;
 8007cb0:	e030      	b.n	8007d14 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 8007cb2:	7bbb      	ldrb	r3, [r7, #14]
 8007cb4:	2b04      	cmp	r3, #4
 8007cb6:	d12d      	bne.n	8007d14 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	220b      	movs	r2, #11
 8007cbc:	761a      	strb	r2, [r3, #24]
    break;
 8007cbe:	e029      	b.n	8007d14 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	7e5b      	ldrb	r3, [r3, #25]
 8007cc4:	3301      	adds	r3, #1
 8007cc6:	b2da      	uxtb	r2, r3
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	765a      	strb	r2, [r3, #25]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	7e5b      	ldrb	r3, [r3, #25]
 8007cd0:	2b02      	cmp	r3, #2
 8007cd2:	d809      	bhi.n	8007ce8 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f000 faba 	bl	800824e <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2201      	movs	r2, #1
 8007cde:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 8007ce6:	e016      	b.n	8007d16 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007cee:	2106      	movs	r1, #6
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 8007cfa:	2302      	movs	r3, #2
 8007cfc:	73fb      	strb	r3, [r7, #15]
    break;
 8007cfe:	e00a      	b.n	8007d16 <USBH_HandleControl+0x2ca>

  default:
    break;
 8007d00:	bf00      	nop
 8007d02:	e008      	b.n	8007d16 <USBH_HandleControl+0x2ca>
    break;
 8007d04:	bf00      	nop
 8007d06:	e006      	b.n	8007d16 <USBH_HandleControl+0x2ca>
    break;
 8007d08:	bf00      	nop
 8007d0a:	e004      	b.n	8007d16 <USBH_HandleControl+0x2ca>
    break;
 8007d0c:	bf00      	nop
 8007d0e:	e002      	b.n	8007d16 <USBH_HandleControl+0x2ca>
    break;
 8007d10:	bf00      	nop
 8007d12:	e000      	b.n	8007d16 <USBH_HandleControl+0x2ca>
    break;
 8007d14:	bf00      	nop
  }
  return status;
 8007d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3710      	adds	r7, #16
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b088      	sub	sp, #32
 8007d24:	af04      	add	r7, sp, #16
 8007d26:	60f8      	str	r0, [r7, #12]
 8007d28:	60b9      	str	r1, [r7, #8]
 8007d2a:	4613      	mov	r3, r2
 8007d2c:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007d2e:	79f9      	ldrb	r1, [r7, #7]
 8007d30:	2300      	movs	r3, #0
 8007d32:	9303      	str	r3, [sp, #12]
 8007d34:	2308      	movs	r3, #8
 8007d36:	9302      	str	r3, [sp, #8]
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	9301      	str	r3, [sp, #4]
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	9300      	str	r3, [sp, #0]
 8007d40:	2300      	movs	r3, #0
 8007d42:	2200      	movs	r2, #0
 8007d44:	68f8      	ldr	r0, [r7, #12]
 8007d46:	f000 fb3e 	bl	80083c6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8007d4a:	2300      	movs	r3, #0
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3710      	adds	r7, #16
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b088      	sub	sp, #32
 8007d58:	af04      	add	r7, sp, #16
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	60b9      	str	r1, [r7, #8]
 8007d5e:	4611      	mov	r1, r2
 8007d60:	461a      	mov	r2, r3
 8007d62:	460b      	mov	r3, r1
 8007d64:	80fb      	strh	r3, [r7, #6]
 8007d66:	4613      	mov	r3, r2
 8007d68:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d001      	beq.n	8007d78 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007d74:	2300      	movs	r3, #0
 8007d76:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007d78:	7979      	ldrb	r1, [r7, #5]
 8007d7a:	7e3b      	ldrb	r3, [r7, #24]
 8007d7c:	9303      	str	r3, [sp, #12]
 8007d7e:	88fb      	ldrh	r3, [r7, #6]
 8007d80:	9302      	str	r3, [sp, #8]
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	9301      	str	r3, [sp, #4]
 8007d86:	2301      	movs	r3, #1
 8007d88:	9300      	str	r3, [sp, #0]
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	68f8      	ldr	r0, [r7, #12]
 8007d90:	f000 fb19 	bl	80083c6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007d94:	2300      	movs	r3, #0
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3710      	adds	r7, #16
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}

08007d9e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8007d9e:	b580      	push	{r7, lr}
 8007da0:	b088      	sub	sp, #32
 8007da2:	af04      	add	r7, sp, #16
 8007da4:	60f8      	str	r0, [r7, #12]
 8007da6:	60b9      	str	r1, [r7, #8]
 8007da8:	4611      	mov	r1, r2
 8007daa:	461a      	mov	r2, r3
 8007dac:	460b      	mov	r3, r1
 8007dae:	80fb      	strh	r3, [r7, #6]
 8007db0:	4613      	mov	r3, r2
 8007db2:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007db4:	7979      	ldrb	r1, [r7, #5]
 8007db6:	2300      	movs	r3, #0
 8007db8:	9303      	str	r3, [sp, #12]
 8007dba:	88fb      	ldrh	r3, [r7, #6]
 8007dbc:	9302      	str	r3, [sp, #8]
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	9301      	str	r3, [sp, #4]
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	9300      	str	r3, [sp, #0]
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	2201      	movs	r2, #1
 8007dca:	68f8      	ldr	r0, [r7, #12]
 8007dcc:	f000 fafb 	bl	80083c6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007dd0:	2300      	movs	r3, #0

}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b088      	sub	sp, #32
 8007dde:	af04      	add	r7, sp, #16
 8007de0:	60f8      	str	r0, [r7, #12]
 8007de2:	60b9      	str	r1, [r7, #8]
 8007de4:	4611      	mov	r1, r2
 8007de6:	461a      	mov	r2, r3
 8007de8:	460b      	mov	r3, r1
 8007dea:	80fb      	strh	r3, [r7, #6]
 8007dec:	4613      	mov	r3, r2
 8007dee:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d001      	beq.n	8007dfe <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007dfe:	7979      	ldrb	r1, [r7, #5]
 8007e00:	7e3b      	ldrb	r3, [r7, #24]
 8007e02:	9303      	str	r3, [sp, #12]
 8007e04:	88fb      	ldrh	r3, [r7, #6]
 8007e06:	9302      	str	r3, [sp, #8]
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	9301      	str	r3, [sp, #4]
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	9300      	str	r3, [sp, #0]
 8007e10:	2302      	movs	r3, #2
 8007e12:	2200      	movs	r2, #0
 8007e14:	68f8      	ldr	r0, [r7, #12]
 8007e16:	f000 fad6 	bl	80083c6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007e1a:	2300      	movs	r3, #0
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3710      	adds	r7, #16
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b088      	sub	sp, #32
 8007e28:	af04      	add	r7, sp, #16
 8007e2a:	60f8      	str	r0, [r7, #12]
 8007e2c:	60b9      	str	r1, [r7, #8]
 8007e2e:	4611      	mov	r1, r2
 8007e30:	461a      	mov	r2, r3
 8007e32:	460b      	mov	r3, r1
 8007e34:	80fb      	strh	r3, [r7, #6]
 8007e36:	4613      	mov	r3, r2
 8007e38:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007e3a:	7979      	ldrb	r1, [r7, #5]
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	9303      	str	r3, [sp, #12]
 8007e40:	88fb      	ldrh	r3, [r7, #6]
 8007e42:	9302      	str	r3, [sp, #8]
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	9301      	str	r3, [sp, #4]
 8007e48:	2301      	movs	r3, #1
 8007e4a:	9300      	str	r3, [sp, #0]
 8007e4c:	2302      	movs	r3, #2
 8007e4e:	2201      	movs	r2, #1
 8007e50:	68f8      	ldr	r0, [r7, #12]
 8007e52:	f000 fab8 	bl	80083c6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007e56:	2300      	movs	r3, #0
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3710      	adds	r7, #16
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b086      	sub	sp, #24
 8007e64:	af04      	add	r7, sp, #16
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	4608      	mov	r0, r1
 8007e6a:	4611      	mov	r1, r2
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	4603      	mov	r3, r0
 8007e70:	70fb      	strb	r3, [r7, #3]
 8007e72:	460b      	mov	r3, r1
 8007e74:	70bb      	strb	r3, [r7, #2]
 8007e76:	4613      	mov	r3, r2
 8007e78:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 8007e7a:	7878      	ldrb	r0, [r7, #1]
 8007e7c:	78ba      	ldrb	r2, [r7, #2]
 8007e7e:	78f9      	ldrb	r1, [r7, #3]
 8007e80:	8b3b      	ldrh	r3, [r7, #24]
 8007e82:	9302      	str	r3, [sp, #8]
 8007e84:	7d3b      	ldrb	r3, [r7, #20]
 8007e86:	9301      	str	r3, [sp, #4]
 8007e88:	7c3b      	ldrb	r3, [r7, #16]
 8007e8a:	9300      	str	r3, [sp, #0]
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f000 fa4b 	bl	800832a <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 8007e94:	2300      	movs	r3, #0

}
 8007e96:	4618      	mov	r0, r3
 8007e98:	3708      	adds	r7, #8
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}

08007e9e <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 8007e9e:	b580      	push	{r7, lr}
 8007ea0:	b082      	sub	sp, #8
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	6078      	str	r0, [r7, #4]
 8007ea6:	460b      	mov	r3, r1
 8007ea8:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 8007eaa:	78fb      	ldrb	r3, [r7, #3]
 8007eac:	4619      	mov	r1, r3
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 fa6a 	bl	8008388 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007eb4:	2300      	movs	r3, #0

}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3708      	adds	r7, #8
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}

08007ebe <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b084      	sub	sp, #16
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	6078      	str	r0, [r7, #4]
 8007ec6:	460b      	mov	r3, r1
 8007ec8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 f831 	bl	8007f32 <USBH_GetFreePipe>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007ed4:	89fb      	ldrh	r3, [r7, #14]
 8007ed6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d007      	beq.n	8007eee <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 8007ede:	78fb      	ldrb	r3, [r7, #3]
 8007ee0:	89fa      	ldrh	r2, [r7, #14]
 8007ee2:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	32e0      	adds	r2, #224	; 0xe0
 8007eea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 8007eee:	89fb      	ldrh	r3, [r7, #14]
 8007ef0:	b2db      	uxtb	r3, r3
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3710      	adds	r7, #16
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007efa:	b480      	push	{r7}
 8007efc:	b083      	sub	sp, #12
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
 8007f02:	460b      	mov	r3, r1
 8007f04:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 8007f06:	78fb      	ldrb	r3, [r7, #3]
 8007f08:	2b0a      	cmp	r3, #10
 8007f0a:	d80b      	bhi.n	8007f24 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 8007f0c:	78fa      	ldrb	r2, [r7, #3]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	32e0      	adds	r2, #224	; 0xe0
 8007f12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f16:	78fa      	ldrb	r2, [r7, #3]
 8007f18:	f3c3 010e 	ubfx	r1, r3, #0, #15
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	32e0      	adds	r2, #224	; 0xe0
 8007f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 8007f24:	2300      	movs	r3, #0
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	370c      	adds	r7, #12
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr

08007f32 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 8007f32:	b480      	push	{r7}
 8007f34:	b085      	sub	sp, #20
 8007f36:	af00      	add	r7, sp, #0
 8007f38:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8007f3e:	2300      	movs	r3, #0
 8007f40:	73fb      	strb	r3, [r7, #15]
 8007f42:	e00e      	b.n	8007f62 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8007f44:	7bfa      	ldrb	r2, [r7, #15]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	32e0      	adds	r2, #224	; 0xe0
 8007f4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d102      	bne.n	8007f5c <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 8007f56:	7bfb      	ldrb	r3, [r7, #15]
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	e007      	b.n	8007f6c <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 8007f5c:	7bfb      	ldrb	r3, [r7, #15]
 8007f5e:	3301      	adds	r3, #1
 8007f60:	73fb      	strb	r3, [r7, #15]
 8007f62:	7bfb      	ldrb	r3, [r7, #15]
 8007f64:	2b0a      	cmp	r3, #10
 8007f66:	d9ed      	bls.n	8007f44 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 8007f68:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3714      	adds	r7, #20
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr

08007f78 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	490e      	ldr	r1, [pc, #56]	; (8007fb8 <MX_USB_HOST_Init+0x40>)
 8007f80:	480e      	ldr	r0, [pc, #56]	; (8007fbc <MX_USB_HOST_Init+0x44>)
 8007f82:	f7fe fdbb 	bl	8006afc <USBH_Init>
 8007f86:	4603      	mov	r3, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d001      	beq.n	8007f90 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007f8c:	f7f8 ff6c 	bl	8000e68 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007f90:	490b      	ldr	r1, [pc, #44]	; (8007fc0 <MX_USB_HOST_Init+0x48>)
 8007f92:	480a      	ldr	r0, [pc, #40]	; (8007fbc <MX_USB_HOST_Init+0x44>)
 8007f94:	f7fe fe25 	bl	8006be2 <USBH_RegisterClass>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d001      	beq.n	8007fa2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007f9e:	f7f8 ff63 	bl	8000e68 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8007fa2:	4806      	ldr	r0, [pc, #24]	; (8007fbc <MX_USB_HOST_Init+0x44>)
 8007fa4:	f7fe feaa 	bl	8006cfc <USBH_Start>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d001      	beq.n	8007fb2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007fae:	f7f8 ff5b 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8007fb2:	bf00      	nop
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	08007fd9 	.word	0x08007fd9
 8007fbc:	20000410 	.word	0x20000410
 8007fc0:	2000001c 	.word	0x2000001c

08007fc4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007fc8:	4802      	ldr	r0, [pc, #8]	; (8007fd4 <MX_USB_HOST_Process+0x10>)
 8007fca:	f7fe fea7 	bl	8006d1c <USBH_Process>
}
 8007fce:	bf00      	nop
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop
 8007fd4:	20000410 	.word	0x20000410

08007fd8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007fe4:	78fb      	ldrb	r3, [r7, #3]
 8007fe6:	3b01      	subs	r3, #1
 8007fe8:	2b04      	cmp	r3, #4
 8007fea:	d819      	bhi.n	8008020 <USBH_UserProcess+0x48>
 8007fec:	a201      	add	r2, pc, #4	; (adr r2, 8007ff4 <USBH_UserProcess+0x1c>)
 8007fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ff2:	bf00      	nop
 8007ff4:	08008021 	.word	0x08008021
 8007ff8:	08008011 	.word	0x08008011
 8007ffc:	08008021 	.word	0x08008021
 8008000:	08008019 	.word	0x08008019
 8008004:	08008009 	.word	0x08008009
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8008008:	4b09      	ldr	r3, [pc, #36]	; (8008030 <USBH_UserProcess+0x58>)
 800800a:	2203      	movs	r2, #3
 800800c:	701a      	strb	r2, [r3, #0]
  break;
 800800e:	e008      	b.n	8008022 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8008010:	4b07      	ldr	r3, [pc, #28]	; (8008030 <USBH_UserProcess+0x58>)
 8008012:	2202      	movs	r2, #2
 8008014:	701a      	strb	r2, [r3, #0]
  break;
 8008016:	e004      	b.n	8008022 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8008018:	4b05      	ldr	r3, [pc, #20]	; (8008030 <USBH_UserProcess+0x58>)
 800801a:	2201      	movs	r2, #1
 800801c:	701a      	strb	r2, [r3, #0]
  break;
 800801e:	e000      	b.n	8008022 <USBH_UserProcess+0x4a>

  default:
  break;
 8008020:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8008022:	bf00      	nop
 8008024:	370c      	adds	r7, #12
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop
 8008030:	20000230 	.word	0x20000230

08008034 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b08a      	sub	sp, #40	; 0x28
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800803c:	f107 0314 	add.w	r3, r7, #20
 8008040:	2200      	movs	r2, #0
 8008042:	601a      	str	r2, [r3, #0]
 8008044:	605a      	str	r2, [r3, #4]
 8008046:	609a      	str	r2, [r3, #8]
 8008048:	60da      	str	r2, [r3, #12]
 800804a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008054:	d147      	bne.n	80080e6 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008056:	2300      	movs	r3, #0
 8008058:	613b      	str	r3, [r7, #16]
 800805a:	4b25      	ldr	r3, [pc, #148]	; (80080f0 <HAL_HCD_MspInit+0xbc>)
 800805c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800805e:	4a24      	ldr	r2, [pc, #144]	; (80080f0 <HAL_HCD_MspInit+0xbc>)
 8008060:	f043 0301 	orr.w	r3, r3, #1
 8008064:	6313      	str	r3, [r2, #48]	; 0x30
 8008066:	4b22      	ldr	r3, [pc, #136]	; (80080f0 <HAL_HCD_MspInit+0xbc>)
 8008068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800806a:	f003 0301 	and.w	r3, r3, #1
 800806e:	613b      	str	r3, [r7, #16]
 8008070:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008072:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008076:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008078:	2300      	movs	r3, #0
 800807a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800807c:	2300      	movs	r3, #0
 800807e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008080:	f107 0314 	add.w	r3, r7, #20
 8008084:	4619      	mov	r1, r3
 8008086:	481b      	ldr	r0, [pc, #108]	; (80080f4 <HAL_HCD_MspInit+0xc0>)
 8008088:	f7f9 fad2 	bl	8001630 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800808c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008090:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008092:	2302      	movs	r3, #2
 8008094:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008096:	2300      	movs	r3, #0
 8008098:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800809a:	2300      	movs	r3, #0
 800809c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800809e:	230a      	movs	r3, #10
 80080a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80080a2:	f107 0314 	add.w	r3, r7, #20
 80080a6:	4619      	mov	r1, r3
 80080a8:	4812      	ldr	r0, [pc, #72]	; (80080f4 <HAL_HCD_MspInit+0xc0>)
 80080aa:	f7f9 fac1 	bl	8001630 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80080ae:	4b10      	ldr	r3, [pc, #64]	; (80080f0 <HAL_HCD_MspInit+0xbc>)
 80080b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080b2:	4a0f      	ldr	r2, [pc, #60]	; (80080f0 <HAL_HCD_MspInit+0xbc>)
 80080b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080b8:	6353      	str	r3, [r2, #52]	; 0x34
 80080ba:	2300      	movs	r3, #0
 80080bc:	60fb      	str	r3, [r7, #12]
 80080be:	4b0c      	ldr	r3, [pc, #48]	; (80080f0 <HAL_HCD_MspInit+0xbc>)
 80080c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080c2:	4a0b      	ldr	r2, [pc, #44]	; (80080f0 <HAL_HCD_MspInit+0xbc>)
 80080c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80080c8:	6453      	str	r3, [r2, #68]	; 0x44
 80080ca:	4b09      	ldr	r3, [pc, #36]	; (80080f0 <HAL_HCD_MspInit+0xbc>)
 80080cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80080d2:	60fb      	str	r3, [r7, #12]
 80080d4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80080d6:	2200      	movs	r2, #0
 80080d8:	2100      	movs	r1, #0
 80080da:	2043      	movs	r0, #67	; 0x43
 80080dc:	f7f9 fa71 	bl	80015c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80080e0:	2043      	movs	r0, #67	; 0x43
 80080e2:	f7f9 fa8a 	bl	80015fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80080e6:	bf00      	nop
 80080e8:	3728      	adds	r7, #40	; 0x28
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}
 80080ee:	bf00      	nop
 80080f0:	40023800 	.word	0x40023800
 80080f4:	40020000 	.word	0x40020000

080080f8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b082      	sub	sp, #8
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008106:	4618      	mov	r0, r3
 8008108:	f7ff f8b9 	bl	800727e <USBH_LL_IncTimer>
}
 800810c:	bf00      	nop
 800810e:	3708      	adds	r7, #8
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b082      	sub	sp, #8
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008122:	4618      	mov	r0, r3
 8008124:	f7ff f8fe 	bl	8007324 <USBH_LL_Connect>
}
 8008128:	bf00      	nop
 800812a:	3708      	adds	r7, #8
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b082      	sub	sp, #8
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800813e:	4618      	mov	r0, r3
 8008140:	f7ff f916 	bl	8007370 <USBH_LL_Disconnect>
}
 8008144:	bf00      	nop
 8008146:	3708      	adds	r7, #8
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}

0800814c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800814c:	b480      	push	{r7}
 800814e:	b083      	sub	sp, #12
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
 8008154:	460b      	mov	r3, r1
 8008156:	70fb      	strb	r3, [r7, #3]
 8008158:	4613      	mov	r3, r2
 800815a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800815c:	bf00      	nop
 800815e:	370c      	adds	r7, #12
 8008160:	46bd      	mov	sp, r7
 8008162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008166:	4770      	bx	lr

08008168 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b082      	sub	sp, #8
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008176:	4618      	mov	r0, r3
 8008178:	f7ff f8ab 	bl	80072d2 <USBH_LL_PortEnabled>
} 
 800817c:	bf00      	nop
 800817e:	3708      	adds	r7, #8
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008192:	4618      	mov	r0, r3
 8008194:	f7ff f8ab 	bl	80072ee <USBH_LL_PortDisabled>
} 
 8008198:	bf00      	nop
 800819a:	3708      	adds	r7, #8
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b082      	sub	sp, #8
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d12a      	bne.n	8008208 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80081b2:	4a18      	ldr	r2, [pc, #96]	; (8008214 <USBH_LL_Init+0x74>)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	4a15      	ldr	r2, [pc, #84]	; (8008214 <USBH_LL_Init+0x74>)
 80081be:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80081c2:	4b14      	ldr	r3, [pc, #80]	; (8008214 <USBH_LL_Init+0x74>)
 80081c4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80081c8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80081ca:	4b12      	ldr	r3, [pc, #72]	; (8008214 <USBH_LL_Init+0x74>)
 80081cc:	2208      	movs	r2, #8
 80081ce:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80081d0:	4b10      	ldr	r3, [pc, #64]	; (8008214 <USBH_LL_Init+0x74>)
 80081d2:	2201      	movs	r2, #1
 80081d4:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80081d6:	4b0f      	ldr	r3, [pc, #60]	; (8008214 <USBH_LL_Init+0x74>)
 80081d8:	2200      	movs	r2, #0
 80081da:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80081dc:	4b0d      	ldr	r3, [pc, #52]	; (8008214 <USBH_LL_Init+0x74>)
 80081de:	2202      	movs	r2, #2
 80081e0:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80081e2:	4b0c      	ldr	r3, [pc, #48]	; (8008214 <USBH_LL_Init+0x74>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80081e8:	480a      	ldr	r0, [pc, #40]	; (8008214 <USBH_LL_Init+0x74>)
 80081ea:	f7f9 fbd4 	bl	8001996 <HAL_HCD_Init>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d001      	beq.n	80081f8 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80081f4:	f7f8 fe38 	bl	8000e68 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80081f8:	4806      	ldr	r0, [pc, #24]	; (8008214 <USBH_LL_Init+0x74>)
 80081fa:	f7f9 ffcf 	bl	800219c <HAL_HCD_GetCurrentFrame>
 80081fe:	4603      	mov	r3, r0
 8008200:	4619      	mov	r1, r3
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f7ff f82c 	bl	8007260 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3708      	adds	r7, #8
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	200007dc 	.word	0x200007dc

08008218 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008220:	2300      	movs	r3, #0
 8008222:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008224:	2300      	movs	r3, #0
 8008226:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800822e:	4618      	mov	r0, r3
 8008230:	f7f9 ff3c 	bl	80020ac <HAL_HCD_Start>
 8008234:	4603      	mov	r3, r0
 8008236:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008238:	7bfb      	ldrb	r3, [r7, #15]
 800823a:	4618      	mov	r0, r3
 800823c:	f000 f95c 	bl	80084f8 <USBH_Get_USB_Status>
 8008240:	4603      	mov	r3, r0
 8008242:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8008244:	7bbb      	ldrb	r3, [r7, #14]
}
 8008246:	4618      	mov	r0, r3
 8008248:	3710      	adds	r7, #16
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}

0800824e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800824e:	b580      	push	{r7, lr}
 8008250:	b084      	sub	sp, #16
 8008252:	af00      	add	r7, sp, #0
 8008254:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008256:	2300      	movs	r3, #0
 8008258:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800825a:	2300      	movs	r3, #0
 800825c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008264:	4618      	mov	r0, r3
 8008266:	f7f9 ff44 	bl	80020f2 <HAL_HCD_Stop>
 800826a:	4603      	mov	r3, r0
 800826c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800826e:	7bfb      	ldrb	r3, [r7, #15]
 8008270:	4618      	mov	r0, r3
 8008272:	f000 f941 	bl	80084f8 <USBH_Get_USB_Status>
 8008276:	4603      	mov	r3, r0
 8008278:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 800827a:	7bbb      	ldrb	r3, [r7, #14]
}
 800827c:	4618      	mov	r0, r3
 800827e:	3710      	adds	r7, #16
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800828c:	2301      	movs	r3, #1
 800828e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008296:	4618      	mov	r0, r3
 8008298:	f7f9 ff8e 	bl	80021b8 <HAL_HCD_GetCurrentSpeed>
 800829c:	4603      	mov	r3, r0
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d007      	beq.n	80082b2 <USBH_LL_GetSpeed+0x2e>
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d302      	bcc.n	80082ac <USBH_LL_GetSpeed+0x28>
 80082a6:	2b02      	cmp	r3, #2
 80082a8:	d006      	beq.n	80082b8 <USBH_LL_GetSpeed+0x34>
 80082aa:	e008      	b.n	80082be <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80082ac:	2300      	movs	r3, #0
 80082ae:	73fb      	strb	r3, [r7, #15]
    break;
 80082b0:	e008      	b.n	80082c4 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 80082b2:	2301      	movs	r3, #1
 80082b4:	73fb      	strb	r3, [r7, #15]
    break;
 80082b6:	e005      	b.n	80082c4 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 80082b8:	2302      	movs	r3, #2
 80082ba:	73fb      	strb	r3, [r7, #15]
    break;
 80082bc:	e002      	b.n	80082c4 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 80082be:	2301      	movs	r3, #1
 80082c0:	73fb      	strb	r3, [r7, #15]
    break;
 80082c2:	bf00      	nop
  }
  return  speed;
 80082c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3710      	adds	r7, #16
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}

080082ce <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80082ce:	b580      	push	{r7, lr}
 80082d0:	b084      	sub	sp, #16
 80082d2:	af00      	add	r7, sp, #0
 80082d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082d6:	2300      	movs	r3, #0
 80082d8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80082da:	2300      	movs	r3, #0
 80082dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80082e4:	4618      	mov	r0, r3
 80082e6:	f7f9 ff21 	bl	800212c <HAL_HCD_ResetPort>
 80082ea:	4603      	mov	r3, r0
 80082ec:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 80082ee:	7bfb      	ldrb	r3, [r7, #15]
 80082f0:	4618      	mov	r0, r3
 80082f2:	f000 f901 	bl	80084f8 <USBH_Get_USB_Status>
 80082f6:	4603      	mov	r3, r0
 80082f8:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80082fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3710      	adds	r7, #16
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}

08008304 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b082      	sub	sp, #8
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
 800830c:	460b      	mov	r3, r1
 800830e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008316:	78fa      	ldrb	r2, [r7, #3]
 8008318:	4611      	mov	r1, r2
 800831a:	4618      	mov	r0, r3
 800831c:	f7f9 ff29 	bl	8002172 <HAL_HCD_HC_GetXferCount>
 8008320:	4603      	mov	r3, r0
}
 8008322:	4618      	mov	r0, r3
 8008324:	3708      	adds	r7, #8
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800832a:	b590      	push	{r4, r7, lr}
 800832c:	b089      	sub	sp, #36	; 0x24
 800832e:	af04      	add	r7, sp, #16
 8008330:	6078      	str	r0, [r7, #4]
 8008332:	4608      	mov	r0, r1
 8008334:	4611      	mov	r1, r2
 8008336:	461a      	mov	r2, r3
 8008338:	4603      	mov	r3, r0
 800833a:	70fb      	strb	r3, [r7, #3]
 800833c:	460b      	mov	r3, r1
 800833e:	70bb      	strb	r3, [r7, #2]
 8008340:	4613      	mov	r3, r2
 8008342:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008344:	2300      	movs	r3, #0
 8008346:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008348:	2300      	movs	r3, #0
 800834a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 8008352:	787c      	ldrb	r4, [r7, #1]
 8008354:	78ba      	ldrb	r2, [r7, #2]
 8008356:	78f9      	ldrb	r1, [r7, #3]
 8008358:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800835a:	9302      	str	r3, [sp, #8]
 800835c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008360:	9301      	str	r3, [sp, #4]
 8008362:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008366:	9300      	str	r3, [sp, #0]
 8008368:	4623      	mov	r3, r4
 800836a:	f7f9 fb76 	bl	8001a5a <HAL_HCD_HC_Init>
 800836e:	4603      	mov	r3, r0
 8008370:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008372:	7bfb      	ldrb	r3, [r7, #15]
 8008374:	4618      	mov	r0, r3
 8008376:	f000 f8bf 	bl	80084f8 <USBH_Get_USB_Status>
 800837a:	4603      	mov	r3, r0
 800837c:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800837e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008380:	4618      	mov	r0, r3
 8008382:	3714      	adds	r7, #20
 8008384:	46bd      	mov	sp, r7
 8008386:	bd90      	pop	{r4, r7, pc}

08008388 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	460b      	mov	r3, r1
 8008392:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008394:	2300      	movs	r3, #0
 8008396:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008398:	2300      	movs	r3, #0
 800839a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80083a2:	78fa      	ldrb	r2, [r7, #3]
 80083a4:	4611      	mov	r1, r2
 80083a6:	4618      	mov	r0, r3
 80083a8:	f7f9 fbef 	bl	8001b8a <HAL_HCD_HC_Halt>
 80083ac:	4603      	mov	r3, r0
 80083ae:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80083b0:	7bfb      	ldrb	r3, [r7, #15]
 80083b2:	4618      	mov	r0, r3
 80083b4:	f000 f8a0 	bl	80084f8 <USBH_Get_USB_Status>
 80083b8:	4603      	mov	r3, r0
 80083ba:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80083bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}

080083c6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80083c6:	b590      	push	{r4, r7, lr}
 80083c8:	b089      	sub	sp, #36	; 0x24
 80083ca:	af04      	add	r7, sp, #16
 80083cc:	6078      	str	r0, [r7, #4]
 80083ce:	4608      	mov	r0, r1
 80083d0:	4611      	mov	r1, r2
 80083d2:	461a      	mov	r2, r3
 80083d4:	4603      	mov	r3, r0
 80083d6:	70fb      	strb	r3, [r7, #3]
 80083d8:	460b      	mov	r3, r1
 80083da:	70bb      	strb	r3, [r7, #2]
 80083dc:	4613      	mov	r3, r2
 80083de:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083e0:	2300      	movs	r3, #0
 80083e2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80083e4:	2300      	movs	r3, #0
 80083e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 80083ee:	787c      	ldrb	r4, [r7, #1]
 80083f0:	78ba      	ldrb	r2, [r7, #2]
 80083f2:	78f9      	ldrb	r1, [r7, #3]
 80083f4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80083f8:	9303      	str	r3, [sp, #12]
 80083fa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80083fc:	9302      	str	r3, [sp, #8]
 80083fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008400:	9301      	str	r3, [sp, #4]
 8008402:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008406:	9300      	str	r3, [sp, #0]
 8008408:	4623      	mov	r3, r4
 800840a:	f7f9 fbe1 	bl	8001bd0 <HAL_HCD_HC_SubmitRequest>
 800840e:	4603      	mov	r3, r0
 8008410:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8008412:	7bfb      	ldrb	r3, [r7, #15]
 8008414:	4618      	mov	r0, r3
 8008416:	f000 f86f 	bl	80084f8 <USBH_Get_USB_Status>
 800841a:	4603      	mov	r3, r0
 800841c:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800841e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008420:	4618      	mov	r0, r3
 8008422:	3714      	adds	r7, #20
 8008424:	46bd      	mov	sp, r7
 8008426:	bd90      	pop	{r4, r7, pc}

08008428 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b082      	sub	sp, #8
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
 8008430:	460b      	mov	r3, r1
 8008432:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800843a:	78fa      	ldrb	r2, [r7, #3]
 800843c:	4611      	mov	r1, r2
 800843e:	4618      	mov	r0, r3
 8008440:	f7f9 fe82 	bl	8002148 <HAL_HCD_HC_GetURBState>
 8008444:	4603      	mov	r3, r0
}
 8008446:	4618      	mov	r0, r3
 8008448:	3708      	adds	r7, #8
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}

0800844e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800844e:	b580      	push	{r7, lr}
 8008450:	b082      	sub	sp, #8
 8008452:	af00      	add	r7, sp, #0
 8008454:	6078      	str	r0, [r7, #4]
 8008456:	460b      	mov	r3, r1
 8008458:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8008460:	2b01      	cmp	r3, #1
 8008462:	d103      	bne.n	800846c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008464:	78fb      	ldrb	r3, [r7, #3]
 8008466:	4618      	mov	r0, r3
 8008468:	f000 f872 	bl	8008550 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800846c:	20c8      	movs	r0, #200	; 0xc8
 800846e:	f7f8 ffab 	bl	80013c8 <HAL_Delay>
  return USBH_OK;
 8008472:	2300      	movs	r3, #0
}
 8008474:	4618      	mov	r0, r3
 8008476:	3708      	adds	r7, #8
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800847c:	b480      	push	{r7}
 800847e:	b085      	sub	sp, #20
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	460b      	mov	r3, r1
 8008486:	70fb      	strb	r3, [r7, #3]
 8008488:	4613      	mov	r3, r2
 800848a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008492:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008494:	78fa      	ldrb	r2, [r7, #3]
 8008496:	68f9      	ldr	r1, [r7, #12]
 8008498:	4613      	mov	r3, r2
 800849a:	009b      	lsls	r3, r3, #2
 800849c:	4413      	add	r3, r2
 800849e:	00db      	lsls	r3, r3, #3
 80084a0:	440b      	add	r3, r1
 80084a2:	333b      	adds	r3, #59	; 0x3b
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d00a      	beq.n	80084c0 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80084aa:	78fa      	ldrb	r2, [r7, #3]
 80084ac:	68f9      	ldr	r1, [r7, #12]
 80084ae:	4613      	mov	r3, r2
 80084b0:	009b      	lsls	r3, r3, #2
 80084b2:	4413      	add	r3, r2
 80084b4:	00db      	lsls	r3, r3, #3
 80084b6:	440b      	add	r3, r1
 80084b8:	3350      	adds	r3, #80	; 0x50
 80084ba:	78ba      	ldrb	r2, [r7, #2]
 80084bc:	701a      	strb	r2, [r3, #0]
 80084be:	e009      	b.n	80084d4 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80084c0:	78fa      	ldrb	r2, [r7, #3]
 80084c2:	68f9      	ldr	r1, [r7, #12]
 80084c4:	4613      	mov	r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4413      	add	r3, r2
 80084ca:	00db      	lsls	r3, r3, #3
 80084cc:	440b      	add	r3, r1
 80084ce:	3351      	adds	r3, #81	; 0x51
 80084d0:	78ba      	ldrb	r2, [r7, #2]
 80084d2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80084d4:	2300      	movs	r3, #0
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3714      	adds	r7, #20
 80084da:	46bd      	mov	sp, r7
 80084dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e0:	4770      	bx	lr

080084e2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80084e2:	b580      	push	{r7, lr}
 80084e4:	b082      	sub	sp, #8
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f7f8 ff6c 	bl	80013c8 <HAL_Delay>
}
 80084f0:	bf00      	nop
 80084f2:	3708      	adds	r7, #8
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}

080084f8 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b085      	sub	sp, #20
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	4603      	mov	r3, r0
 8008500:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008502:	2300      	movs	r3, #0
 8008504:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008506:	79fb      	ldrb	r3, [r7, #7]
 8008508:	2b03      	cmp	r3, #3
 800850a:	d817      	bhi.n	800853c <USBH_Get_USB_Status+0x44>
 800850c:	a201      	add	r2, pc, #4	; (adr r2, 8008514 <USBH_Get_USB_Status+0x1c>)
 800850e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008512:	bf00      	nop
 8008514:	08008525 	.word	0x08008525
 8008518:	0800852b 	.word	0x0800852b
 800851c:	08008531 	.word	0x08008531
 8008520:	08008537 	.word	0x08008537
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008524:	2300      	movs	r3, #0
 8008526:	73fb      	strb	r3, [r7, #15]
    break;
 8008528:	e00b      	b.n	8008542 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800852a:	2302      	movs	r3, #2
 800852c:	73fb      	strb	r3, [r7, #15]
    break;
 800852e:	e008      	b.n	8008542 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008530:	2301      	movs	r3, #1
 8008532:	73fb      	strb	r3, [r7, #15]
    break;
 8008534:	e005      	b.n	8008542 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008536:	2302      	movs	r3, #2
 8008538:	73fb      	strb	r3, [r7, #15]
    break;
 800853a:	e002      	b.n	8008542 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800853c:	2302      	movs	r3, #2
 800853e:	73fb      	strb	r3, [r7, #15]
    break;
 8008540:	bf00      	nop
  }
  return usb_status;
 8008542:	7bfb      	ldrb	r3, [r7, #15]
}
 8008544:	4618      	mov	r0, r3
 8008546:	3714      	adds	r7, #20
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr

08008550 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	4603      	mov	r3, r0
 8008558:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800855a:	79fb      	ldrb	r3, [r7, #7]
 800855c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800855e:	79fb      	ldrb	r3, [r7, #7]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d102      	bne.n	800856a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 8008564:	2301      	movs	r3, #1
 8008566:	73fb      	strb	r3, [r7, #15]
 8008568:	e001      	b.n	800856e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800856a:	2300      	movs	r3, #0
 800856c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800856e:	7bfb      	ldrb	r3, [r7, #15]
 8008570:	461a      	mov	r2, r3
 8008572:	2101      	movs	r1, #1
 8008574:	4803      	ldr	r0, [pc, #12]	; (8008584 <MX_DriverVbusFS+0x34>)
 8008576:	f7f9 f9f5 	bl	8001964 <HAL_GPIO_WritePin>
}
 800857a:	bf00      	nop
 800857c:	3710      	adds	r7, #16
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}
 8008582:	bf00      	nop
 8008584:	40020800 	.word	0x40020800

08008588 <__errno>:
 8008588:	4b01      	ldr	r3, [pc, #4]	; (8008590 <__errno+0x8>)
 800858a:	6818      	ldr	r0, [r3, #0]
 800858c:	4770      	bx	lr
 800858e:	bf00      	nop
 8008590:	2000003c 	.word	0x2000003c

08008594 <__libc_init_array>:
 8008594:	b570      	push	{r4, r5, r6, lr}
 8008596:	4e0d      	ldr	r6, [pc, #52]	; (80085cc <__libc_init_array+0x38>)
 8008598:	4c0d      	ldr	r4, [pc, #52]	; (80085d0 <__libc_init_array+0x3c>)
 800859a:	1ba4      	subs	r4, r4, r6
 800859c:	10a4      	asrs	r4, r4, #2
 800859e:	2500      	movs	r5, #0
 80085a0:	42a5      	cmp	r5, r4
 80085a2:	d109      	bne.n	80085b8 <__libc_init_array+0x24>
 80085a4:	4e0b      	ldr	r6, [pc, #44]	; (80085d4 <__libc_init_array+0x40>)
 80085a6:	4c0c      	ldr	r4, [pc, #48]	; (80085d8 <__libc_init_array+0x44>)
 80085a8:	f001 f91c 	bl	80097e4 <_init>
 80085ac:	1ba4      	subs	r4, r4, r6
 80085ae:	10a4      	asrs	r4, r4, #2
 80085b0:	2500      	movs	r5, #0
 80085b2:	42a5      	cmp	r5, r4
 80085b4:	d105      	bne.n	80085c2 <__libc_init_array+0x2e>
 80085b6:	bd70      	pop	{r4, r5, r6, pc}
 80085b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80085bc:	4798      	blx	r3
 80085be:	3501      	adds	r5, #1
 80085c0:	e7ee      	b.n	80085a0 <__libc_init_array+0xc>
 80085c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80085c6:	4798      	blx	r3
 80085c8:	3501      	adds	r5, #1
 80085ca:	e7f2      	b.n	80085b2 <__libc_init_array+0x1e>
 80085cc:	080099f8 	.word	0x080099f8
 80085d0:	080099f8 	.word	0x080099f8
 80085d4:	080099f8 	.word	0x080099f8
 80085d8:	080099fc 	.word	0x080099fc

080085dc <malloc>:
 80085dc:	4b02      	ldr	r3, [pc, #8]	; (80085e8 <malloc+0xc>)
 80085de:	4601      	mov	r1, r0
 80085e0:	6818      	ldr	r0, [r3, #0]
 80085e2:	f000 b861 	b.w	80086a8 <_malloc_r>
 80085e6:	bf00      	nop
 80085e8:	2000003c 	.word	0x2000003c

080085ec <free>:
 80085ec:	4b02      	ldr	r3, [pc, #8]	; (80085f8 <free+0xc>)
 80085ee:	4601      	mov	r1, r0
 80085f0:	6818      	ldr	r0, [r3, #0]
 80085f2:	f000 b80b 	b.w	800860c <_free_r>
 80085f6:	bf00      	nop
 80085f8:	2000003c 	.word	0x2000003c

080085fc <memset>:
 80085fc:	4402      	add	r2, r0
 80085fe:	4603      	mov	r3, r0
 8008600:	4293      	cmp	r3, r2
 8008602:	d100      	bne.n	8008606 <memset+0xa>
 8008604:	4770      	bx	lr
 8008606:	f803 1b01 	strb.w	r1, [r3], #1
 800860a:	e7f9      	b.n	8008600 <memset+0x4>

0800860c <_free_r>:
 800860c:	b538      	push	{r3, r4, r5, lr}
 800860e:	4605      	mov	r5, r0
 8008610:	2900      	cmp	r1, #0
 8008612:	d045      	beq.n	80086a0 <_free_r+0x94>
 8008614:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008618:	1f0c      	subs	r4, r1, #4
 800861a:	2b00      	cmp	r3, #0
 800861c:	bfb8      	it	lt
 800861e:	18e4      	addlt	r4, r4, r3
 8008620:	f000 f8f8 	bl	8008814 <__malloc_lock>
 8008624:	4a1f      	ldr	r2, [pc, #124]	; (80086a4 <_free_r+0x98>)
 8008626:	6813      	ldr	r3, [r2, #0]
 8008628:	4610      	mov	r0, r2
 800862a:	b933      	cbnz	r3, 800863a <_free_r+0x2e>
 800862c:	6063      	str	r3, [r4, #4]
 800862e:	6014      	str	r4, [r2, #0]
 8008630:	4628      	mov	r0, r5
 8008632:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008636:	f000 b8ee 	b.w	8008816 <__malloc_unlock>
 800863a:	42a3      	cmp	r3, r4
 800863c:	d90c      	bls.n	8008658 <_free_r+0x4c>
 800863e:	6821      	ldr	r1, [r4, #0]
 8008640:	1862      	adds	r2, r4, r1
 8008642:	4293      	cmp	r3, r2
 8008644:	bf04      	itt	eq
 8008646:	681a      	ldreq	r2, [r3, #0]
 8008648:	685b      	ldreq	r3, [r3, #4]
 800864a:	6063      	str	r3, [r4, #4]
 800864c:	bf04      	itt	eq
 800864e:	1852      	addeq	r2, r2, r1
 8008650:	6022      	streq	r2, [r4, #0]
 8008652:	6004      	str	r4, [r0, #0]
 8008654:	e7ec      	b.n	8008630 <_free_r+0x24>
 8008656:	4613      	mov	r3, r2
 8008658:	685a      	ldr	r2, [r3, #4]
 800865a:	b10a      	cbz	r2, 8008660 <_free_r+0x54>
 800865c:	42a2      	cmp	r2, r4
 800865e:	d9fa      	bls.n	8008656 <_free_r+0x4a>
 8008660:	6819      	ldr	r1, [r3, #0]
 8008662:	1858      	adds	r0, r3, r1
 8008664:	42a0      	cmp	r0, r4
 8008666:	d10b      	bne.n	8008680 <_free_r+0x74>
 8008668:	6820      	ldr	r0, [r4, #0]
 800866a:	4401      	add	r1, r0
 800866c:	1858      	adds	r0, r3, r1
 800866e:	4282      	cmp	r2, r0
 8008670:	6019      	str	r1, [r3, #0]
 8008672:	d1dd      	bne.n	8008630 <_free_r+0x24>
 8008674:	6810      	ldr	r0, [r2, #0]
 8008676:	6852      	ldr	r2, [r2, #4]
 8008678:	605a      	str	r2, [r3, #4]
 800867a:	4401      	add	r1, r0
 800867c:	6019      	str	r1, [r3, #0]
 800867e:	e7d7      	b.n	8008630 <_free_r+0x24>
 8008680:	d902      	bls.n	8008688 <_free_r+0x7c>
 8008682:	230c      	movs	r3, #12
 8008684:	602b      	str	r3, [r5, #0]
 8008686:	e7d3      	b.n	8008630 <_free_r+0x24>
 8008688:	6820      	ldr	r0, [r4, #0]
 800868a:	1821      	adds	r1, r4, r0
 800868c:	428a      	cmp	r2, r1
 800868e:	bf04      	itt	eq
 8008690:	6811      	ldreq	r1, [r2, #0]
 8008692:	6852      	ldreq	r2, [r2, #4]
 8008694:	6062      	str	r2, [r4, #4]
 8008696:	bf04      	itt	eq
 8008698:	1809      	addeq	r1, r1, r0
 800869a:	6021      	streq	r1, [r4, #0]
 800869c:	605c      	str	r4, [r3, #4]
 800869e:	e7c7      	b.n	8008630 <_free_r+0x24>
 80086a0:	bd38      	pop	{r3, r4, r5, pc}
 80086a2:	bf00      	nop
 80086a4:	20000234 	.word	0x20000234

080086a8 <_malloc_r>:
 80086a8:	b570      	push	{r4, r5, r6, lr}
 80086aa:	1ccd      	adds	r5, r1, #3
 80086ac:	f025 0503 	bic.w	r5, r5, #3
 80086b0:	3508      	adds	r5, #8
 80086b2:	2d0c      	cmp	r5, #12
 80086b4:	bf38      	it	cc
 80086b6:	250c      	movcc	r5, #12
 80086b8:	2d00      	cmp	r5, #0
 80086ba:	4606      	mov	r6, r0
 80086bc:	db01      	blt.n	80086c2 <_malloc_r+0x1a>
 80086be:	42a9      	cmp	r1, r5
 80086c0:	d903      	bls.n	80086ca <_malloc_r+0x22>
 80086c2:	230c      	movs	r3, #12
 80086c4:	6033      	str	r3, [r6, #0]
 80086c6:	2000      	movs	r0, #0
 80086c8:	bd70      	pop	{r4, r5, r6, pc}
 80086ca:	f000 f8a3 	bl	8008814 <__malloc_lock>
 80086ce:	4a21      	ldr	r2, [pc, #132]	; (8008754 <_malloc_r+0xac>)
 80086d0:	6814      	ldr	r4, [r2, #0]
 80086d2:	4621      	mov	r1, r4
 80086d4:	b991      	cbnz	r1, 80086fc <_malloc_r+0x54>
 80086d6:	4c20      	ldr	r4, [pc, #128]	; (8008758 <_malloc_r+0xb0>)
 80086d8:	6823      	ldr	r3, [r4, #0]
 80086da:	b91b      	cbnz	r3, 80086e4 <_malloc_r+0x3c>
 80086dc:	4630      	mov	r0, r6
 80086de:	f000 f83d 	bl	800875c <_sbrk_r>
 80086e2:	6020      	str	r0, [r4, #0]
 80086e4:	4629      	mov	r1, r5
 80086e6:	4630      	mov	r0, r6
 80086e8:	f000 f838 	bl	800875c <_sbrk_r>
 80086ec:	1c43      	adds	r3, r0, #1
 80086ee:	d124      	bne.n	800873a <_malloc_r+0x92>
 80086f0:	230c      	movs	r3, #12
 80086f2:	6033      	str	r3, [r6, #0]
 80086f4:	4630      	mov	r0, r6
 80086f6:	f000 f88e 	bl	8008816 <__malloc_unlock>
 80086fa:	e7e4      	b.n	80086c6 <_malloc_r+0x1e>
 80086fc:	680b      	ldr	r3, [r1, #0]
 80086fe:	1b5b      	subs	r3, r3, r5
 8008700:	d418      	bmi.n	8008734 <_malloc_r+0x8c>
 8008702:	2b0b      	cmp	r3, #11
 8008704:	d90f      	bls.n	8008726 <_malloc_r+0x7e>
 8008706:	600b      	str	r3, [r1, #0]
 8008708:	50cd      	str	r5, [r1, r3]
 800870a:	18cc      	adds	r4, r1, r3
 800870c:	4630      	mov	r0, r6
 800870e:	f000 f882 	bl	8008816 <__malloc_unlock>
 8008712:	f104 000b 	add.w	r0, r4, #11
 8008716:	1d23      	adds	r3, r4, #4
 8008718:	f020 0007 	bic.w	r0, r0, #7
 800871c:	1ac3      	subs	r3, r0, r3
 800871e:	d0d3      	beq.n	80086c8 <_malloc_r+0x20>
 8008720:	425a      	negs	r2, r3
 8008722:	50e2      	str	r2, [r4, r3]
 8008724:	e7d0      	b.n	80086c8 <_malloc_r+0x20>
 8008726:	428c      	cmp	r4, r1
 8008728:	684b      	ldr	r3, [r1, #4]
 800872a:	bf16      	itet	ne
 800872c:	6063      	strne	r3, [r4, #4]
 800872e:	6013      	streq	r3, [r2, #0]
 8008730:	460c      	movne	r4, r1
 8008732:	e7eb      	b.n	800870c <_malloc_r+0x64>
 8008734:	460c      	mov	r4, r1
 8008736:	6849      	ldr	r1, [r1, #4]
 8008738:	e7cc      	b.n	80086d4 <_malloc_r+0x2c>
 800873a:	1cc4      	adds	r4, r0, #3
 800873c:	f024 0403 	bic.w	r4, r4, #3
 8008740:	42a0      	cmp	r0, r4
 8008742:	d005      	beq.n	8008750 <_malloc_r+0xa8>
 8008744:	1a21      	subs	r1, r4, r0
 8008746:	4630      	mov	r0, r6
 8008748:	f000 f808 	bl	800875c <_sbrk_r>
 800874c:	3001      	adds	r0, #1
 800874e:	d0cf      	beq.n	80086f0 <_malloc_r+0x48>
 8008750:	6025      	str	r5, [r4, #0]
 8008752:	e7db      	b.n	800870c <_malloc_r+0x64>
 8008754:	20000234 	.word	0x20000234
 8008758:	20000238 	.word	0x20000238

0800875c <_sbrk_r>:
 800875c:	b538      	push	{r3, r4, r5, lr}
 800875e:	4c06      	ldr	r4, [pc, #24]	; (8008778 <_sbrk_r+0x1c>)
 8008760:	2300      	movs	r3, #0
 8008762:	4605      	mov	r5, r0
 8008764:	4608      	mov	r0, r1
 8008766:	6023      	str	r3, [r4, #0]
 8008768:	f7f8 fd50 	bl	800120c <_sbrk>
 800876c:	1c43      	adds	r3, r0, #1
 800876e:	d102      	bne.n	8008776 <_sbrk_r+0x1a>
 8008770:	6823      	ldr	r3, [r4, #0]
 8008772:	b103      	cbz	r3, 8008776 <_sbrk_r+0x1a>
 8008774:	602b      	str	r3, [r5, #0]
 8008776:	bd38      	pop	{r3, r4, r5, pc}
 8008778:	20000aa0 	.word	0x20000aa0

0800877c <siprintf>:
 800877c:	b40e      	push	{r1, r2, r3}
 800877e:	b500      	push	{lr}
 8008780:	b09c      	sub	sp, #112	; 0x70
 8008782:	ab1d      	add	r3, sp, #116	; 0x74
 8008784:	9002      	str	r0, [sp, #8]
 8008786:	9006      	str	r0, [sp, #24]
 8008788:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800878c:	4809      	ldr	r0, [pc, #36]	; (80087b4 <siprintf+0x38>)
 800878e:	9107      	str	r1, [sp, #28]
 8008790:	9104      	str	r1, [sp, #16]
 8008792:	4909      	ldr	r1, [pc, #36]	; (80087b8 <siprintf+0x3c>)
 8008794:	f853 2b04 	ldr.w	r2, [r3], #4
 8008798:	9105      	str	r1, [sp, #20]
 800879a:	6800      	ldr	r0, [r0, #0]
 800879c:	9301      	str	r3, [sp, #4]
 800879e:	a902      	add	r1, sp, #8
 80087a0:	f000 f894 	bl	80088cc <_svfiprintf_r>
 80087a4:	9b02      	ldr	r3, [sp, #8]
 80087a6:	2200      	movs	r2, #0
 80087a8:	701a      	strb	r2, [r3, #0]
 80087aa:	b01c      	add	sp, #112	; 0x70
 80087ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80087b0:	b003      	add	sp, #12
 80087b2:	4770      	bx	lr
 80087b4:	2000003c 	.word	0x2000003c
 80087b8:	ffff0208 	.word	0xffff0208

080087bc <siscanf>:
 80087bc:	b40e      	push	{r1, r2, r3}
 80087be:	b530      	push	{r4, r5, lr}
 80087c0:	b09c      	sub	sp, #112	; 0x70
 80087c2:	ac1f      	add	r4, sp, #124	; 0x7c
 80087c4:	f44f 7201 	mov.w	r2, #516	; 0x204
 80087c8:	f854 5b04 	ldr.w	r5, [r4], #4
 80087cc:	f8ad 2014 	strh.w	r2, [sp, #20]
 80087d0:	9002      	str	r0, [sp, #8]
 80087d2:	9006      	str	r0, [sp, #24]
 80087d4:	f7f7 fcfc 	bl	80001d0 <strlen>
 80087d8:	4b0b      	ldr	r3, [pc, #44]	; (8008808 <siscanf+0x4c>)
 80087da:	9003      	str	r0, [sp, #12]
 80087dc:	9007      	str	r0, [sp, #28]
 80087de:	930b      	str	r3, [sp, #44]	; 0x2c
 80087e0:	480a      	ldr	r0, [pc, #40]	; (800880c <siscanf+0x50>)
 80087e2:	9401      	str	r4, [sp, #4]
 80087e4:	2300      	movs	r3, #0
 80087e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80087e8:	9314      	str	r3, [sp, #80]	; 0x50
 80087ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80087ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 80087f2:	462a      	mov	r2, r5
 80087f4:	4623      	mov	r3, r4
 80087f6:	a902      	add	r1, sp, #8
 80087f8:	6800      	ldr	r0, [r0, #0]
 80087fa:	f000 f9b9 	bl	8008b70 <__ssvfiscanf_r>
 80087fe:	b01c      	add	sp, #112	; 0x70
 8008800:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008804:	b003      	add	sp, #12
 8008806:	4770      	bx	lr
 8008808:	08008811 	.word	0x08008811
 800880c:	2000003c 	.word	0x2000003c

08008810 <__seofread>:
 8008810:	2000      	movs	r0, #0
 8008812:	4770      	bx	lr

08008814 <__malloc_lock>:
 8008814:	4770      	bx	lr

08008816 <__malloc_unlock>:
 8008816:	4770      	bx	lr

08008818 <__ssputs_r>:
 8008818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800881c:	688e      	ldr	r6, [r1, #8]
 800881e:	429e      	cmp	r6, r3
 8008820:	4682      	mov	sl, r0
 8008822:	460c      	mov	r4, r1
 8008824:	4690      	mov	r8, r2
 8008826:	4699      	mov	r9, r3
 8008828:	d837      	bhi.n	800889a <__ssputs_r+0x82>
 800882a:	898a      	ldrh	r2, [r1, #12]
 800882c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008830:	d031      	beq.n	8008896 <__ssputs_r+0x7e>
 8008832:	6825      	ldr	r5, [r4, #0]
 8008834:	6909      	ldr	r1, [r1, #16]
 8008836:	1a6f      	subs	r7, r5, r1
 8008838:	6965      	ldr	r5, [r4, #20]
 800883a:	2302      	movs	r3, #2
 800883c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008840:	fb95 f5f3 	sdiv	r5, r5, r3
 8008844:	f109 0301 	add.w	r3, r9, #1
 8008848:	443b      	add	r3, r7
 800884a:	429d      	cmp	r5, r3
 800884c:	bf38      	it	cc
 800884e:	461d      	movcc	r5, r3
 8008850:	0553      	lsls	r3, r2, #21
 8008852:	d530      	bpl.n	80088b6 <__ssputs_r+0x9e>
 8008854:	4629      	mov	r1, r5
 8008856:	f7ff ff27 	bl	80086a8 <_malloc_r>
 800885a:	4606      	mov	r6, r0
 800885c:	b950      	cbnz	r0, 8008874 <__ssputs_r+0x5c>
 800885e:	230c      	movs	r3, #12
 8008860:	f8ca 3000 	str.w	r3, [sl]
 8008864:	89a3      	ldrh	r3, [r4, #12]
 8008866:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800886a:	81a3      	strh	r3, [r4, #12]
 800886c:	f04f 30ff 	mov.w	r0, #4294967295
 8008870:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008874:	463a      	mov	r2, r7
 8008876:	6921      	ldr	r1, [r4, #16]
 8008878:	f000 ff54 	bl	8009724 <memcpy>
 800887c:	89a3      	ldrh	r3, [r4, #12]
 800887e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008882:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008886:	81a3      	strh	r3, [r4, #12]
 8008888:	6126      	str	r6, [r4, #16]
 800888a:	6165      	str	r5, [r4, #20]
 800888c:	443e      	add	r6, r7
 800888e:	1bed      	subs	r5, r5, r7
 8008890:	6026      	str	r6, [r4, #0]
 8008892:	60a5      	str	r5, [r4, #8]
 8008894:	464e      	mov	r6, r9
 8008896:	454e      	cmp	r6, r9
 8008898:	d900      	bls.n	800889c <__ssputs_r+0x84>
 800889a:	464e      	mov	r6, r9
 800889c:	4632      	mov	r2, r6
 800889e:	4641      	mov	r1, r8
 80088a0:	6820      	ldr	r0, [r4, #0]
 80088a2:	f000 ff4a 	bl	800973a <memmove>
 80088a6:	68a3      	ldr	r3, [r4, #8]
 80088a8:	1b9b      	subs	r3, r3, r6
 80088aa:	60a3      	str	r3, [r4, #8]
 80088ac:	6823      	ldr	r3, [r4, #0]
 80088ae:	441e      	add	r6, r3
 80088b0:	6026      	str	r6, [r4, #0]
 80088b2:	2000      	movs	r0, #0
 80088b4:	e7dc      	b.n	8008870 <__ssputs_r+0x58>
 80088b6:	462a      	mov	r2, r5
 80088b8:	f000 ff58 	bl	800976c <_realloc_r>
 80088bc:	4606      	mov	r6, r0
 80088be:	2800      	cmp	r0, #0
 80088c0:	d1e2      	bne.n	8008888 <__ssputs_r+0x70>
 80088c2:	6921      	ldr	r1, [r4, #16]
 80088c4:	4650      	mov	r0, sl
 80088c6:	f7ff fea1 	bl	800860c <_free_r>
 80088ca:	e7c8      	b.n	800885e <__ssputs_r+0x46>

080088cc <_svfiprintf_r>:
 80088cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088d0:	461d      	mov	r5, r3
 80088d2:	898b      	ldrh	r3, [r1, #12]
 80088d4:	061f      	lsls	r7, r3, #24
 80088d6:	b09d      	sub	sp, #116	; 0x74
 80088d8:	4680      	mov	r8, r0
 80088da:	460c      	mov	r4, r1
 80088dc:	4616      	mov	r6, r2
 80088de:	d50f      	bpl.n	8008900 <_svfiprintf_r+0x34>
 80088e0:	690b      	ldr	r3, [r1, #16]
 80088e2:	b96b      	cbnz	r3, 8008900 <_svfiprintf_r+0x34>
 80088e4:	2140      	movs	r1, #64	; 0x40
 80088e6:	f7ff fedf 	bl	80086a8 <_malloc_r>
 80088ea:	6020      	str	r0, [r4, #0]
 80088ec:	6120      	str	r0, [r4, #16]
 80088ee:	b928      	cbnz	r0, 80088fc <_svfiprintf_r+0x30>
 80088f0:	230c      	movs	r3, #12
 80088f2:	f8c8 3000 	str.w	r3, [r8]
 80088f6:	f04f 30ff 	mov.w	r0, #4294967295
 80088fa:	e0c8      	b.n	8008a8e <_svfiprintf_r+0x1c2>
 80088fc:	2340      	movs	r3, #64	; 0x40
 80088fe:	6163      	str	r3, [r4, #20]
 8008900:	2300      	movs	r3, #0
 8008902:	9309      	str	r3, [sp, #36]	; 0x24
 8008904:	2320      	movs	r3, #32
 8008906:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800890a:	2330      	movs	r3, #48	; 0x30
 800890c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008910:	9503      	str	r5, [sp, #12]
 8008912:	f04f 0b01 	mov.w	fp, #1
 8008916:	4637      	mov	r7, r6
 8008918:	463d      	mov	r5, r7
 800891a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800891e:	b10b      	cbz	r3, 8008924 <_svfiprintf_r+0x58>
 8008920:	2b25      	cmp	r3, #37	; 0x25
 8008922:	d13e      	bne.n	80089a2 <_svfiprintf_r+0xd6>
 8008924:	ebb7 0a06 	subs.w	sl, r7, r6
 8008928:	d00b      	beq.n	8008942 <_svfiprintf_r+0x76>
 800892a:	4653      	mov	r3, sl
 800892c:	4632      	mov	r2, r6
 800892e:	4621      	mov	r1, r4
 8008930:	4640      	mov	r0, r8
 8008932:	f7ff ff71 	bl	8008818 <__ssputs_r>
 8008936:	3001      	adds	r0, #1
 8008938:	f000 80a4 	beq.w	8008a84 <_svfiprintf_r+0x1b8>
 800893c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800893e:	4453      	add	r3, sl
 8008940:	9309      	str	r3, [sp, #36]	; 0x24
 8008942:	783b      	ldrb	r3, [r7, #0]
 8008944:	2b00      	cmp	r3, #0
 8008946:	f000 809d 	beq.w	8008a84 <_svfiprintf_r+0x1b8>
 800894a:	2300      	movs	r3, #0
 800894c:	f04f 32ff 	mov.w	r2, #4294967295
 8008950:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008954:	9304      	str	r3, [sp, #16]
 8008956:	9307      	str	r3, [sp, #28]
 8008958:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800895c:	931a      	str	r3, [sp, #104]	; 0x68
 800895e:	462f      	mov	r7, r5
 8008960:	2205      	movs	r2, #5
 8008962:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008966:	4850      	ldr	r0, [pc, #320]	; (8008aa8 <_svfiprintf_r+0x1dc>)
 8008968:	f7f7 fc3a 	bl	80001e0 <memchr>
 800896c:	9b04      	ldr	r3, [sp, #16]
 800896e:	b9d0      	cbnz	r0, 80089a6 <_svfiprintf_r+0xda>
 8008970:	06d9      	lsls	r1, r3, #27
 8008972:	bf44      	itt	mi
 8008974:	2220      	movmi	r2, #32
 8008976:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800897a:	071a      	lsls	r2, r3, #28
 800897c:	bf44      	itt	mi
 800897e:	222b      	movmi	r2, #43	; 0x2b
 8008980:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008984:	782a      	ldrb	r2, [r5, #0]
 8008986:	2a2a      	cmp	r2, #42	; 0x2a
 8008988:	d015      	beq.n	80089b6 <_svfiprintf_r+0xea>
 800898a:	9a07      	ldr	r2, [sp, #28]
 800898c:	462f      	mov	r7, r5
 800898e:	2000      	movs	r0, #0
 8008990:	250a      	movs	r5, #10
 8008992:	4639      	mov	r1, r7
 8008994:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008998:	3b30      	subs	r3, #48	; 0x30
 800899a:	2b09      	cmp	r3, #9
 800899c:	d94d      	bls.n	8008a3a <_svfiprintf_r+0x16e>
 800899e:	b1b8      	cbz	r0, 80089d0 <_svfiprintf_r+0x104>
 80089a0:	e00f      	b.n	80089c2 <_svfiprintf_r+0xf6>
 80089a2:	462f      	mov	r7, r5
 80089a4:	e7b8      	b.n	8008918 <_svfiprintf_r+0x4c>
 80089a6:	4a40      	ldr	r2, [pc, #256]	; (8008aa8 <_svfiprintf_r+0x1dc>)
 80089a8:	1a80      	subs	r0, r0, r2
 80089aa:	fa0b f000 	lsl.w	r0, fp, r0
 80089ae:	4318      	orrs	r0, r3
 80089b0:	9004      	str	r0, [sp, #16]
 80089b2:	463d      	mov	r5, r7
 80089b4:	e7d3      	b.n	800895e <_svfiprintf_r+0x92>
 80089b6:	9a03      	ldr	r2, [sp, #12]
 80089b8:	1d11      	adds	r1, r2, #4
 80089ba:	6812      	ldr	r2, [r2, #0]
 80089bc:	9103      	str	r1, [sp, #12]
 80089be:	2a00      	cmp	r2, #0
 80089c0:	db01      	blt.n	80089c6 <_svfiprintf_r+0xfa>
 80089c2:	9207      	str	r2, [sp, #28]
 80089c4:	e004      	b.n	80089d0 <_svfiprintf_r+0x104>
 80089c6:	4252      	negs	r2, r2
 80089c8:	f043 0302 	orr.w	r3, r3, #2
 80089cc:	9207      	str	r2, [sp, #28]
 80089ce:	9304      	str	r3, [sp, #16]
 80089d0:	783b      	ldrb	r3, [r7, #0]
 80089d2:	2b2e      	cmp	r3, #46	; 0x2e
 80089d4:	d10c      	bne.n	80089f0 <_svfiprintf_r+0x124>
 80089d6:	787b      	ldrb	r3, [r7, #1]
 80089d8:	2b2a      	cmp	r3, #42	; 0x2a
 80089da:	d133      	bne.n	8008a44 <_svfiprintf_r+0x178>
 80089dc:	9b03      	ldr	r3, [sp, #12]
 80089de:	1d1a      	adds	r2, r3, #4
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	9203      	str	r2, [sp, #12]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	bfb8      	it	lt
 80089e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80089ec:	3702      	adds	r7, #2
 80089ee:	9305      	str	r3, [sp, #20]
 80089f0:	4d2e      	ldr	r5, [pc, #184]	; (8008aac <_svfiprintf_r+0x1e0>)
 80089f2:	7839      	ldrb	r1, [r7, #0]
 80089f4:	2203      	movs	r2, #3
 80089f6:	4628      	mov	r0, r5
 80089f8:	f7f7 fbf2 	bl	80001e0 <memchr>
 80089fc:	b138      	cbz	r0, 8008a0e <_svfiprintf_r+0x142>
 80089fe:	2340      	movs	r3, #64	; 0x40
 8008a00:	1b40      	subs	r0, r0, r5
 8008a02:	fa03 f000 	lsl.w	r0, r3, r0
 8008a06:	9b04      	ldr	r3, [sp, #16]
 8008a08:	4303      	orrs	r3, r0
 8008a0a:	3701      	adds	r7, #1
 8008a0c:	9304      	str	r3, [sp, #16]
 8008a0e:	7839      	ldrb	r1, [r7, #0]
 8008a10:	4827      	ldr	r0, [pc, #156]	; (8008ab0 <_svfiprintf_r+0x1e4>)
 8008a12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a16:	2206      	movs	r2, #6
 8008a18:	1c7e      	adds	r6, r7, #1
 8008a1a:	f7f7 fbe1 	bl	80001e0 <memchr>
 8008a1e:	2800      	cmp	r0, #0
 8008a20:	d038      	beq.n	8008a94 <_svfiprintf_r+0x1c8>
 8008a22:	4b24      	ldr	r3, [pc, #144]	; (8008ab4 <_svfiprintf_r+0x1e8>)
 8008a24:	bb13      	cbnz	r3, 8008a6c <_svfiprintf_r+0x1a0>
 8008a26:	9b03      	ldr	r3, [sp, #12]
 8008a28:	3307      	adds	r3, #7
 8008a2a:	f023 0307 	bic.w	r3, r3, #7
 8008a2e:	3308      	adds	r3, #8
 8008a30:	9303      	str	r3, [sp, #12]
 8008a32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a34:	444b      	add	r3, r9
 8008a36:	9309      	str	r3, [sp, #36]	; 0x24
 8008a38:	e76d      	b.n	8008916 <_svfiprintf_r+0x4a>
 8008a3a:	fb05 3202 	mla	r2, r5, r2, r3
 8008a3e:	2001      	movs	r0, #1
 8008a40:	460f      	mov	r7, r1
 8008a42:	e7a6      	b.n	8008992 <_svfiprintf_r+0xc6>
 8008a44:	2300      	movs	r3, #0
 8008a46:	3701      	adds	r7, #1
 8008a48:	9305      	str	r3, [sp, #20]
 8008a4a:	4619      	mov	r1, r3
 8008a4c:	250a      	movs	r5, #10
 8008a4e:	4638      	mov	r0, r7
 8008a50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a54:	3a30      	subs	r2, #48	; 0x30
 8008a56:	2a09      	cmp	r2, #9
 8008a58:	d903      	bls.n	8008a62 <_svfiprintf_r+0x196>
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d0c8      	beq.n	80089f0 <_svfiprintf_r+0x124>
 8008a5e:	9105      	str	r1, [sp, #20]
 8008a60:	e7c6      	b.n	80089f0 <_svfiprintf_r+0x124>
 8008a62:	fb05 2101 	mla	r1, r5, r1, r2
 8008a66:	2301      	movs	r3, #1
 8008a68:	4607      	mov	r7, r0
 8008a6a:	e7f0      	b.n	8008a4e <_svfiprintf_r+0x182>
 8008a6c:	ab03      	add	r3, sp, #12
 8008a6e:	9300      	str	r3, [sp, #0]
 8008a70:	4622      	mov	r2, r4
 8008a72:	4b11      	ldr	r3, [pc, #68]	; (8008ab8 <_svfiprintf_r+0x1ec>)
 8008a74:	a904      	add	r1, sp, #16
 8008a76:	4640      	mov	r0, r8
 8008a78:	f3af 8000 	nop.w
 8008a7c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008a80:	4681      	mov	r9, r0
 8008a82:	d1d6      	bne.n	8008a32 <_svfiprintf_r+0x166>
 8008a84:	89a3      	ldrh	r3, [r4, #12]
 8008a86:	065b      	lsls	r3, r3, #25
 8008a88:	f53f af35 	bmi.w	80088f6 <_svfiprintf_r+0x2a>
 8008a8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a8e:	b01d      	add	sp, #116	; 0x74
 8008a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a94:	ab03      	add	r3, sp, #12
 8008a96:	9300      	str	r3, [sp, #0]
 8008a98:	4622      	mov	r2, r4
 8008a9a:	4b07      	ldr	r3, [pc, #28]	; (8008ab8 <_svfiprintf_r+0x1ec>)
 8008a9c:	a904      	add	r1, sp, #16
 8008a9e:	4640      	mov	r0, r8
 8008aa0:	f000 fa2c 	bl	8008efc <_printf_i>
 8008aa4:	e7ea      	b.n	8008a7c <_svfiprintf_r+0x1b0>
 8008aa6:	bf00      	nop
 8008aa8:	08009834 	.word	0x08009834
 8008aac:	0800983a 	.word	0x0800983a
 8008ab0:	0800983e 	.word	0x0800983e
 8008ab4:	00000000 	.word	0x00000000
 8008ab8:	08008819 	.word	0x08008819

08008abc <_sungetc_r>:
 8008abc:	b538      	push	{r3, r4, r5, lr}
 8008abe:	1c4b      	adds	r3, r1, #1
 8008ac0:	4614      	mov	r4, r2
 8008ac2:	d103      	bne.n	8008acc <_sungetc_r+0x10>
 8008ac4:	f04f 35ff 	mov.w	r5, #4294967295
 8008ac8:	4628      	mov	r0, r5
 8008aca:	bd38      	pop	{r3, r4, r5, pc}
 8008acc:	8993      	ldrh	r3, [r2, #12]
 8008ace:	f023 0320 	bic.w	r3, r3, #32
 8008ad2:	8193      	strh	r3, [r2, #12]
 8008ad4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008ad6:	6852      	ldr	r2, [r2, #4]
 8008ad8:	b2cd      	uxtb	r5, r1
 8008ada:	b18b      	cbz	r3, 8008b00 <_sungetc_r+0x44>
 8008adc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	dd08      	ble.n	8008af4 <_sungetc_r+0x38>
 8008ae2:	6823      	ldr	r3, [r4, #0]
 8008ae4:	1e5a      	subs	r2, r3, #1
 8008ae6:	6022      	str	r2, [r4, #0]
 8008ae8:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008aec:	6863      	ldr	r3, [r4, #4]
 8008aee:	3301      	adds	r3, #1
 8008af0:	6063      	str	r3, [r4, #4]
 8008af2:	e7e9      	b.n	8008ac8 <_sungetc_r+0xc>
 8008af4:	4621      	mov	r1, r4
 8008af6:	f000 fdb7 	bl	8009668 <__submore>
 8008afa:	2800      	cmp	r0, #0
 8008afc:	d0f1      	beq.n	8008ae2 <_sungetc_r+0x26>
 8008afe:	e7e1      	b.n	8008ac4 <_sungetc_r+0x8>
 8008b00:	6921      	ldr	r1, [r4, #16]
 8008b02:	6823      	ldr	r3, [r4, #0]
 8008b04:	b151      	cbz	r1, 8008b1c <_sungetc_r+0x60>
 8008b06:	4299      	cmp	r1, r3
 8008b08:	d208      	bcs.n	8008b1c <_sungetc_r+0x60>
 8008b0a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008b0e:	42a9      	cmp	r1, r5
 8008b10:	d104      	bne.n	8008b1c <_sungetc_r+0x60>
 8008b12:	3b01      	subs	r3, #1
 8008b14:	3201      	adds	r2, #1
 8008b16:	6023      	str	r3, [r4, #0]
 8008b18:	6062      	str	r2, [r4, #4]
 8008b1a:	e7d5      	b.n	8008ac8 <_sungetc_r+0xc>
 8008b1c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8008b20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b24:	6363      	str	r3, [r4, #52]	; 0x34
 8008b26:	2303      	movs	r3, #3
 8008b28:	63a3      	str	r3, [r4, #56]	; 0x38
 8008b2a:	4623      	mov	r3, r4
 8008b2c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008b30:	6023      	str	r3, [r4, #0]
 8008b32:	2301      	movs	r3, #1
 8008b34:	e7dc      	b.n	8008af0 <_sungetc_r+0x34>

08008b36 <__ssrefill_r>:
 8008b36:	b510      	push	{r4, lr}
 8008b38:	460c      	mov	r4, r1
 8008b3a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008b3c:	b169      	cbz	r1, 8008b5a <__ssrefill_r+0x24>
 8008b3e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b42:	4299      	cmp	r1, r3
 8008b44:	d001      	beq.n	8008b4a <__ssrefill_r+0x14>
 8008b46:	f7ff fd61 	bl	800860c <_free_r>
 8008b4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b4c:	6063      	str	r3, [r4, #4]
 8008b4e:	2000      	movs	r0, #0
 8008b50:	6360      	str	r0, [r4, #52]	; 0x34
 8008b52:	b113      	cbz	r3, 8008b5a <__ssrefill_r+0x24>
 8008b54:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008b56:	6023      	str	r3, [r4, #0]
 8008b58:	bd10      	pop	{r4, pc}
 8008b5a:	6923      	ldr	r3, [r4, #16]
 8008b5c:	6023      	str	r3, [r4, #0]
 8008b5e:	2300      	movs	r3, #0
 8008b60:	6063      	str	r3, [r4, #4]
 8008b62:	89a3      	ldrh	r3, [r4, #12]
 8008b64:	f043 0320 	orr.w	r3, r3, #32
 8008b68:	81a3      	strh	r3, [r4, #12]
 8008b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b6e:	e7f3      	b.n	8008b58 <__ssrefill_r+0x22>

08008b70 <__ssvfiscanf_r>:
 8008b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b74:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8008b78:	460c      	mov	r4, r1
 8008b7a:	2100      	movs	r1, #0
 8008b7c:	9144      	str	r1, [sp, #272]	; 0x110
 8008b7e:	9145      	str	r1, [sp, #276]	; 0x114
 8008b80:	499f      	ldr	r1, [pc, #636]	; (8008e00 <__ssvfiscanf_r+0x290>)
 8008b82:	91a0      	str	r1, [sp, #640]	; 0x280
 8008b84:	f10d 0804 	add.w	r8, sp, #4
 8008b88:	499e      	ldr	r1, [pc, #632]	; (8008e04 <__ssvfiscanf_r+0x294>)
 8008b8a:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8008e08 <__ssvfiscanf_r+0x298>
 8008b8e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8008b92:	4606      	mov	r6, r0
 8008b94:	4692      	mov	sl, r2
 8008b96:	91a1      	str	r1, [sp, #644]	; 0x284
 8008b98:	9300      	str	r3, [sp, #0]
 8008b9a:	270a      	movs	r7, #10
 8008b9c:	f89a 3000 	ldrb.w	r3, [sl]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	f000 812a 	beq.w	8008dfa <__ssvfiscanf_r+0x28a>
 8008ba6:	4655      	mov	r5, sl
 8008ba8:	f000 fd9c 	bl	80096e4 <__locale_ctype_ptr>
 8008bac:	f815 bb01 	ldrb.w	fp, [r5], #1
 8008bb0:	4458      	add	r0, fp
 8008bb2:	7843      	ldrb	r3, [r0, #1]
 8008bb4:	f013 0308 	ands.w	r3, r3, #8
 8008bb8:	d01c      	beq.n	8008bf4 <__ssvfiscanf_r+0x84>
 8008bba:	6863      	ldr	r3, [r4, #4]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	dd12      	ble.n	8008be6 <__ssvfiscanf_r+0x76>
 8008bc0:	f000 fd90 	bl	80096e4 <__locale_ctype_ptr>
 8008bc4:	6823      	ldr	r3, [r4, #0]
 8008bc6:	781a      	ldrb	r2, [r3, #0]
 8008bc8:	4410      	add	r0, r2
 8008bca:	7842      	ldrb	r2, [r0, #1]
 8008bcc:	0712      	lsls	r2, r2, #28
 8008bce:	d401      	bmi.n	8008bd4 <__ssvfiscanf_r+0x64>
 8008bd0:	46aa      	mov	sl, r5
 8008bd2:	e7e3      	b.n	8008b9c <__ssvfiscanf_r+0x2c>
 8008bd4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008bd6:	3201      	adds	r2, #1
 8008bd8:	9245      	str	r2, [sp, #276]	; 0x114
 8008bda:	6862      	ldr	r2, [r4, #4]
 8008bdc:	3301      	adds	r3, #1
 8008bde:	3a01      	subs	r2, #1
 8008be0:	6062      	str	r2, [r4, #4]
 8008be2:	6023      	str	r3, [r4, #0]
 8008be4:	e7e9      	b.n	8008bba <__ssvfiscanf_r+0x4a>
 8008be6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008be8:	4621      	mov	r1, r4
 8008bea:	4630      	mov	r0, r6
 8008bec:	4798      	blx	r3
 8008bee:	2800      	cmp	r0, #0
 8008bf0:	d0e6      	beq.n	8008bc0 <__ssvfiscanf_r+0x50>
 8008bf2:	e7ed      	b.n	8008bd0 <__ssvfiscanf_r+0x60>
 8008bf4:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8008bf8:	f040 8082 	bne.w	8008d00 <__ssvfiscanf_r+0x190>
 8008bfc:	9343      	str	r3, [sp, #268]	; 0x10c
 8008bfe:	9341      	str	r3, [sp, #260]	; 0x104
 8008c00:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8008c04:	2b2a      	cmp	r3, #42	; 0x2a
 8008c06:	d103      	bne.n	8008c10 <__ssvfiscanf_r+0xa0>
 8008c08:	2310      	movs	r3, #16
 8008c0a:	9341      	str	r3, [sp, #260]	; 0x104
 8008c0c:	f10a 0502 	add.w	r5, sl, #2
 8008c10:	46aa      	mov	sl, r5
 8008c12:	f815 1b01 	ldrb.w	r1, [r5], #1
 8008c16:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008c1a:	2a09      	cmp	r2, #9
 8008c1c:	d922      	bls.n	8008c64 <__ssvfiscanf_r+0xf4>
 8008c1e:	2203      	movs	r2, #3
 8008c20:	4879      	ldr	r0, [pc, #484]	; (8008e08 <__ssvfiscanf_r+0x298>)
 8008c22:	f7f7 fadd 	bl	80001e0 <memchr>
 8008c26:	b138      	cbz	r0, 8008c38 <__ssvfiscanf_r+0xc8>
 8008c28:	eba0 0309 	sub.w	r3, r0, r9
 8008c2c:	2001      	movs	r0, #1
 8008c2e:	4098      	lsls	r0, r3
 8008c30:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008c32:	4318      	orrs	r0, r3
 8008c34:	9041      	str	r0, [sp, #260]	; 0x104
 8008c36:	46aa      	mov	sl, r5
 8008c38:	f89a 3000 	ldrb.w	r3, [sl]
 8008c3c:	2b67      	cmp	r3, #103	; 0x67
 8008c3e:	f10a 0501 	add.w	r5, sl, #1
 8008c42:	d82b      	bhi.n	8008c9c <__ssvfiscanf_r+0x12c>
 8008c44:	2b65      	cmp	r3, #101	; 0x65
 8008c46:	f080 809f 	bcs.w	8008d88 <__ssvfiscanf_r+0x218>
 8008c4a:	2b47      	cmp	r3, #71	; 0x47
 8008c4c:	d810      	bhi.n	8008c70 <__ssvfiscanf_r+0x100>
 8008c4e:	2b45      	cmp	r3, #69	; 0x45
 8008c50:	f080 809a 	bcs.w	8008d88 <__ssvfiscanf_r+0x218>
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d06c      	beq.n	8008d32 <__ssvfiscanf_r+0x1c2>
 8008c58:	2b25      	cmp	r3, #37	; 0x25
 8008c5a:	d051      	beq.n	8008d00 <__ssvfiscanf_r+0x190>
 8008c5c:	2303      	movs	r3, #3
 8008c5e:	9347      	str	r3, [sp, #284]	; 0x11c
 8008c60:	9742      	str	r7, [sp, #264]	; 0x108
 8008c62:	e027      	b.n	8008cb4 <__ssvfiscanf_r+0x144>
 8008c64:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8008c66:	fb07 1303 	mla	r3, r7, r3, r1
 8008c6a:	3b30      	subs	r3, #48	; 0x30
 8008c6c:	9343      	str	r3, [sp, #268]	; 0x10c
 8008c6e:	e7cf      	b.n	8008c10 <__ssvfiscanf_r+0xa0>
 8008c70:	2b5b      	cmp	r3, #91	; 0x5b
 8008c72:	d06a      	beq.n	8008d4a <__ssvfiscanf_r+0x1da>
 8008c74:	d80c      	bhi.n	8008c90 <__ssvfiscanf_r+0x120>
 8008c76:	2b58      	cmp	r3, #88	; 0x58
 8008c78:	d1f0      	bne.n	8008c5c <__ssvfiscanf_r+0xec>
 8008c7a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008c7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c80:	9241      	str	r2, [sp, #260]	; 0x104
 8008c82:	2210      	movs	r2, #16
 8008c84:	9242      	str	r2, [sp, #264]	; 0x108
 8008c86:	2b6e      	cmp	r3, #110	; 0x6e
 8008c88:	bf8c      	ite	hi
 8008c8a:	2304      	movhi	r3, #4
 8008c8c:	2303      	movls	r3, #3
 8008c8e:	e010      	b.n	8008cb2 <__ssvfiscanf_r+0x142>
 8008c90:	2b63      	cmp	r3, #99	; 0x63
 8008c92:	d065      	beq.n	8008d60 <__ssvfiscanf_r+0x1f0>
 8008c94:	2b64      	cmp	r3, #100	; 0x64
 8008c96:	d1e1      	bne.n	8008c5c <__ssvfiscanf_r+0xec>
 8008c98:	9742      	str	r7, [sp, #264]	; 0x108
 8008c9a:	e7f4      	b.n	8008c86 <__ssvfiscanf_r+0x116>
 8008c9c:	2b70      	cmp	r3, #112	; 0x70
 8008c9e:	d04b      	beq.n	8008d38 <__ssvfiscanf_r+0x1c8>
 8008ca0:	d826      	bhi.n	8008cf0 <__ssvfiscanf_r+0x180>
 8008ca2:	2b6e      	cmp	r3, #110	; 0x6e
 8008ca4:	d062      	beq.n	8008d6c <__ssvfiscanf_r+0x1fc>
 8008ca6:	d84c      	bhi.n	8008d42 <__ssvfiscanf_r+0x1d2>
 8008ca8:	2b69      	cmp	r3, #105	; 0x69
 8008caa:	d1d7      	bne.n	8008c5c <__ssvfiscanf_r+0xec>
 8008cac:	2300      	movs	r3, #0
 8008cae:	9342      	str	r3, [sp, #264]	; 0x108
 8008cb0:	2303      	movs	r3, #3
 8008cb2:	9347      	str	r3, [sp, #284]	; 0x11c
 8008cb4:	6863      	ldr	r3, [r4, #4]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	dd68      	ble.n	8008d8c <__ssvfiscanf_r+0x21c>
 8008cba:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008cbc:	0659      	lsls	r1, r3, #25
 8008cbe:	d407      	bmi.n	8008cd0 <__ssvfiscanf_r+0x160>
 8008cc0:	f000 fd10 	bl	80096e4 <__locale_ctype_ptr>
 8008cc4:	6823      	ldr	r3, [r4, #0]
 8008cc6:	781a      	ldrb	r2, [r3, #0]
 8008cc8:	4410      	add	r0, r2
 8008cca:	7842      	ldrb	r2, [r0, #1]
 8008ccc:	0712      	lsls	r2, r2, #28
 8008cce:	d464      	bmi.n	8008d9a <__ssvfiscanf_r+0x22a>
 8008cd0:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8008cd2:	2b02      	cmp	r3, #2
 8008cd4:	dc73      	bgt.n	8008dbe <__ssvfiscanf_r+0x24e>
 8008cd6:	466b      	mov	r3, sp
 8008cd8:	4622      	mov	r2, r4
 8008cda:	a941      	add	r1, sp, #260	; 0x104
 8008cdc:	4630      	mov	r0, r6
 8008cde:	f000 fa1f 	bl	8009120 <_scanf_chars>
 8008ce2:	2801      	cmp	r0, #1
 8008ce4:	f000 8089 	beq.w	8008dfa <__ssvfiscanf_r+0x28a>
 8008ce8:	2802      	cmp	r0, #2
 8008cea:	f47f af71 	bne.w	8008bd0 <__ssvfiscanf_r+0x60>
 8008cee:	e01d      	b.n	8008d2c <__ssvfiscanf_r+0x1bc>
 8008cf0:	2b75      	cmp	r3, #117	; 0x75
 8008cf2:	d0d1      	beq.n	8008c98 <__ssvfiscanf_r+0x128>
 8008cf4:	2b78      	cmp	r3, #120	; 0x78
 8008cf6:	d0c0      	beq.n	8008c7a <__ssvfiscanf_r+0x10a>
 8008cf8:	2b73      	cmp	r3, #115	; 0x73
 8008cfa:	d1af      	bne.n	8008c5c <__ssvfiscanf_r+0xec>
 8008cfc:	2302      	movs	r3, #2
 8008cfe:	e7d8      	b.n	8008cb2 <__ssvfiscanf_r+0x142>
 8008d00:	6863      	ldr	r3, [r4, #4]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	dd0c      	ble.n	8008d20 <__ssvfiscanf_r+0x1b0>
 8008d06:	6823      	ldr	r3, [r4, #0]
 8008d08:	781a      	ldrb	r2, [r3, #0]
 8008d0a:	455a      	cmp	r2, fp
 8008d0c:	d175      	bne.n	8008dfa <__ssvfiscanf_r+0x28a>
 8008d0e:	3301      	adds	r3, #1
 8008d10:	6862      	ldr	r2, [r4, #4]
 8008d12:	6023      	str	r3, [r4, #0]
 8008d14:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8008d16:	3a01      	subs	r2, #1
 8008d18:	3301      	adds	r3, #1
 8008d1a:	6062      	str	r2, [r4, #4]
 8008d1c:	9345      	str	r3, [sp, #276]	; 0x114
 8008d1e:	e757      	b.n	8008bd0 <__ssvfiscanf_r+0x60>
 8008d20:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008d22:	4621      	mov	r1, r4
 8008d24:	4630      	mov	r0, r6
 8008d26:	4798      	blx	r3
 8008d28:	2800      	cmp	r0, #0
 8008d2a:	d0ec      	beq.n	8008d06 <__ssvfiscanf_r+0x196>
 8008d2c:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008d2e:	2800      	cmp	r0, #0
 8008d30:	d159      	bne.n	8008de6 <__ssvfiscanf_r+0x276>
 8008d32:	f04f 30ff 	mov.w	r0, #4294967295
 8008d36:	e05c      	b.n	8008df2 <__ssvfiscanf_r+0x282>
 8008d38:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008d3a:	f042 0220 	orr.w	r2, r2, #32
 8008d3e:	9241      	str	r2, [sp, #260]	; 0x104
 8008d40:	e79b      	b.n	8008c7a <__ssvfiscanf_r+0x10a>
 8008d42:	2308      	movs	r3, #8
 8008d44:	9342      	str	r3, [sp, #264]	; 0x108
 8008d46:	2304      	movs	r3, #4
 8008d48:	e7b3      	b.n	8008cb2 <__ssvfiscanf_r+0x142>
 8008d4a:	4629      	mov	r1, r5
 8008d4c:	4640      	mov	r0, r8
 8008d4e:	f000 fb3f 	bl	80093d0 <__sccl>
 8008d52:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008d54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d58:	9341      	str	r3, [sp, #260]	; 0x104
 8008d5a:	4605      	mov	r5, r0
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	e7a8      	b.n	8008cb2 <__ssvfiscanf_r+0x142>
 8008d60:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008d62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d66:	9341      	str	r3, [sp, #260]	; 0x104
 8008d68:	2300      	movs	r3, #0
 8008d6a:	e7a2      	b.n	8008cb2 <__ssvfiscanf_r+0x142>
 8008d6c:	9841      	ldr	r0, [sp, #260]	; 0x104
 8008d6e:	06c3      	lsls	r3, r0, #27
 8008d70:	f53f af2e 	bmi.w	8008bd0 <__ssvfiscanf_r+0x60>
 8008d74:	9b00      	ldr	r3, [sp, #0]
 8008d76:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008d78:	1d19      	adds	r1, r3, #4
 8008d7a:	9100      	str	r1, [sp, #0]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	07c0      	lsls	r0, r0, #31
 8008d80:	bf4c      	ite	mi
 8008d82:	801a      	strhmi	r2, [r3, #0]
 8008d84:	601a      	strpl	r2, [r3, #0]
 8008d86:	e723      	b.n	8008bd0 <__ssvfiscanf_r+0x60>
 8008d88:	2305      	movs	r3, #5
 8008d8a:	e792      	b.n	8008cb2 <__ssvfiscanf_r+0x142>
 8008d8c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008d8e:	4621      	mov	r1, r4
 8008d90:	4630      	mov	r0, r6
 8008d92:	4798      	blx	r3
 8008d94:	2800      	cmp	r0, #0
 8008d96:	d090      	beq.n	8008cba <__ssvfiscanf_r+0x14a>
 8008d98:	e7c8      	b.n	8008d2c <__ssvfiscanf_r+0x1bc>
 8008d9a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008d9c:	3201      	adds	r2, #1
 8008d9e:	9245      	str	r2, [sp, #276]	; 0x114
 8008da0:	6862      	ldr	r2, [r4, #4]
 8008da2:	3a01      	subs	r2, #1
 8008da4:	2a00      	cmp	r2, #0
 8008da6:	6062      	str	r2, [r4, #4]
 8008da8:	dd02      	ble.n	8008db0 <__ssvfiscanf_r+0x240>
 8008daa:	3301      	adds	r3, #1
 8008dac:	6023      	str	r3, [r4, #0]
 8008dae:	e787      	b.n	8008cc0 <__ssvfiscanf_r+0x150>
 8008db0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008db2:	4621      	mov	r1, r4
 8008db4:	4630      	mov	r0, r6
 8008db6:	4798      	blx	r3
 8008db8:	2800      	cmp	r0, #0
 8008dba:	d081      	beq.n	8008cc0 <__ssvfiscanf_r+0x150>
 8008dbc:	e7b6      	b.n	8008d2c <__ssvfiscanf_r+0x1bc>
 8008dbe:	2b04      	cmp	r3, #4
 8008dc0:	dc06      	bgt.n	8008dd0 <__ssvfiscanf_r+0x260>
 8008dc2:	466b      	mov	r3, sp
 8008dc4:	4622      	mov	r2, r4
 8008dc6:	a941      	add	r1, sp, #260	; 0x104
 8008dc8:	4630      	mov	r0, r6
 8008dca:	f000 fa0d 	bl	80091e8 <_scanf_i>
 8008dce:	e788      	b.n	8008ce2 <__ssvfiscanf_r+0x172>
 8008dd0:	4b0e      	ldr	r3, [pc, #56]	; (8008e0c <__ssvfiscanf_r+0x29c>)
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	f43f aefc 	beq.w	8008bd0 <__ssvfiscanf_r+0x60>
 8008dd8:	466b      	mov	r3, sp
 8008dda:	4622      	mov	r2, r4
 8008ddc:	a941      	add	r1, sp, #260	; 0x104
 8008dde:	4630      	mov	r0, r6
 8008de0:	f3af 8000 	nop.w
 8008de4:	e77d      	b.n	8008ce2 <__ssvfiscanf_r+0x172>
 8008de6:	89a3      	ldrh	r3, [r4, #12]
 8008de8:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008dec:	bf18      	it	ne
 8008dee:	f04f 30ff 	movne.w	r0, #4294967295
 8008df2:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8008df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dfa:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008dfc:	e7f9      	b.n	8008df2 <__ssvfiscanf_r+0x282>
 8008dfe:	bf00      	nop
 8008e00:	08008abd 	.word	0x08008abd
 8008e04:	08008b37 	.word	0x08008b37
 8008e08:	0800983a 	.word	0x0800983a
 8008e0c:	00000000 	.word	0x00000000

08008e10 <_printf_common>:
 8008e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e14:	4691      	mov	r9, r2
 8008e16:	461f      	mov	r7, r3
 8008e18:	688a      	ldr	r2, [r1, #8]
 8008e1a:	690b      	ldr	r3, [r1, #16]
 8008e1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008e20:	4293      	cmp	r3, r2
 8008e22:	bfb8      	it	lt
 8008e24:	4613      	movlt	r3, r2
 8008e26:	f8c9 3000 	str.w	r3, [r9]
 8008e2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008e2e:	4606      	mov	r6, r0
 8008e30:	460c      	mov	r4, r1
 8008e32:	b112      	cbz	r2, 8008e3a <_printf_common+0x2a>
 8008e34:	3301      	adds	r3, #1
 8008e36:	f8c9 3000 	str.w	r3, [r9]
 8008e3a:	6823      	ldr	r3, [r4, #0]
 8008e3c:	0699      	lsls	r1, r3, #26
 8008e3e:	bf42      	ittt	mi
 8008e40:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008e44:	3302      	addmi	r3, #2
 8008e46:	f8c9 3000 	strmi.w	r3, [r9]
 8008e4a:	6825      	ldr	r5, [r4, #0]
 8008e4c:	f015 0506 	ands.w	r5, r5, #6
 8008e50:	d107      	bne.n	8008e62 <_printf_common+0x52>
 8008e52:	f104 0a19 	add.w	sl, r4, #25
 8008e56:	68e3      	ldr	r3, [r4, #12]
 8008e58:	f8d9 2000 	ldr.w	r2, [r9]
 8008e5c:	1a9b      	subs	r3, r3, r2
 8008e5e:	42ab      	cmp	r3, r5
 8008e60:	dc28      	bgt.n	8008eb4 <_printf_common+0xa4>
 8008e62:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008e66:	6822      	ldr	r2, [r4, #0]
 8008e68:	3300      	adds	r3, #0
 8008e6a:	bf18      	it	ne
 8008e6c:	2301      	movne	r3, #1
 8008e6e:	0692      	lsls	r2, r2, #26
 8008e70:	d42d      	bmi.n	8008ece <_printf_common+0xbe>
 8008e72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008e76:	4639      	mov	r1, r7
 8008e78:	4630      	mov	r0, r6
 8008e7a:	47c0      	blx	r8
 8008e7c:	3001      	adds	r0, #1
 8008e7e:	d020      	beq.n	8008ec2 <_printf_common+0xb2>
 8008e80:	6823      	ldr	r3, [r4, #0]
 8008e82:	68e5      	ldr	r5, [r4, #12]
 8008e84:	f8d9 2000 	ldr.w	r2, [r9]
 8008e88:	f003 0306 	and.w	r3, r3, #6
 8008e8c:	2b04      	cmp	r3, #4
 8008e8e:	bf08      	it	eq
 8008e90:	1aad      	subeq	r5, r5, r2
 8008e92:	68a3      	ldr	r3, [r4, #8]
 8008e94:	6922      	ldr	r2, [r4, #16]
 8008e96:	bf0c      	ite	eq
 8008e98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e9c:	2500      	movne	r5, #0
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	bfc4      	itt	gt
 8008ea2:	1a9b      	subgt	r3, r3, r2
 8008ea4:	18ed      	addgt	r5, r5, r3
 8008ea6:	f04f 0900 	mov.w	r9, #0
 8008eaa:	341a      	adds	r4, #26
 8008eac:	454d      	cmp	r5, r9
 8008eae:	d11a      	bne.n	8008ee6 <_printf_common+0xd6>
 8008eb0:	2000      	movs	r0, #0
 8008eb2:	e008      	b.n	8008ec6 <_printf_common+0xb6>
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	4652      	mov	r2, sl
 8008eb8:	4639      	mov	r1, r7
 8008eba:	4630      	mov	r0, r6
 8008ebc:	47c0      	blx	r8
 8008ebe:	3001      	adds	r0, #1
 8008ec0:	d103      	bne.n	8008eca <_printf_common+0xba>
 8008ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eca:	3501      	adds	r5, #1
 8008ecc:	e7c3      	b.n	8008e56 <_printf_common+0x46>
 8008ece:	18e1      	adds	r1, r4, r3
 8008ed0:	1c5a      	adds	r2, r3, #1
 8008ed2:	2030      	movs	r0, #48	; 0x30
 8008ed4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008ed8:	4422      	add	r2, r4
 8008eda:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008ede:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008ee2:	3302      	adds	r3, #2
 8008ee4:	e7c5      	b.n	8008e72 <_printf_common+0x62>
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	4622      	mov	r2, r4
 8008eea:	4639      	mov	r1, r7
 8008eec:	4630      	mov	r0, r6
 8008eee:	47c0      	blx	r8
 8008ef0:	3001      	adds	r0, #1
 8008ef2:	d0e6      	beq.n	8008ec2 <_printf_common+0xb2>
 8008ef4:	f109 0901 	add.w	r9, r9, #1
 8008ef8:	e7d8      	b.n	8008eac <_printf_common+0x9c>
	...

08008efc <_printf_i>:
 8008efc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f00:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008f04:	460c      	mov	r4, r1
 8008f06:	7e09      	ldrb	r1, [r1, #24]
 8008f08:	b085      	sub	sp, #20
 8008f0a:	296e      	cmp	r1, #110	; 0x6e
 8008f0c:	4617      	mov	r7, r2
 8008f0e:	4606      	mov	r6, r0
 8008f10:	4698      	mov	r8, r3
 8008f12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f14:	f000 80b3 	beq.w	800907e <_printf_i+0x182>
 8008f18:	d822      	bhi.n	8008f60 <_printf_i+0x64>
 8008f1a:	2963      	cmp	r1, #99	; 0x63
 8008f1c:	d036      	beq.n	8008f8c <_printf_i+0x90>
 8008f1e:	d80a      	bhi.n	8008f36 <_printf_i+0x3a>
 8008f20:	2900      	cmp	r1, #0
 8008f22:	f000 80b9 	beq.w	8009098 <_printf_i+0x19c>
 8008f26:	2958      	cmp	r1, #88	; 0x58
 8008f28:	f000 8083 	beq.w	8009032 <_printf_i+0x136>
 8008f2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f30:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008f34:	e032      	b.n	8008f9c <_printf_i+0xa0>
 8008f36:	2964      	cmp	r1, #100	; 0x64
 8008f38:	d001      	beq.n	8008f3e <_printf_i+0x42>
 8008f3a:	2969      	cmp	r1, #105	; 0x69
 8008f3c:	d1f6      	bne.n	8008f2c <_printf_i+0x30>
 8008f3e:	6820      	ldr	r0, [r4, #0]
 8008f40:	6813      	ldr	r3, [r2, #0]
 8008f42:	0605      	lsls	r5, r0, #24
 8008f44:	f103 0104 	add.w	r1, r3, #4
 8008f48:	d52a      	bpl.n	8008fa0 <_printf_i+0xa4>
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	6011      	str	r1, [r2, #0]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	da03      	bge.n	8008f5a <_printf_i+0x5e>
 8008f52:	222d      	movs	r2, #45	; 0x2d
 8008f54:	425b      	negs	r3, r3
 8008f56:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008f5a:	486f      	ldr	r0, [pc, #444]	; (8009118 <_printf_i+0x21c>)
 8008f5c:	220a      	movs	r2, #10
 8008f5e:	e039      	b.n	8008fd4 <_printf_i+0xd8>
 8008f60:	2973      	cmp	r1, #115	; 0x73
 8008f62:	f000 809d 	beq.w	80090a0 <_printf_i+0x1a4>
 8008f66:	d808      	bhi.n	8008f7a <_printf_i+0x7e>
 8008f68:	296f      	cmp	r1, #111	; 0x6f
 8008f6a:	d020      	beq.n	8008fae <_printf_i+0xb2>
 8008f6c:	2970      	cmp	r1, #112	; 0x70
 8008f6e:	d1dd      	bne.n	8008f2c <_printf_i+0x30>
 8008f70:	6823      	ldr	r3, [r4, #0]
 8008f72:	f043 0320 	orr.w	r3, r3, #32
 8008f76:	6023      	str	r3, [r4, #0]
 8008f78:	e003      	b.n	8008f82 <_printf_i+0x86>
 8008f7a:	2975      	cmp	r1, #117	; 0x75
 8008f7c:	d017      	beq.n	8008fae <_printf_i+0xb2>
 8008f7e:	2978      	cmp	r1, #120	; 0x78
 8008f80:	d1d4      	bne.n	8008f2c <_printf_i+0x30>
 8008f82:	2378      	movs	r3, #120	; 0x78
 8008f84:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008f88:	4864      	ldr	r0, [pc, #400]	; (800911c <_printf_i+0x220>)
 8008f8a:	e055      	b.n	8009038 <_printf_i+0x13c>
 8008f8c:	6813      	ldr	r3, [r2, #0]
 8008f8e:	1d19      	adds	r1, r3, #4
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	6011      	str	r1, [r2, #0]
 8008f94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	e08c      	b.n	80090ba <_printf_i+0x1be>
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	6011      	str	r1, [r2, #0]
 8008fa4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008fa8:	bf18      	it	ne
 8008faa:	b21b      	sxthne	r3, r3
 8008fac:	e7cf      	b.n	8008f4e <_printf_i+0x52>
 8008fae:	6813      	ldr	r3, [r2, #0]
 8008fb0:	6825      	ldr	r5, [r4, #0]
 8008fb2:	1d18      	adds	r0, r3, #4
 8008fb4:	6010      	str	r0, [r2, #0]
 8008fb6:	0628      	lsls	r0, r5, #24
 8008fb8:	d501      	bpl.n	8008fbe <_printf_i+0xc2>
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	e002      	b.n	8008fc4 <_printf_i+0xc8>
 8008fbe:	0668      	lsls	r0, r5, #25
 8008fc0:	d5fb      	bpl.n	8008fba <_printf_i+0xbe>
 8008fc2:	881b      	ldrh	r3, [r3, #0]
 8008fc4:	4854      	ldr	r0, [pc, #336]	; (8009118 <_printf_i+0x21c>)
 8008fc6:	296f      	cmp	r1, #111	; 0x6f
 8008fc8:	bf14      	ite	ne
 8008fca:	220a      	movne	r2, #10
 8008fcc:	2208      	moveq	r2, #8
 8008fce:	2100      	movs	r1, #0
 8008fd0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008fd4:	6865      	ldr	r5, [r4, #4]
 8008fd6:	60a5      	str	r5, [r4, #8]
 8008fd8:	2d00      	cmp	r5, #0
 8008fda:	f2c0 8095 	blt.w	8009108 <_printf_i+0x20c>
 8008fde:	6821      	ldr	r1, [r4, #0]
 8008fe0:	f021 0104 	bic.w	r1, r1, #4
 8008fe4:	6021      	str	r1, [r4, #0]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d13d      	bne.n	8009066 <_printf_i+0x16a>
 8008fea:	2d00      	cmp	r5, #0
 8008fec:	f040 808e 	bne.w	800910c <_printf_i+0x210>
 8008ff0:	4665      	mov	r5, ip
 8008ff2:	2a08      	cmp	r2, #8
 8008ff4:	d10b      	bne.n	800900e <_printf_i+0x112>
 8008ff6:	6823      	ldr	r3, [r4, #0]
 8008ff8:	07db      	lsls	r3, r3, #31
 8008ffa:	d508      	bpl.n	800900e <_printf_i+0x112>
 8008ffc:	6923      	ldr	r3, [r4, #16]
 8008ffe:	6862      	ldr	r2, [r4, #4]
 8009000:	429a      	cmp	r2, r3
 8009002:	bfde      	ittt	le
 8009004:	2330      	movle	r3, #48	; 0x30
 8009006:	f805 3c01 	strble.w	r3, [r5, #-1]
 800900a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800900e:	ebac 0305 	sub.w	r3, ip, r5
 8009012:	6123      	str	r3, [r4, #16]
 8009014:	f8cd 8000 	str.w	r8, [sp]
 8009018:	463b      	mov	r3, r7
 800901a:	aa03      	add	r2, sp, #12
 800901c:	4621      	mov	r1, r4
 800901e:	4630      	mov	r0, r6
 8009020:	f7ff fef6 	bl	8008e10 <_printf_common>
 8009024:	3001      	adds	r0, #1
 8009026:	d14d      	bne.n	80090c4 <_printf_i+0x1c8>
 8009028:	f04f 30ff 	mov.w	r0, #4294967295
 800902c:	b005      	add	sp, #20
 800902e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009032:	4839      	ldr	r0, [pc, #228]	; (8009118 <_printf_i+0x21c>)
 8009034:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009038:	6813      	ldr	r3, [r2, #0]
 800903a:	6821      	ldr	r1, [r4, #0]
 800903c:	1d1d      	adds	r5, r3, #4
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	6015      	str	r5, [r2, #0]
 8009042:	060a      	lsls	r2, r1, #24
 8009044:	d50b      	bpl.n	800905e <_printf_i+0x162>
 8009046:	07ca      	lsls	r2, r1, #31
 8009048:	bf44      	itt	mi
 800904a:	f041 0120 	orrmi.w	r1, r1, #32
 800904e:	6021      	strmi	r1, [r4, #0]
 8009050:	b91b      	cbnz	r3, 800905a <_printf_i+0x15e>
 8009052:	6822      	ldr	r2, [r4, #0]
 8009054:	f022 0220 	bic.w	r2, r2, #32
 8009058:	6022      	str	r2, [r4, #0]
 800905a:	2210      	movs	r2, #16
 800905c:	e7b7      	b.n	8008fce <_printf_i+0xd2>
 800905e:	064d      	lsls	r5, r1, #25
 8009060:	bf48      	it	mi
 8009062:	b29b      	uxthmi	r3, r3
 8009064:	e7ef      	b.n	8009046 <_printf_i+0x14a>
 8009066:	4665      	mov	r5, ip
 8009068:	fbb3 f1f2 	udiv	r1, r3, r2
 800906c:	fb02 3311 	mls	r3, r2, r1, r3
 8009070:	5cc3      	ldrb	r3, [r0, r3]
 8009072:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009076:	460b      	mov	r3, r1
 8009078:	2900      	cmp	r1, #0
 800907a:	d1f5      	bne.n	8009068 <_printf_i+0x16c>
 800907c:	e7b9      	b.n	8008ff2 <_printf_i+0xf6>
 800907e:	6813      	ldr	r3, [r2, #0]
 8009080:	6825      	ldr	r5, [r4, #0]
 8009082:	6961      	ldr	r1, [r4, #20]
 8009084:	1d18      	adds	r0, r3, #4
 8009086:	6010      	str	r0, [r2, #0]
 8009088:	0628      	lsls	r0, r5, #24
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	d501      	bpl.n	8009092 <_printf_i+0x196>
 800908e:	6019      	str	r1, [r3, #0]
 8009090:	e002      	b.n	8009098 <_printf_i+0x19c>
 8009092:	066a      	lsls	r2, r5, #25
 8009094:	d5fb      	bpl.n	800908e <_printf_i+0x192>
 8009096:	8019      	strh	r1, [r3, #0]
 8009098:	2300      	movs	r3, #0
 800909a:	6123      	str	r3, [r4, #16]
 800909c:	4665      	mov	r5, ip
 800909e:	e7b9      	b.n	8009014 <_printf_i+0x118>
 80090a0:	6813      	ldr	r3, [r2, #0]
 80090a2:	1d19      	adds	r1, r3, #4
 80090a4:	6011      	str	r1, [r2, #0]
 80090a6:	681d      	ldr	r5, [r3, #0]
 80090a8:	6862      	ldr	r2, [r4, #4]
 80090aa:	2100      	movs	r1, #0
 80090ac:	4628      	mov	r0, r5
 80090ae:	f7f7 f897 	bl	80001e0 <memchr>
 80090b2:	b108      	cbz	r0, 80090b8 <_printf_i+0x1bc>
 80090b4:	1b40      	subs	r0, r0, r5
 80090b6:	6060      	str	r0, [r4, #4]
 80090b8:	6863      	ldr	r3, [r4, #4]
 80090ba:	6123      	str	r3, [r4, #16]
 80090bc:	2300      	movs	r3, #0
 80090be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090c2:	e7a7      	b.n	8009014 <_printf_i+0x118>
 80090c4:	6923      	ldr	r3, [r4, #16]
 80090c6:	462a      	mov	r2, r5
 80090c8:	4639      	mov	r1, r7
 80090ca:	4630      	mov	r0, r6
 80090cc:	47c0      	blx	r8
 80090ce:	3001      	adds	r0, #1
 80090d0:	d0aa      	beq.n	8009028 <_printf_i+0x12c>
 80090d2:	6823      	ldr	r3, [r4, #0]
 80090d4:	079b      	lsls	r3, r3, #30
 80090d6:	d413      	bmi.n	8009100 <_printf_i+0x204>
 80090d8:	68e0      	ldr	r0, [r4, #12]
 80090da:	9b03      	ldr	r3, [sp, #12]
 80090dc:	4298      	cmp	r0, r3
 80090de:	bfb8      	it	lt
 80090e0:	4618      	movlt	r0, r3
 80090e2:	e7a3      	b.n	800902c <_printf_i+0x130>
 80090e4:	2301      	movs	r3, #1
 80090e6:	464a      	mov	r2, r9
 80090e8:	4639      	mov	r1, r7
 80090ea:	4630      	mov	r0, r6
 80090ec:	47c0      	blx	r8
 80090ee:	3001      	adds	r0, #1
 80090f0:	d09a      	beq.n	8009028 <_printf_i+0x12c>
 80090f2:	3501      	adds	r5, #1
 80090f4:	68e3      	ldr	r3, [r4, #12]
 80090f6:	9a03      	ldr	r2, [sp, #12]
 80090f8:	1a9b      	subs	r3, r3, r2
 80090fa:	42ab      	cmp	r3, r5
 80090fc:	dcf2      	bgt.n	80090e4 <_printf_i+0x1e8>
 80090fe:	e7eb      	b.n	80090d8 <_printf_i+0x1dc>
 8009100:	2500      	movs	r5, #0
 8009102:	f104 0919 	add.w	r9, r4, #25
 8009106:	e7f5      	b.n	80090f4 <_printf_i+0x1f8>
 8009108:	2b00      	cmp	r3, #0
 800910a:	d1ac      	bne.n	8009066 <_printf_i+0x16a>
 800910c:	7803      	ldrb	r3, [r0, #0]
 800910e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009112:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009116:	e76c      	b.n	8008ff2 <_printf_i+0xf6>
 8009118:	08009845 	.word	0x08009845
 800911c:	08009856 	.word	0x08009856

08009120 <_scanf_chars>:
 8009120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009124:	4615      	mov	r5, r2
 8009126:	688a      	ldr	r2, [r1, #8]
 8009128:	4680      	mov	r8, r0
 800912a:	460c      	mov	r4, r1
 800912c:	b932      	cbnz	r2, 800913c <_scanf_chars+0x1c>
 800912e:	698a      	ldr	r2, [r1, #24]
 8009130:	2a00      	cmp	r2, #0
 8009132:	bf14      	ite	ne
 8009134:	f04f 32ff 	movne.w	r2, #4294967295
 8009138:	2201      	moveq	r2, #1
 800913a:	608a      	str	r2, [r1, #8]
 800913c:	6822      	ldr	r2, [r4, #0]
 800913e:	06d1      	lsls	r1, r2, #27
 8009140:	bf5f      	itttt	pl
 8009142:	681a      	ldrpl	r2, [r3, #0]
 8009144:	1d11      	addpl	r1, r2, #4
 8009146:	6019      	strpl	r1, [r3, #0]
 8009148:	6817      	ldrpl	r7, [r2, #0]
 800914a:	2600      	movs	r6, #0
 800914c:	69a3      	ldr	r3, [r4, #24]
 800914e:	b1db      	cbz	r3, 8009188 <_scanf_chars+0x68>
 8009150:	2b01      	cmp	r3, #1
 8009152:	d107      	bne.n	8009164 <_scanf_chars+0x44>
 8009154:	682b      	ldr	r3, [r5, #0]
 8009156:	6962      	ldr	r2, [r4, #20]
 8009158:	781b      	ldrb	r3, [r3, #0]
 800915a:	5cd3      	ldrb	r3, [r2, r3]
 800915c:	b9a3      	cbnz	r3, 8009188 <_scanf_chars+0x68>
 800915e:	2e00      	cmp	r6, #0
 8009160:	d132      	bne.n	80091c8 <_scanf_chars+0xa8>
 8009162:	e006      	b.n	8009172 <_scanf_chars+0x52>
 8009164:	2b02      	cmp	r3, #2
 8009166:	d007      	beq.n	8009178 <_scanf_chars+0x58>
 8009168:	2e00      	cmp	r6, #0
 800916a:	d12d      	bne.n	80091c8 <_scanf_chars+0xa8>
 800916c:	69a3      	ldr	r3, [r4, #24]
 800916e:	2b01      	cmp	r3, #1
 8009170:	d12a      	bne.n	80091c8 <_scanf_chars+0xa8>
 8009172:	2001      	movs	r0, #1
 8009174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009178:	f000 fab4 	bl	80096e4 <__locale_ctype_ptr>
 800917c:	682b      	ldr	r3, [r5, #0]
 800917e:	781b      	ldrb	r3, [r3, #0]
 8009180:	4418      	add	r0, r3
 8009182:	7843      	ldrb	r3, [r0, #1]
 8009184:	071b      	lsls	r3, r3, #28
 8009186:	d4ef      	bmi.n	8009168 <_scanf_chars+0x48>
 8009188:	6823      	ldr	r3, [r4, #0]
 800918a:	06da      	lsls	r2, r3, #27
 800918c:	bf5e      	ittt	pl
 800918e:	682b      	ldrpl	r3, [r5, #0]
 8009190:	781b      	ldrbpl	r3, [r3, #0]
 8009192:	703b      	strbpl	r3, [r7, #0]
 8009194:	682a      	ldr	r2, [r5, #0]
 8009196:	686b      	ldr	r3, [r5, #4]
 8009198:	f102 0201 	add.w	r2, r2, #1
 800919c:	602a      	str	r2, [r5, #0]
 800919e:	68a2      	ldr	r2, [r4, #8]
 80091a0:	f103 33ff 	add.w	r3, r3, #4294967295
 80091a4:	f102 32ff 	add.w	r2, r2, #4294967295
 80091a8:	606b      	str	r3, [r5, #4]
 80091aa:	f106 0601 	add.w	r6, r6, #1
 80091ae:	bf58      	it	pl
 80091b0:	3701      	addpl	r7, #1
 80091b2:	60a2      	str	r2, [r4, #8]
 80091b4:	b142      	cbz	r2, 80091c8 <_scanf_chars+0xa8>
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	dcc8      	bgt.n	800914c <_scanf_chars+0x2c>
 80091ba:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80091be:	4629      	mov	r1, r5
 80091c0:	4640      	mov	r0, r8
 80091c2:	4798      	blx	r3
 80091c4:	2800      	cmp	r0, #0
 80091c6:	d0c1      	beq.n	800914c <_scanf_chars+0x2c>
 80091c8:	6823      	ldr	r3, [r4, #0]
 80091ca:	f013 0310 	ands.w	r3, r3, #16
 80091ce:	d105      	bne.n	80091dc <_scanf_chars+0xbc>
 80091d0:	68e2      	ldr	r2, [r4, #12]
 80091d2:	3201      	adds	r2, #1
 80091d4:	60e2      	str	r2, [r4, #12]
 80091d6:	69a2      	ldr	r2, [r4, #24]
 80091d8:	b102      	cbz	r2, 80091dc <_scanf_chars+0xbc>
 80091da:	703b      	strb	r3, [r7, #0]
 80091dc:	6923      	ldr	r3, [r4, #16]
 80091de:	441e      	add	r6, r3
 80091e0:	6126      	str	r6, [r4, #16]
 80091e2:	2000      	movs	r0, #0
 80091e4:	e7c6      	b.n	8009174 <_scanf_chars+0x54>
	...

080091e8 <_scanf_i>:
 80091e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091ec:	469a      	mov	sl, r3
 80091ee:	4b74      	ldr	r3, [pc, #464]	; (80093c0 <_scanf_i+0x1d8>)
 80091f0:	460c      	mov	r4, r1
 80091f2:	4683      	mov	fp, r0
 80091f4:	4616      	mov	r6, r2
 80091f6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80091fa:	b087      	sub	sp, #28
 80091fc:	ab03      	add	r3, sp, #12
 80091fe:	68a7      	ldr	r7, [r4, #8]
 8009200:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009204:	4b6f      	ldr	r3, [pc, #444]	; (80093c4 <_scanf_i+0x1dc>)
 8009206:	69a1      	ldr	r1, [r4, #24]
 8009208:	4a6f      	ldr	r2, [pc, #444]	; (80093c8 <_scanf_i+0x1e0>)
 800920a:	2903      	cmp	r1, #3
 800920c:	bf08      	it	eq
 800920e:	461a      	moveq	r2, r3
 8009210:	1e7b      	subs	r3, r7, #1
 8009212:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8009216:	bf84      	itt	hi
 8009218:	f240 135d 	movwhi	r3, #349	; 0x15d
 800921c:	60a3      	strhi	r3, [r4, #8]
 800921e:	6823      	ldr	r3, [r4, #0]
 8009220:	9200      	str	r2, [sp, #0]
 8009222:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009226:	bf88      	it	hi
 8009228:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800922c:	f104 091c 	add.w	r9, r4, #28
 8009230:	6023      	str	r3, [r4, #0]
 8009232:	bf8c      	ite	hi
 8009234:	197f      	addhi	r7, r7, r5
 8009236:	2700      	movls	r7, #0
 8009238:	464b      	mov	r3, r9
 800923a:	f04f 0800 	mov.w	r8, #0
 800923e:	9301      	str	r3, [sp, #4]
 8009240:	6831      	ldr	r1, [r6, #0]
 8009242:	ab03      	add	r3, sp, #12
 8009244:	2202      	movs	r2, #2
 8009246:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800924a:	7809      	ldrb	r1, [r1, #0]
 800924c:	f7f6 ffc8 	bl	80001e0 <memchr>
 8009250:	9b01      	ldr	r3, [sp, #4]
 8009252:	b330      	cbz	r0, 80092a2 <_scanf_i+0xba>
 8009254:	f1b8 0f01 	cmp.w	r8, #1
 8009258:	d15a      	bne.n	8009310 <_scanf_i+0x128>
 800925a:	6862      	ldr	r2, [r4, #4]
 800925c:	b92a      	cbnz	r2, 800926a <_scanf_i+0x82>
 800925e:	6822      	ldr	r2, [r4, #0]
 8009260:	2108      	movs	r1, #8
 8009262:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009266:	6061      	str	r1, [r4, #4]
 8009268:	6022      	str	r2, [r4, #0]
 800926a:	6822      	ldr	r2, [r4, #0]
 800926c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009270:	6022      	str	r2, [r4, #0]
 8009272:	68a2      	ldr	r2, [r4, #8]
 8009274:	1e51      	subs	r1, r2, #1
 8009276:	60a1      	str	r1, [r4, #8]
 8009278:	b19a      	cbz	r2, 80092a2 <_scanf_i+0xba>
 800927a:	6832      	ldr	r2, [r6, #0]
 800927c:	1c51      	adds	r1, r2, #1
 800927e:	6031      	str	r1, [r6, #0]
 8009280:	7812      	ldrb	r2, [r2, #0]
 8009282:	701a      	strb	r2, [r3, #0]
 8009284:	1c5d      	adds	r5, r3, #1
 8009286:	6873      	ldr	r3, [r6, #4]
 8009288:	3b01      	subs	r3, #1
 800928a:	2b00      	cmp	r3, #0
 800928c:	6073      	str	r3, [r6, #4]
 800928e:	dc07      	bgt.n	80092a0 <_scanf_i+0xb8>
 8009290:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009294:	4631      	mov	r1, r6
 8009296:	4658      	mov	r0, fp
 8009298:	4798      	blx	r3
 800929a:	2800      	cmp	r0, #0
 800929c:	f040 8086 	bne.w	80093ac <_scanf_i+0x1c4>
 80092a0:	462b      	mov	r3, r5
 80092a2:	f108 0801 	add.w	r8, r8, #1
 80092a6:	f1b8 0f03 	cmp.w	r8, #3
 80092aa:	d1c8      	bne.n	800923e <_scanf_i+0x56>
 80092ac:	6862      	ldr	r2, [r4, #4]
 80092ae:	b90a      	cbnz	r2, 80092b4 <_scanf_i+0xcc>
 80092b0:	220a      	movs	r2, #10
 80092b2:	6062      	str	r2, [r4, #4]
 80092b4:	6862      	ldr	r2, [r4, #4]
 80092b6:	4945      	ldr	r1, [pc, #276]	; (80093cc <_scanf_i+0x1e4>)
 80092b8:	6960      	ldr	r0, [r4, #20]
 80092ba:	9301      	str	r3, [sp, #4]
 80092bc:	1a89      	subs	r1, r1, r2
 80092be:	f000 f887 	bl	80093d0 <__sccl>
 80092c2:	9b01      	ldr	r3, [sp, #4]
 80092c4:	f04f 0800 	mov.w	r8, #0
 80092c8:	461d      	mov	r5, r3
 80092ca:	68a3      	ldr	r3, [r4, #8]
 80092cc:	6822      	ldr	r2, [r4, #0]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d03a      	beq.n	8009348 <_scanf_i+0x160>
 80092d2:	6831      	ldr	r1, [r6, #0]
 80092d4:	6960      	ldr	r0, [r4, #20]
 80092d6:	f891 c000 	ldrb.w	ip, [r1]
 80092da:	f810 000c 	ldrb.w	r0, [r0, ip]
 80092de:	2800      	cmp	r0, #0
 80092e0:	d032      	beq.n	8009348 <_scanf_i+0x160>
 80092e2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80092e6:	d121      	bne.n	800932c <_scanf_i+0x144>
 80092e8:	0510      	lsls	r0, r2, #20
 80092ea:	d51f      	bpl.n	800932c <_scanf_i+0x144>
 80092ec:	f108 0801 	add.w	r8, r8, #1
 80092f0:	b117      	cbz	r7, 80092f8 <_scanf_i+0x110>
 80092f2:	3301      	adds	r3, #1
 80092f4:	3f01      	subs	r7, #1
 80092f6:	60a3      	str	r3, [r4, #8]
 80092f8:	6873      	ldr	r3, [r6, #4]
 80092fa:	3b01      	subs	r3, #1
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	6073      	str	r3, [r6, #4]
 8009300:	dd1b      	ble.n	800933a <_scanf_i+0x152>
 8009302:	6833      	ldr	r3, [r6, #0]
 8009304:	3301      	adds	r3, #1
 8009306:	6033      	str	r3, [r6, #0]
 8009308:	68a3      	ldr	r3, [r4, #8]
 800930a:	3b01      	subs	r3, #1
 800930c:	60a3      	str	r3, [r4, #8]
 800930e:	e7dc      	b.n	80092ca <_scanf_i+0xe2>
 8009310:	f1b8 0f02 	cmp.w	r8, #2
 8009314:	d1ad      	bne.n	8009272 <_scanf_i+0x8a>
 8009316:	6822      	ldr	r2, [r4, #0]
 8009318:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800931c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009320:	d1bf      	bne.n	80092a2 <_scanf_i+0xba>
 8009322:	2110      	movs	r1, #16
 8009324:	6061      	str	r1, [r4, #4]
 8009326:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800932a:	e7a1      	b.n	8009270 <_scanf_i+0x88>
 800932c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009330:	6022      	str	r2, [r4, #0]
 8009332:	780b      	ldrb	r3, [r1, #0]
 8009334:	702b      	strb	r3, [r5, #0]
 8009336:	3501      	adds	r5, #1
 8009338:	e7de      	b.n	80092f8 <_scanf_i+0x110>
 800933a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800933e:	4631      	mov	r1, r6
 8009340:	4658      	mov	r0, fp
 8009342:	4798      	blx	r3
 8009344:	2800      	cmp	r0, #0
 8009346:	d0df      	beq.n	8009308 <_scanf_i+0x120>
 8009348:	6823      	ldr	r3, [r4, #0]
 800934a:	05d9      	lsls	r1, r3, #23
 800934c:	d50c      	bpl.n	8009368 <_scanf_i+0x180>
 800934e:	454d      	cmp	r5, r9
 8009350:	d908      	bls.n	8009364 <_scanf_i+0x17c>
 8009352:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009356:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800935a:	4632      	mov	r2, r6
 800935c:	4658      	mov	r0, fp
 800935e:	4798      	blx	r3
 8009360:	1e6f      	subs	r7, r5, #1
 8009362:	463d      	mov	r5, r7
 8009364:	454d      	cmp	r5, r9
 8009366:	d029      	beq.n	80093bc <_scanf_i+0x1d4>
 8009368:	6822      	ldr	r2, [r4, #0]
 800936a:	f012 0210 	ands.w	r2, r2, #16
 800936e:	d113      	bne.n	8009398 <_scanf_i+0x1b0>
 8009370:	702a      	strb	r2, [r5, #0]
 8009372:	6863      	ldr	r3, [r4, #4]
 8009374:	9e00      	ldr	r6, [sp, #0]
 8009376:	4649      	mov	r1, r9
 8009378:	4658      	mov	r0, fp
 800937a:	47b0      	blx	r6
 800937c:	f8da 3000 	ldr.w	r3, [sl]
 8009380:	6821      	ldr	r1, [r4, #0]
 8009382:	1d1a      	adds	r2, r3, #4
 8009384:	f8ca 2000 	str.w	r2, [sl]
 8009388:	f011 0f20 	tst.w	r1, #32
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	d010      	beq.n	80093b2 <_scanf_i+0x1ca>
 8009390:	6018      	str	r0, [r3, #0]
 8009392:	68e3      	ldr	r3, [r4, #12]
 8009394:	3301      	adds	r3, #1
 8009396:	60e3      	str	r3, [r4, #12]
 8009398:	eba5 0509 	sub.w	r5, r5, r9
 800939c:	44a8      	add	r8, r5
 800939e:	6925      	ldr	r5, [r4, #16]
 80093a0:	4445      	add	r5, r8
 80093a2:	6125      	str	r5, [r4, #16]
 80093a4:	2000      	movs	r0, #0
 80093a6:	b007      	add	sp, #28
 80093a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ac:	f04f 0800 	mov.w	r8, #0
 80093b0:	e7ca      	b.n	8009348 <_scanf_i+0x160>
 80093b2:	07ca      	lsls	r2, r1, #31
 80093b4:	bf4c      	ite	mi
 80093b6:	8018      	strhmi	r0, [r3, #0]
 80093b8:	6018      	strpl	r0, [r3, #0]
 80093ba:	e7ea      	b.n	8009392 <_scanf_i+0x1aa>
 80093bc:	2001      	movs	r0, #1
 80093be:	e7f2      	b.n	80093a6 <_scanf_i+0x1be>
 80093c0:	08009810 	.word	0x08009810
 80093c4:	0800952d 	.word	0x0800952d
 80093c8:	08009645 	.word	0x08009645
 80093cc:	08009877 	.word	0x08009877

080093d0 <__sccl>:
 80093d0:	b570      	push	{r4, r5, r6, lr}
 80093d2:	780b      	ldrb	r3, [r1, #0]
 80093d4:	2b5e      	cmp	r3, #94	; 0x5e
 80093d6:	bf13      	iteet	ne
 80093d8:	1c4a      	addne	r2, r1, #1
 80093da:	1c8a      	addeq	r2, r1, #2
 80093dc:	784b      	ldrbeq	r3, [r1, #1]
 80093de:	2100      	movne	r1, #0
 80093e0:	bf08      	it	eq
 80093e2:	2101      	moveq	r1, #1
 80093e4:	1e44      	subs	r4, r0, #1
 80093e6:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80093ea:	f804 1f01 	strb.w	r1, [r4, #1]!
 80093ee:	42ac      	cmp	r4, r5
 80093f0:	d1fb      	bne.n	80093ea <__sccl+0x1a>
 80093f2:	b913      	cbnz	r3, 80093fa <__sccl+0x2a>
 80093f4:	3a01      	subs	r2, #1
 80093f6:	4610      	mov	r0, r2
 80093f8:	bd70      	pop	{r4, r5, r6, pc}
 80093fa:	f081 0401 	eor.w	r4, r1, #1
 80093fe:	54c4      	strb	r4, [r0, r3]
 8009400:	1c51      	adds	r1, r2, #1
 8009402:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8009406:	2d2d      	cmp	r5, #45	; 0x2d
 8009408:	f101 36ff 	add.w	r6, r1, #4294967295
 800940c:	460a      	mov	r2, r1
 800940e:	d006      	beq.n	800941e <__sccl+0x4e>
 8009410:	2d5d      	cmp	r5, #93	; 0x5d
 8009412:	d0f0      	beq.n	80093f6 <__sccl+0x26>
 8009414:	b90d      	cbnz	r5, 800941a <__sccl+0x4a>
 8009416:	4632      	mov	r2, r6
 8009418:	e7ed      	b.n	80093f6 <__sccl+0x26>
 800941a:	462b      	mov	r3, r5
 800941c:	e7ef      	b.n	80093fe <__sccl+0x2e>
 800941e:	780e      	ldrb	r6, [r1, #0]
 8009420:	2e5d      	cmp	r6, #93	; 0x5d
 8009422:	d0fa      	beq.n	800941a <__sccl+0x4a>
 8009424:	42b3      	cmp	r3, r6
 8009426:	dcf8      	bgt.n	800941a <__sccl+0x4a>
 8009428:	3301      	adds	r3, #1
 800942a:	429e      	cmp	r6, r3
 800942c:	54c4      	strb	r4, [r0, r3]
 800942e:	dcfb      	bgt.n	8009428 <__sccl+0x58>
 8009430:	3102      	adds	r1, #2
 8009432:	e7e6      	b.n	8009402 <__sccl+0x32>

08009434 <_strtol_l.isra.0>:
 8009434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009438:	4680      	mov	r8, r0
 800943a:	4689      	mov	r9, r1
 800943c:	4692      	mov	sl, r2
 800943e:	461e      	mov	r6, r3
 8009440:	460f      	mov	r7, r1
 8009442:	463d      	mov	r5, r7
 8009444:	9808      	ldr	r0, [sp, #32]
 8009446:	f815 4b01 	ldrb.w	r4, [r5], #1
 800944a:	f000 f947 	bl	80096dc <__locale_ctype_ptr_l>
 800944e:	4420      	add	r0, r4
 8009450:	7843      	ldrb	r3, [r0, #1]
 8009452:	f013 0308 	ands.w	r3, r3, #8
 8009456:	d132      	bne.n	80094be <_strtol_l.isra.0+0x8a>
 8009458:	2c2d      	cmp	r4, #45	; 0x2d
 800945a:	d132      	bne.n	80094c2 <_strtol_l.isra.0+0x8e>
 800945c:	787c      	ldrb	r4, [r7, #1]
 800945e:	1cbd      	adds	r5, r7, #2
 8009460:	2201      	movs	r2, #1
 8009462:	2e00      	cmp	r6, #0
 8009464:	d05d      	beq.n	8009522 <_strtol_l.isra.0+0xee>
 8009466:	2e10      	cmp	r6, #16
 8009468:	d109      	bne.n	800947e <_strtol_l.isra.0+0x4a>
 800946a:	2c30      	cmp	r4, #48	; 0x30
 800946c:	d107      	bne.n	800947e <_strtol_l.isra.0+0x4a>
 800946e:	782b      	ldrb	r3, [r5, #0]
 8009470:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009474:	2b58      	cmp	r3, #88	; 0x58
 8009476:	d14f      	bne.n	8009518 <_strtol_l.isra.0+0xe4>
 8009478:	786c      	ldrb	r4, [r5, #1]
 800947a:	2610      	movs	r6, #16
 800947c:	3502      	adds	r5, #2
 800947e:	2a00      	cmp	r2, #0
 8009480:	bf14      	ite	ne
 8009482:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8009486:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800948a:	2700      	movs	r7, #0
 800948c:	fbb1 fcf6 	udiv	ip, r1, r6
 8009490:	4638      	mov	r0, r7
 8009492:	fb06 1e1c 	mls	lr, r6, ip, r1
 8009496:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800949a:	2b09      	cmp	r3, #9
 800949c:	d817      	bhi.n	80094ce <_strtol_l.isra.0+0x9a>
 800949e:	461c      	mov	r4, r3
 80094a0:	42a6      	cmp	r6, r4
 80094a2:	dd23      	ble.n	80094ec <_strtol_l.isra.0+0xb8>
 80094a4:	1c7b      	adds	r3, r7, #1
 80094a6:	d007      	beq.n	80094b8 <_strtol_l.isra.0+0x84>
 80094a8:	4584      	cmp	ip, r0
 80094aa:	d31c      	bcc.n	80094e6 <_strtol_l.isra.0+0xb2>
 80094ac:	d101      	bne.n	80094b2 <_strtol_l.isra.0+0x7e>
 80094ae:	45a6      	cmp	lr, r4
 80094b0:	db19      	blt.n	80094e6 <_strtol_l.isra.0+0xb2>
 80094b2:	fb00 4006 	mla	r0, r0, r6, r4
 80094b6:	2701      	movs	r7, #1
 80094b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80094bc:	e7eb      	b.n	8009496 <_strtol_l.isra.0+0x62>
 80094be:	462f      	mov	r7, r5
 80094c0:	e7bf      	b.n	8009442 <_strtol_l.isra.0+0xe>
 80094c2:	2c2b      	cmp	r4, #43	; 0x2b
 80094c4:	bf04      	itt	eq
 80094c6:	1cbd      	addeq	r5, r7, #2
 80094c8:	787c      	ldrbeq	r4, [r7, #1]
 80094ca:	461a      	mov	r2, r3
 80094cc:	e7c9      	b.n	8009462 <_strtol_l.isra.0+0x2e>
 80094ce:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80094d2:	2b19      	cmp	r3, #25
 80094d4:	d801      	bhi.n	80094da <_strtol_l.isra.0+0xa6>
 80094d6:	3c37      	subs	r4, #55	; 0x37
 80094d8:	e7e2      	b.n	80094a0 <_strtol_l.isra.0+0x6c>
 80094da:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80094de:	2b19      	cmp	r3, #25
 80094e0:	d804      	bhi.n	80094ec <_strtol_l.isra.0+0xb8>
 80094e2:	3c57      	subs	r4, #87	; 0x57
 80094e4:	e7dc      	b.n	80094a0 <_strtol_l.isra.0+0x6c>
 80094e6:	f04f 37ff 	mov.w	r7, #4294967295
 80094ea:	e7e5      	b.n	80094b8 <_strtol_l.isra.0+0x84>
 80094ec:	1c7b      	adds	r3, r7, #1
 80094ee:	d108      	bne.n	8009502 <_strtol_l.isra.0+0xce>
 80094f0:	2322      	movs	r3, #34	; 0x22
 80094f2:	f8c8 3000 	str.w	r3, [r8]
 80094f6:	4608      	mov	r0, r1
 80094f8:	f1ba 0f00 	cmp.w	sl, #0
 80094fc:	d107      	bne.n	800950e <_strtol_l.isra.0+0xda>
 80094fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009502:	b102      	cbz	r2, 8009506 <_strtol_l.isra.0+0xd2>
 8009504:	4240      	negs	r0, r0
 8009506:	f1ba 0f00 	cmp.w	sl, #0
 800950a:	d0f8      	beq.n	80094fe <_strtol_l.isra.0+0xca>
 800950c:	b10f      	cbz	r7, 8009512 <_strtol_l.isra.0+0xde>
 800950e:	f105 39ff 	add.w	r9, r5, #4294967295
 8009512:	f8ca 9000 	str.w	r9, [sl]
 8009516:	e7f2      	b.n	80094fe <_strtol_l.isra.0+0xca>
 8009518:	2430      	movs	r4, #48	; 0x30
 800951a:	2e00      	cmp	r6, #0
 800951c:	d1af      	bne.n	800947e <_strtol_l.isra.0+0x4a>
 800951e:	2608      	movs	r6, #8
 8009520:	e7ad      	b.n	800947e <_strtol_l.isra.0+0x4a>
 8009522:	2c30      	cmp	r4, #48	; 0x30
 8009524:	d0a3      	beq.n	800946e <_strtol_l.isra.0+0x3a>
 8009526:	260a      	movs	r6, #10
 8009528:	e7a9      	b.n	800947e <_strtol_l.isra.0+0x4a>
	...

0800952c <_strtol_r>:
 800952c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800952e:	4c06      	ldr	r4, [pc, #24]	; (8009548 <_strtol_r+0x1c>)
 8009530:	4d06      	ldr	r5, [pc, #24]	; (800954c <_strtol_r+0x20>)
 8009532:	6824      	ldr	r4, [r4, #0]
 8009534:	6a24      	ldr	r4, [r4, #32]
 8009536:	2c00      	cmp	r4, #0
 8009538:	bf08      	it	eq
 800953a:	462c      	moveq	r4, r5
 800953c:	9400      	str	r4, [sp, #0]
 800953e:	f7ff ff79 	bl	8009434 <_strtol_l.isra.0>
 8009542:	b003      	add	sp, #12
 8009544:	bd30      	pop	{r4, r5, pc}
 8009546:	bf00      	nop
 8009548:	2000003c 	.word	0x2000003c
 800954c:	200000a0 	.word	0x200000a0

08009550 <_strtoul_l.isra.0>:
 8009550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009554:	4680      	mov	r8, r0
 8009556:	4689      	mov	r9, r1
 8009558:	4692      	mov	sl, r2
 800955a:	461e      	mov	r6, r3
 800955c:	460f      	mov	r7, r1
 800955e:	463d      	mov	r5, r7
 8009560:	9808      	ldr	r0, [sp, #32]
 8009562:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009566:	f000 f8b9 	bl	80096dc <__locale_ctype_ptr_l>
 800956a:	4420      	add	r0, r4
 800956c:	7843      	ldrb	r3, [r0, #1]
 800956e:	f013 0308 	ands.w	r3, r3, #8
 8009572:	d130      	bne.n	80095d6 <_strtoul_l.isra.0+0x86>
 8009574:	2c2d      	cmp	r4, #45	; 0x2d
 8009576:	d130      	bne.n	80095da <_strtoul_l.isra.0+0x8a>
 8009578:	787c      	ldrb	r4, [r7, #1]
 800957a:	1cbd      	adds	r5, r7, #2
 800957c:	2101      	movs	r1, #1
 800957e:	2e00      	cmp	r6, #0
 8009580:	d05c      	beq.n	800963c <_strtoul_l.isra.0+0xec>
 8009582:	2e10      	cmp	r6, #16
 8009584:	d109      	bne.n	800959a <_strtoul_l.isra.0+0x4a>
 8009586:	2c30      	cmp	r4, #48	; 0x30
 8009588:	d107      	bne.n	800959a <_strtoul_l.isra.0+0x4a>
 800958a:	782b      	ldrb	r3, [r5, #0]
 800958c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009590:	2b58      	cmp	r3, #88	; 0x58
 8009592:	d14e      	bne.n	8009632 <_strtoul_l.isra.0+0xe2>
 8009594:	786c      	ldrb	r4, [r5, #1]
 8009596:	2610      	movs	r6, #16
 8009598:	3502      	adds	r5, #2
 800959a:	f04f 32ff 	mov.w	r2, #4294967295
 800959e:	2300      	movs	r3, #0
 80095a0:	fbb2 f2f6 	udiv	r2, r2, r6
 80095a4:	fb06 fc02 	mul.w	ip, r6, r2
 80095a8:	ea6f 0c0c 	mvn.w	ip, ip
 80095ac:	4618      	mov	r0, r3
 80095ae:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80095b2:	2f09      	cmp	r7, #9
 80095b4:	d817      	bhi.n	80095e6 <_strtoul_l.isra.0+0x96>
 80095b6:	463c      	mov	r4, r7
 80095b8:	42a6      	cmp	r6, r4
 80095ba:	dd23      	ble.n	8009604 <_strtoul_l.isra.0+0xb4>
 80095bc:	2b00      	cmp	r3, #0
 80095be:	db1e      	blt.n	80095fe <_strtoul_l.isra.0+0xae>
 80095c0:	4282      	cmp	r2, r0
 80095c2:	d31c      	bcc.n	80095fe <_strtoul_l.isra.0+0xae>
 80095c4:	d101      	bne.n	80095ca <_strtoul_l.isra.0+0x7a>
 80095c6:	45a4      	cmp	ip, r4
 80095c8:	db19      	blt.n	80095fe <_strtoul_l.isra.0+0xae>
 80095ca:	fb00 4006 	mla	r0, r0, r6, r4
 80095ce:	2301      	movs	r3, #1
 80095d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095d4:	e7eb      	b.n	80095ae <_strtoul_l.isra.0+0x5e>
 80095d6:	462f      	mov	r7, r5
 80095d8:	e7c1      	b.n	800955e <_strtoul_l.isra.0+0xe>
 80095da:	2c2b      	cmp	r4, #43	; 0x2b
 80095dc:	bf04      	itt	eq
 80095de:	1cbd      	addeq	r5, r7, #2
 80095e0:	787c      	ldrbeq	r4, [r7, #1]
 80095e2:	4619      	mov	r1, r3
 80095e4:	e7cb      	b.n	800957e <_strtoul_l.isra.0+0x2e>
 80095e6:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80095ea:	2f19      	cmp	r7, #25
 80095ec:	d801      	bhi.n	80095f2 <_strtoul_l.isra.0+0xa2>
 80095ee:	3c37      	subs	r4, #55	; 0x37
 80095f0:	e7e2      	b.n	80095b8 <_strtoul_l.isra.0+0x68>
 80095f2:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80095f6:	2f19      	cmp	r7, #25
 80095f8:	d804      	bhi.n	8009604 <_strtoul_l.isra.0+0xb4>
 80095fa:	3c57      	subs	r4, #87	; 0x57
 80095fc:	e7dc      	b.n	80095b8 <_strtoul_l.isra.0+0x68>
 80095fe:	f04f 33ff 	mov.w	r3, #4294967295
 8009602:	e7e5      	b.n	80095d0 <_strtoul_l.isra.0+0x80>
 8009604:	2b00      	cmp	r3, #0
 8009606:	da09      	bge.n	800961c <_strtoul_l.isra.0+0xcc>
 8009608:	2322      	movs	r3, #34	; 0x22
 800960a:	f8c8 3000 	str.w	r3, [r8]
 800960e:	f04f 30ff 	mov.w	r0, #4294967295
 8009612:	f1ba 0f00 	cmp.w	sl, #0
 8009616:	d107      	bne.n	8009628 <_strtoul_l.isra.0+0xd8>
 8009618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800961c:	b101      	cbz	r1, 8009620 <_strtoul_l.isra.0+0xd0>
 800961e:	4240      	negs	r0, r0
 8009620:	f1ba 0f00 	cmp.w	sl, #0
 8009624:	d0f8      	beq.n	8009618 <_strtoul_l.isra.0+0xc8>
 8009626:	b10b      	cbz	r3, 800962c <_strtoul_l.isra.0+0xdc>
 8009628:	f105 39ff 	add.w	r9, r5, #4294967295
 800962c:	f8ca 9000 	str.w	r9, [sl]
 8009630:	e7f2      	b.n	8009618 <_strtoul_l.isra.0+0xc8>
 8009632:	2430      	movs	r4, #48	; 0x30
 8009634:	2e00      	cmp	r6, #0
 8009636:	d1b0      	bne.n	800959a <_strtoul_l.isra.0+0x4a>
 8009638:	2608      	movs	r6, #8
 800963a:	e7ae      	b.n	800959a <_strtoul_l.isra.0+0x4a>
 800963c:	2c30      	cmp	r4, #48	; 0x30
 800963e:	d0a4      	beq.n	800958a <_strtoul_l.isra.0+0x3a>
 8009640:	260a      	movs	r6, #10
 8009642:	e7aa      	b.n	800959a <_strtoul_l.isra.0+0x4a>

08009644 <_strtoul_r>:
 8009644:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009646:	4c06      	ldr	r4, [pc, #24]	; (8009660 <_strtoul_r+0x1c>)
 8009648:	4d06      	ldr	r5, [pc, #24]	; (8009664 <_strtoul_r+0x20>)
 800964a:	6824      	ldr	r4, [r4, #0]
 800964c:	6a24      	ldr	r4, [r4, #32]
 800964e:	2c00      	cmp	r4, #0
 8009650:	bf08      	it	eq
 8009652:	462c      	moveq	r4, r5
 8009654:	9400      	str	r4, [sp, #0]
 8009656:	f7ff ff7b 	bl	8009550 <_strtoul_l.isra.0>
 800965a:	b003      	add	sp, #12
 800965c:	bd30      	pop	{r4, r5, pc}
 800965e:	bf00      	nop
 8009660:	2000003c 	.word	0x2000003c
 8009664:	200000a0 	.word	0x200000a0

08009668 <__submore>:
 8009668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800966c:	460c      	mov	r4, r1
 800966e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009670:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009674:	4299      	cmp	r1, r3
 8009676:	d11d      	bne.n	80096b4 <__submore+0x4c>
 8009678:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800967c:	f7ff f814 	bl	80086a8 <_malloc_r>
 8009680:	b918      	cbnz	r0, 800968a <__submore+0x22>
 8009682:	f04f 30ff 	mov.w	r0, #4294967295
 8009686:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800968a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800968e:	63a3      	str	r3, [r4, #56]	; 0x38
 8009690:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8009694:	6360      	str	r0, [r4, #52]	; 0x34
 8009696:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800969a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800969e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80096a2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80096a6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80096aa:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80096ae:	6020      	str	r0, [r4, #0]
 80096b0:	2000      	movs	r0, #0
 80096b2:	e7e8      	b.n	8009686 <__submore+0x1e>
 80096b4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80096b6:	0077      	lsls	r7, r6, #1
 80096b8:	463a      	mov	r2, r7
 80096ba:	f000 f857 	bl	800976c <_realloc_r>
 80096be:	4605      	mov	r5, r0
 80096c0:	2800      	cmp	r0, #0
 80096c2:	d0de      	beq.n	8009682 <__submore+0x1a>
 80096c4:	eb00 0806 	add.w	r8, r0, r6
 80096c8:	4601      	mov	r1, r0
 80096ca:	4632      	mov	r2, r6
 80096cc:	4640      	mov	r0, r8
 80096ce:	f000 f829 	bl	8009724 <memcpy>
 80096d2:	f8c4 8000 	str.w	r8, [r4]
 80096d6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80096da:	e7e9      	b.n	80096b0 <__submore+0x48>

080096dc <__locale_ctype_ptr_l>:
 80096dc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80096e0:	4770      	bx	lr
	...

080096e4 <__locale_ctype_ptr>:
 80096e4:	4b04      	ldr	r3, [pc, #16]	; (80096f8 <__locale_ctype_ptr+0x14>)
 80096e6:	4a05      	ldr	r2, [pc, #20]	; (80096fc <__locale_ctype_ptr+0x18>)
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	6a1b      	ldr	r3, [r3, #32]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	bf08      	it	eq
 80096f0:	4613      	moveq	r3, r2
 80096f2:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80096f6:	4770      	bx	lr
 80096f8:	2000003c 	.word	0x2000003c
 80096fc:	200000a0 	.word	0x200000a0

08009700 <__ascii_mbtowc>:
 8009700:	b082      	sub	sp, #8
 8009702:	b901      	cbnz	r1, 8009706 <__ascii_mbtowc+0x6>
 8009704:	a901      	add	r1, sp, #4
 8009706:	b142      	cbz	r2, 800971a <__ascii_mbtowc+0x1a>
 8009708:	b14b      	cbz	r3, 800971e <__ascii_mbtowc+0x1e>
 800970a:	7813      	ldrb	r3, [r2, #0]
 800970c:	600b      	str	r3, [r1, #0]
 800970e:	7812      	ldrb	r2, [r2, #0]
 8009710:	1c10      	adds	r0, r2, #0
 8009712:	bf18      	it	ne
 8009714:	2001      	movne	r0, #1
 8009716:	b002      	add	sp, #8
 8009718:	4770      	bx	lr
 800971a:	4610      	mov	r0, r2
 800971c:	e7fb      	b.n	8009716 <__ascii_mbtowc+0x16>
 800971e:	f06f 0001 	mvn.w	r0, #1
 8009722:	e7f8      	b.n	8009716 <__ascii_mbtowc+0x16>

08009724 <memcpy>:
 8009724:	b510      	push	{r4, lr}
 8009726:	1e43      	subs	r3, r0, #1
 8009728:	440a      	add	r2, r1
 800972a:	4291      	cmp	r1, r2
 800972c:	d100      	bne.n	8009730 <memcpy+0xc>
 800972e:	bd10      	pop	{r4, pc}
 8009730:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009734:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009738:	e7f7      	b.n	800972a <memcpy+0x6>

0800973a <memmove>:
 800973a:	4288      	cmp	r0, r1
 800973c:	b510      	push	{r4, lr}
 800973e:	eb01 0302 	add.w	r3, r1, r2
 8009742:	d807      	bhi.n	8009754 <memmove+0x1a>
 8009744:	1e42      	subs	r2, r0, #1
 8009746:	4299      	cmp	r1, r3
 8009748:	d00a      	beq.n	8009760 <memmove+0x26>
 800974a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800974e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009752:	e7f8      	b.n	8009746 <memmove+0xc>
 8009754:	4283      	cmp	r3, r0
 8009756:	d9f5      	bls.n	8009744 <memmove+0xa>
 8009758:	1881      	adds	r1, r0, r2
 800975a:	1ad2      	subs	r2, r2, r3
 800975c:	42d3      	cmn	r3, r2
 800975e:	d100      	bne.n	8009762 <memmove+0x28>
 8009760:	bd10      	pop	{r4, pc}
 8009762:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009766:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800976a:	e7f7      	b.n	800975c <memmove+0x22>

0800976c <_realloc_r>:
 800976c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800976e:	4607      	mov	r7, r0
 8009770:	4614      	mov	r4, r2
 8009772:	460e      	mov	r6, r1
 8009774:	b921      	cbnz	r1, 8009780 <_realloc_r+0x14>
 8009776:	4611      	mov	r1, r2
 8009778:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800977c:	f7fe bf94 	b.w	80086a8 <_malloc_r>
 8009780:	b922      	cbnz	r2, 800978c <_realloc_r+0x20>
 8009782:	f7fe ff43 	bl	800860c <_free_r>
 8009786:	4625      	mov	r5, r4
 8009788:	4628      	mov	r0, r5
 800978a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800978c:	f000 f821 	bl	80097d2 <_malloc_usable_size_r>
 8009790:	42a0      	cmp	r0, r4
 8009792:	d20f      	bcs.n	80097b4 <_realloc_r+0x48>
 8009794:	4621      	mov	r1, r4
 8009796:	4638      	mov	r0, r7
 8009798:	f7fe ff86 	bl	80086a8 <_malloc_r>
 800979c:	4605      	mov	r5, r0
 800979e:	2800      	cmp	r0, #0
 80097a0:	d0f2      	beq.n	8009788 <_realloc_r+0x1c>
 80097a2:	4631      	mov	r1, r6
 80097a4:	4622      	mov	r2, r4
 80097a6:	f7ff ffbd 	bl	8009724 <memcpy>
 80097aa:	4631      	mov	r1, r6
 80097ac:	4638      	mov	r0, r7
 80097ae:	f7fe ff2d 	bl	800860c <_free_r>
 80097b2:	e7e9      	b.n	8009788 <_realloc_r+0x1c>
 80097b4:	4635      	mov	r5, r6
 80097b6:	e7e7      	b.n	8009788 <_realloc_r+0x1c>

080097b8 <__ascii_wctomb>:
 80097b8:	b149      	cbz	r1, 80097ce <__ascii_wctomb+0x16>
 80097ba:	2aff      	cmp	r2, #255	; 0xff
 80097bc:	bf85      	ittet	hi
 80097be:	238a      	movhi	r3, #138	; 0x8a
 80097c0:	6003      	strhi	r3, [r0, #0]
 80097c2:	700a      	strbls	r2, [r1, #0]
 80097c4:	f04f 30ff 	movhi.w	r0, #4294967295
 80097c8:	bf98      	it	ls
 80097ca:	2001      	movls	r0, #1
 80097cc:	4770      	bx	lr
 80097ce:	4608      	mov	r0, r1
 80097d0:	4770      	bx	lr

080097d2 <_malloc_usable_size_r>:
 80097d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097d6:	1f18      	subs	r0, r3, #4
 80097d8:	2b00      	cmp	r3, #0
 80097da:	bfbc      	itt	lt
 80097dc:	580b      	ldrlt	r3, [r1, r0]
 80097de:	18c0      	addlt	r0, r0, r3
 80097e0:	4770      	bx	lr
	...

080097e4 <_init>:
 80097e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097e6:	bf00      	nop
 80097e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097ea:	bc08      	pop	{r3}
 80097ec:	469e      	mov	lr, r3
 80097ee:	4770      	bx	lr

080097f0 <_fini>:
 80097f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097f2:	bf00      	nop
 80097f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097f6:	bc08      	pop	{r3}
 80097f8:	469e      	mov	lr, r3
 80097fa:	4770      	bx	lr
