git clone --depth 1 --no-tags https://github.com/openhwgroup/cva5-accelerators.git f:/verilog_sva_gh_scraper/data/full_repos/600920604
git clone --depth 1 --no-tags https://github.com/Codrad/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604048309
git clone --depth 1 --no-tags https://github.com/RobertZ2011/mariscal.git f:/verilog_sva_gh_scraper/data/full_repos/602816462
git clone --depth 1 --no-tags https://github.com/Nawras-Ahamed/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/623073703
git clone --depth 1 --no-tags https://github.com/abhigna97/Last-Level-Cache-design-using-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/621968385
git clone --depth 1 --no-tags https://github.com/nil1g18/Digital-Signal-Repeater-Phase-locked-Loop.git f:/verilog_sva_gh_scraper/data/full_repos/625526326
git clone --depth 1 --no-tags https://github.com/JohanelSteve/Introduccion-en-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/623761775
git clone --depth 1 --no-tags https://github.com/Nagarjun444/constraints.git f:/verilog_sva_gh_scraper/data/full_repos/600643155
git clone --depth 1 --no-tags https://github.com/mmx-cmu/632_trng.git f:/verilog_sva_gh_scraper/data/full_repos/604874982
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/DV_HW2.git f:/verilog_sva_gh_scraper/data/full_repos/607563978
git clone --depth 1 --no-tags https://github.com/akashdevuni/PIPELINED_FIR_FILTER.git f:/verilog_sva_gh_scraper/data/full_repos/602156355
git clone --depth 1 --no-tags https://github.com/NathanHirata/BLACKJACK-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/601498356
git clone --depth 1 --no-tags https://github.com/enaronvie/Homework-1.git f:/verilog_sva_gh_scraper/data/full_repos/603581437
git clone --depth 1 --no-tags https://github.com/Teodor57/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604013061
git clone --depth 1 --no-tags https://github.com/Atti19/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604048723
git clone --depth 1 --no-tags https://github.com/eftikoro/CompArchCourseDUTH.git f:/verilog_sva_gh_scraper/data/full_repos/614457699
git clone --depth 1 --no-tags https://github.com/MameMame777/Iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/615943504
git clone --depth 1 --no-tags https://github.com/dougr33d/vroom.git f:/verilog_sva_gh_scraper/data/full_repos/615768940
git clone --depth 1 --no-tags https://github.com/SE-O22-ITESO/p2-single-cycle-jorge_padilla.git f:/verilog_sva_gh_scraper/data/full_repos/621549120
git clone --depth 1 --no-tags https://github.com/nick71sayers/Elec-241-CW.git f:/verilog_sva_gh_scraper/data/full_repos/620989980
git clone --depth 1 --no-tags https://github.com/Parretto/fald.git f:/verilog_sva_gh_scraper/data/full_repos/608547133
git clone --depth 1 --no-tags https://github.com/jadhavsiid/3-bit-Full-Subtracter--EDA_Code.git f:/verilog_sva_gh_scraper/data/full_repos/620387023
git clone --depth 1 --no-tags https://github.com/ae-lopez16/18224.git f:/verilog_sva_gh_scraper/data/full_repos/623253666
git clone --depth 1 --no-tags https://github.com/lsjbh45/processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/611638659
git clone --depth 1 --no-tags https://github.com/daisukex/sc-sim-pkg.git f:/verilog_sva_gh_scraper/data/full_repos/611565109
git clone --depth 1 --no-tags https://github.com/SimonFV/sfallas_digital_design_lab_2023.git f:/verilog_sva_gh_scraper/data/full_repos/605257639
git clone --depth 1 --no-tags https://github.com/Adhi-cyber/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/605426321
git clone --depth 1 --no-tags https://github.com/cse140l-wi23/lab4_starter.git f:/verilog_sva_gh_scraper/data/full_repos/608281491
git clone --depth 1 --no-tags https://github.com/panther03/ECE-554-ClassProject.git f:/verilog_sva_gh_scraper/data/full_repos/609321837
git clone --depth 1 --no-tags https://github.com/otterice/JAYprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/613167211
git clone --depth 1 --no-tags https://github.com/SadPenguin1/Thi-t-k-m-ph-ng-b-x-l-RISC-V-32I-b-ng-ng-n-ng-l-p-tr-nh-ph-n-c-ng-Verilo.git f:/verilog_sva_gh_scraper/data/full_repos/612223926
git clone --depth 1 --no-tags https://github.com/Palavelli-Naidu/Braun_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/612491781
git clone --depth 1 --no-tags https://github.com/rvsv39/module-practice.git f:/verilog_sva_gh_scraper/data/full_repos/612087113
git clone --depth 1 --no-tags https://github.com/OscarAraya18/oaraya_computer_architecture_1_2023.git f:/verilog_sva_gh_scraper/data/full_repos/613670431
git clone --depth 1 --no-tags https://github.com/DanUCSD/lab5-starter.git f:/verilog_sva_gh_scraper/data/full_repos/612752819
git clone --depth 1 --no-tags https://github.com/tsepanx/nand2tetris-solutions.git f:/verilog_sva_gh_scraper/data/full_repos/614058778
git clone --depth 1 --no-tags https://github.com/allainerain/MIPS-scp-extension.git f:/verilog_sva_gh_scraper/data/full_repos/622845227
git clone --depth 1 --no-tags https://github.com/jayanthsk23/Project.git f:/verilog_sva_gh_scraper/data/full_repos/608782802
git clone --depth 1 --no-tags https://github.com/milanlazic97/-SPI.git f:/verilog_sva_gh_scraper/data/full_repos/608718078
git clone --depth 1 --no-tags https://github.com/OCT-FPGA/P4Framework.git f:/verilog_sva_gh_scraper/data/full_repos/613534340
git clone --depth 1 --no-tags https://github.com/weak-kid/verilog-cache.git f:/verilog_sva_gh_scraper/data/full_repos/615052503
git clone --depth 1 --no-tags https://github.com/milanlazic97/systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/606808058
git clone --depth 1 --no-tags https://github.com/DanUCSD/lab4-starter.git f:/verilog_sva_gh_scraper/data/full_repos/609657493
git clone --depth 1 --no-tags https://github.com/simon27gr/LAB.git f:/verilog_sva_gh_scraper/data/full_repos/624162578
git clone --depth 1 --no-tags https://github.com/shenalekanayaka/chipdev_questions.git f:/verilog_sva_gh_scraper/data/full_repos/625292083
git clone --depth 1 --no-tags https://github.com/samdeutrom/uart_rx.git f:/verilog_sva_gh_scraper/data/full_repos/625488237
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/DV_HW6.git f:/verilog_sva_gh_scraper/data/full_repos/625462971
git clone --depth 1 --no-tags https://github.com/AzofeifaJ/Diseno_Logico-Proyecto_2.git f:/verilog_sva_gh_scraper/data/full_repos/622728027
git clone --depth 1 --no-tags https://github.com/aileneiioana/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604014689
git clone --depth 1 --no-tags https://github.com/planetofwar/SecureBoot.git f:/verilog_sva_gh_scraper/data/full_repos/603854209
git clone --depth 1 --no-tags https://github.com/ibrahimhamada/Stopwatch-System-using-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/604228061
git clone --depth 1 --no-tags https://github.com/madhams/ELEC422.git f:/verilog_sva_gh_scraper/data/full_repos/604802239
git clone --depth 1 --no-tags https://github.com/truebogdan/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604566896
git clone --depth 1 --no-tags https://github.com/robertcosminn/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604570076
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/system-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/604478741
git clone --depth 1 --no-tags https://github.com/eeweather/593DesignRev0.7.git f:/verilog_sva_gh_scraper/data/full_repos/605798673
git clone --depth 1 --no-tags https://github.com/mmerioles/ECE111_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/617689648
git clone --depth 1 --no-tags https://github.com/gsmark36/very-simple-riscv-core.git f:/verilog_sva_gh_scraper/data/full_repos/617902022
git clone --depth 1 --no-tags https://github.com/gTipSchool/ELEC4907_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/610399767
git clone --depth 1 --no-tags https://github.com/vsdmitri/processor-cache-memory-emulator.git f:/verilog_sva_gh_scraper/data/full_repos/616119491
git clone --depth 1 --no-tags https://github.com/Moh3000/CCLU_DV-project.git f:/verilog_sva_gh_scraper/data/full_repos/612206661
git clone --depth 1 --no-tags https://github.com/Tuareau/cordic.git f:/verilog_sva_gh_scraper/data/full_repos/621305026
git clone --depth 1 --no-tags https://github.com/perriestudios/RISC-V32I-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/602794535
git clone --depth 1 --no-tags https://github.com/JaishreeJ/UVM_project_1.git f:/verilog_sva_gh_scraper/data/full_repos/615697611
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/Multi_Mode_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/616186426
git clone --depth 1 --no-tags https://github.com/djhugroo/PongGame.git f:/verilog_sva_gh_scraper/data/full_repos/599508427
git clone --depth 1 --no-tags https://github.com/djhugroo/HighRiscSystem.git f:/verilog_sva_gh_scraper/data/full_repos/599507381
git clone --depth 1 --no-tags https://github.com/rajathpi/assignment.git f:/verilog_sva_gh_scraper/data/full_repos/599582219
git clone --depth 1 --no-tags https://github.com/visnjicm/verilog-traffic-light.git f:/verilog_sva_gh_scraper/data/full_repos/617684589
git clone --depth 1 --no-tags https://github.com/vishwajeet-sinh/Daul-Port-RAM-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/603430000
git clone --depth 1 --no-tags https://github.com/Eduard2609/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604569681
git clone --depth 1 --no-tags https://github.com/q1e123/TSC-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/604566935
git clone --depth 1 --no-tags https://github.com/Chico0212/Systemverilog_PSD.git f:/verilog_sva_gh_scraper/data/full_repos/606020672
git clone --depth 1 --no-tags https://github.com/acoskuner500/CSCE714_Team6.git f:/verilog_sva_gh_scraper/data/full_repos/599868392
git clone --depth 1 --no-tags https://github.com/Yr-Nemsis/cse141l_wdnmd.git f:/verilog_sva_gh_scraper/data/full_repos/599892946
git clone --depth 1 --no-tags https://github.com/varunven/riscv-processor.git f:/verilog_sva_gh_scraper/data/full_repos/603333294
git clone --depth 1 --no-tags https://github.com/FpgaPublish/Simulate.git f:/verilog_sva_gh_scraper/data/full_repos/603074304
git clone --depth 1 --no-tags https://github.com/davidcursaru/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/607017894
git clone --depth 1 --no-tags https://github.com/ASHIWINIPATHAK/Aes_encryption.git f:/verilog_sva_gh_scraper/data/full_repos/628287949
git clone --depth 1 --no-tags https://github.com/nandgyf/ELEC527_Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/628499176
git clone --depth 1 --no-tags https://github.com/al719/ATM.git f:/verilog_sva_gh_scraper/data/full_repos/622670495
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab5.git f:/verilog_sva_gh_scraper/data/full_repos/622738205
git clone --depth 1 --no-tags https://github.com/bluewww/verilator-exploration.git f:/verilog_sva_gh_scraper/data/full_repos/622371442
git clone --depth 1 --no-tags https://github.com/TEAmofey/spbsu-comp-arch22-lab2-TEAmofey.git f:/verilog_sva_gh_scraper/data/full_repos/622669242
git clone --depth 1 --no-tags https://github.com/SamShankle/FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/623779710
git clone --depth 1 --no-tags https://github.com/sumiravishan/Multiple-Memory-Designs-and-UVM-coverage-based-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/627263672
git clone --depth 1 --no-tags https://github.com/Goku2699/Verification_comb_adder.git f:/verilog_sva_gh_scraper/data/full_repos/626474048
git clone --depth 1 --no-tags https://github.com/yosapkota/1-MHz-Sine-Wave.git f:/verilog_sva_gh_scraper/data/full_repos/627586521
git clone --depth 1 --no-tags https://github.com/michaelblakeferguson/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/610196780
git clone --depth 1 --no-tags https://github.com/Carlos12001/sumador_sv.git f:/verilog_sva_gh_scraper/data/full_repos/613581507
git clone --depth 1 --no-tags https://github.com/LayzRay/Architecture-of-microprocessor-systems-and-tools.git f:/verilog_sva_gh_scraper/data/full_repos/612156252
git clone --depth 1 --no-tags https://github.com/calebturner603/Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/616627099
git clone --depth 1 --no-tags https://github.com/Shaheer-Ilyas2/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/622867083
git clone --depth 1 --no-tags https://github.com/chenlonglong/lab_VD.git f:/verilog_sva_gh_scraper/data/full_repos/624275150
git clone --depth 1 --no-tags https://github.com/AndyWuu1/HW6.git f:/verilog_sva_gh_scraper/data/full_repos/623708817
git clone --depth 1 --no-tags https://github.com/GrGabriela/AM2940.git f:/verilog_sva_gh_scraper/data/full_repos/623649974
git clone --depth 1 --no-tags https://github.com/Hadi-loo/Computer-Architecture-Course.git f:/verilog_sva_gh_scraper/data/full_repos/599023900
git clone --depth 1 --no-tags https://github.com/ryanleontini/OTTER.git f:/verilog_sva_gh_scraper/data/full_repos/600225382
git clone --depth 1 --no-tags https://github.com/mddanish05/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/600725550
git clone --depth 1 --no-tags https://github.com/AbdoWise-z/AES-FSM-128-192-256-.git f:/verilog_sva_gh_scraper/data/full_repos/608167559
