// Seed: 747665769
module module_0 #(
    parameter id_1 = 32'd89
);
  logic _id_1 = id_1;
  wire [id_1 : 1] id_2, id_3;
  genvar id_4;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13
);
  inout wire id_13;
  output wire _id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_1;
  always @((-1) or negedge -1) begin : LABEL_0
    id_14;
  end
  wire id_15;
  parameter id_16 = -1'b0;
  wire id_17;
  logic [-1 : -1] id_18;
  logic [1 : id_12] id_19;
  ;
  assign id_3[-1'b0] = -1;
endmodule
