Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Sep 15 13:34:52 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Func_test1_wrapper_timing_summary_routed.rpt -pb Func_test1_wrapper_timing_summary_routed.pb -rpx Func_test1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Func_test1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.431        0.000                      0                 3285        0.018        0.000                      0                 3285       41.160        0.000                       0                  1195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        74.431        0.000                      0                 3005        0.018        0.000                      0                 3005       41.160        0.000                       0                  1195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             77.615        0.000                      0                  280        1.120        0.000                      0                  280  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       74.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.431ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 2.391ns (27.009%)  route 6.462ns (72.991%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.740     5.284    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.419     5.703 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.604     6.307    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.119 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.119    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.358 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[2]
                         net (fo=72, routed)          1.692     9.050    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_5
    SLICE_X25Y108        LUT6 (Prop_lut6_I4_O)        0.301     9.351 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_153/O
                         net (fo=2, routed)           0.781    10.132    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_153_n_0
    SLICE_X22Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.256 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25/O
                         net (fo=2, routed)           1.137    11.394    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25_n_0
    SLICE_X17Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.518 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12/O
                         net (fo=3, routed)           0.847    12.364    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I5_O)        0.124    12.488 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_5/O
                         net (fo=1, routed)           0.949    13.438    Func_test1_i/TM_packet_sender_0/U0/in17[1]
    SLICE_X17Y108        LUT3 (Prop_lut3_I2_O)        0.124    13.562 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_2/O
                         net (fo=1, routed)           0.451    14.013    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_2_n_0
    SLICE_X18Y108        LUT4 (Prop_lut4_I0_O)        0.124    14.137 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    14.137    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1_n_0
    SLICE_X18Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.613    88.308    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X18Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/C
                         clock pessimism              0.266    88.574    
                         clock uncertainty           -0.035    88.539    
    SLICE_X18Y108        FDRE (Setup_fdre_C_D)        0.029    88.568    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         88.568    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                 74.431    

Slack (MET) :             74.490ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 2.712ns (30.843%)  route 6.081ns (69.157%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 88.307 - 83.330 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.740     5.284    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.419     5.703 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.604     6.307    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.119 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.119    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.442 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[1]
                         net (fo=72, routed)          1.205     8.647    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_6
    SLICE_X24Y101        LUT6 (Prop_lut6_I2_O)        0.306     8.953 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_171/O
                         net (fo=2, routed)           0.909     9.862    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_171_n_0
    SLICE_X16Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.986 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_70/O
                         net (fo=2, routed)           0.952    10.937    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_70_n_0
    SLICE_X16Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.061 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_23/O
                         net (fo=3, routed)           1.175    12.236    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_23_n_0
    SLICE_X17Y106        LUT6 (Prop_lut6_I3_O)        0.124    12.360 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_5/O
                         net (fo=1, routed)           0.973    13.333    Func_test1_i/TM_packet_sender_0/U0/in17[5]
    SLICE_X17Y110        LUT3 (Prop_lut3_I2_O)        0.153    13.486 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_2/O
                         net (fo=1, routed)           0.264    13.750    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_2_n_0
    SLICE_X17Y110        LUT4 (Prop_lut4_I0_O)        0.327    14.077 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    14.077    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1_n_0
    SLICE_X17Y110        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.612    88.307    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X17Y110        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/C
                         clock pessimism              0.266    88.573    
                         clock uncertainty           -0.035    88.538    
    SLICE_X17Y110        FDRE (Setup_fdre_C_D)        0.029    88.567    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         88.567    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                 74.490    

Slack (MET) :             74.684ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.602ns  (logic 2.391ns (27.795%)  route 6.211ns (72.205%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.740     5.284    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.419     5.703 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.604     6.307    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.119 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.119    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.358 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[2]
                         net (fo=72, routed)          1.692     9.050    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_5
    SLICE_X25Y108        LUT6 (Prop_lut6_I4_O)        0.301     9.351 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_153/O
                         net (fo=2, routed)           0.781    10.132    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_153_n_0
    SLICE_X22Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.256 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25/O
                         net (fo=2, routed)           1.137    11.394    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25_n_0
    SLICE_X17Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.518 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12/O
                         net (fo=3, routed)           1.019    12.536    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12_n_0
    SLICE_X17Y104        LUT6 (Prop_lut6_I0_O)        0.124    12.660 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_5/O
                         net (fo=1, routed)           0.561    13.222    Func_test1_i/TM_packet_sender_0/U0/in17[0]
    SLICE_X18Y107        LUT3 (Prop_lut3_I2_O)        0.124    13.346 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2/O
                         net (fo=1, routed)           0.416    13.762    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2_n_0
    SLICE_X18Y108        LUT4 (Prop_lut4_I0_O)        0.124    13.886 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_1/O
                         net (fo=1, routed)           0.000    13.886    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_1_n_0
    SLICE_X18Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.613    88.308    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X18Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/C
                         clock pessimism              0.266    88.574    
                         clock uncertainty           -0.035    88.539    
    SLICE_X18Y108        FDRE (Setup_fdre_C_D)        0.032    88.571    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         88.571    
                         arrival time                         -13.886    
  -------------------------------------------------------------------
                         slack                                 74.684    

Slack (MET) :             74.725ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 2.713ns (31.694%)  route 5.847ns (68.306%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 88.307 - 83.330 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.740     5.284    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.419     5.703 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.604     6.307    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.119 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.119    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.442 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[1]
                         net (fo=72, routed)          1.205     8.647    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_6
    SLICE_X24Y101        LUT6 (Prop_lut6_I2_O)        0.306     8.953 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_171/O
                         net (fo=2, routed)           0.909     9.862    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_171_n_0
    SLICE_X16Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.986 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_70/O
                         net (fo=2, routed)           0.952    10.937    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_70_n_0
    SLICE_X16Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.061 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_23/O
                         net (fo=3, routed)           1.191    12.252    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_23_n_0
    SLICE_X17Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.376 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_9/O
                         net (fo=1, routed)           0.576    12.952    Func_test1_i/TM_packet_sender_0/U0/in17[7]
    SLICE_X17Y108        LUT3 (Prop_lut3_I2_O)        0.149    13.101 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_4/O
                         net (fo=1, routed)           0.411    13.512    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_4_n_0
    SLICE_X17Y110        LUT3 (Prop_lut3_I0_O)        0.332    13.844 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3/O
                         net (fo=1, routed)           0.000    13.844    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3_n_0
    SLICE_X17Y110        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.612    88.307    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X17Y110        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/C
                         clock pessimism              0.266    88.573    
                         clock uncertainty           -0.035    88.538    
    SLICE_X17Y110        FDRE (Setup_fdre_C_D)        0.031    88.569    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         88.569    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                 74.725    

Slack (MET) :             74.801ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 2.391ns (28.180%)  route 6.094ns (71.820%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.740     5.284    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.419     5.703 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.604     6.307    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.119 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.119    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.358 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[2]
                         net (fo=72, routed)          1.692     9.050    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_5
    SLICE_X25Y108        LUT6 (Prop_lut6_I4_O)        0.301     9.351 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_153/O
                         net (fo=2, routed)           0.781    10.132    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_153_n_0
    SLICE_X22Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.256 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25/O
                         net (fo=2, routed)           1.137    11.394    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25_n_0
    SLICE_X17Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.518 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12/O
                         net (fo=3, routed)           0.852    12.369    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I1_O)        0.124    12.493 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_5/O
                         net (fo=1, routed)           0.736    13.229    Func_test1_i/TM_packet_sender_0/U0/in17[2]
    SLICE_X17Y108        LUT3 (Prop_lut3_I2_O)        0.124    13.353 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2/O
                         net (fo=1, routed)           0.291    13.645    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2_n_0
    SLICE_X18Y108        LUT4 (Prop_lut4_I0_O)        0.124    13.769 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1/O
                         net (fo=1, routed)           0.000    13.769    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1_n_0
    SLICE_X18Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.613    88.308    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X18Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/C
                         clock pessimism              0.266    88.574    
                         clock uncertainty           -0.035    88.539    
    SLICE_X18Y108        FDRE (Setup_fdre_C_D)        0.031    88.570    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         88.570    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                 74.801    

Slack (MET) :             74.862ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 2.708ns (32.148%)  route 5.716ns (67.852%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.740     5.284    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.419     5.703 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.604     6.307    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.119 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.119    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.442 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[1]
                         net (fo=72, routed)          1.408     8.850    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_6
    SLICE_X12Y101        LUT5 (Prop_lut5_I1_O)        0.306     9.156 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_135/O
                         net (fo=2, routed)           0.651     9.807    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_135_n_0
    SLICE_X17Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.931 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_56/O
                         net (fo=2, routed)           0.965    10.896    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_56_n_0
    SLICE_X18Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.020 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_12/O
                         net (fo=4, routed)           0.796    11.816    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_12_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.940 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_5/O
                         net (fo=1, routed)           0.729    12.668    Func_test1_i/TM_packet_sender_0/U0/in17[3]
    SLICE_X18Y107        LUT3 (Prop_lut3_I2_O)        0.150    12.818 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_2/O
                         net (fo=1, routed)           0.563    13.381    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_2_n_0
    SLICE_X18Y108        LUT4 (Prop_lut4_I0_O)        0.326    13.707 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    13.707    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1_n_0
    SLICE_X18Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.613    88.308    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X18Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/C
                         clock pessimism              0.266    88.574    
                         clock uncertainty           -0.035    88.539    
    SLICE_X18Y108        FDRE (Setup_fdre_C_D)        0.031    88.570    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         88.570    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                 74.862    

Slack (MET) :             74.877ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 2.712ns (32.252%)  route 5.697ns (67.748%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.740     5.284    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.419     5.703 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.604     6.307    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.119 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.119    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.442 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[1]
                         net (fo=72, routed)          1.205     8.647    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_6
    SLICE_X24Y101        LUT6 (Prop_lut6_I2_O)        0.306     8.953 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_171/O
                         net (fo=2, routed)           0.909     9.862    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_171_n_0
    SLICE_X16Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.986 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_70/O
                         net (fo=2, routed)           0.952    10.937    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_70_n_0
    SLICE_X16Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.061 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_23/O
                         net (fo=3, routed)           1.186    12.247    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_23_n_0
    SLICE_X17Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.371 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_5/O
                         net (fo=1, routed)           0.574    12.944    Func_test1_i/TM_packet_sender_0/U0/in17[6]
    SLICE_X17Y108        LUT3 (Prop_lut3_I2_O)        0.153    13.097 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2/O
                         net (fo=1, routed)           0.268    13.366    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2_n_0
    SLICE_X17Y108        LUT4 (Prop_lut4_I0_O)        0.327    13.693 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    13.693    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_1_n_0
    SLICE_X17Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.613    88.308    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X17Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/C
                         clock pessimism              0.266    88.574    
                         clock uncertainty           -0.035    88.539    
    SLICE_X17Y108        FDRE (Setup_fdre_C_D)        0.031    88.570    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         88.570    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                 74.877    

Slack (MET) :             75.410ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 2.391ns (30.367%)  route 5.483ns (69.633%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.740     5.284    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.419     5.703 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.604     6.307    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.119 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.119    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.358 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[2]
                         net (fo=72, routed)          1.354     8.712    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_5
    SLICE_X12Y100        LUT5 (Prop_lut5_I3_O)        0.301     9.013 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_157/O
                         net (fo=2, routed)           1.165    10.177    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_157_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.301 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_64/O
                         net (fo=2, routed)           0.817    11.118    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_64_n_0
    SLICE_X17Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12/O
                         net (fo=4, routed)           0.597    11.840    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.964 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_5/O
                         net (fo=1, routed)           0.442    12.406    Func_test1_i/TM_packet_sender_0/U0/in17[4]
    SLICE_X16Y108        LUT3 (Prop_lut3_I2_O)        0.124    12.530 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_2/O
                         net (fo=1, routed)           0.504    13.034    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_2_n_0
    SLICE_X17Y108        LUT4 (Prop_lut4_I0_O)        0.124    13.158 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    13.158    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1_n_0
    SLICE_X17Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.613    88.308    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X17Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/C
                         clock pessimism              0.266    88.574    
                         clock uncertainty           -0.035    88.539    
    SLICE_X17Y108        FDRE (Setup_fdre_C_D)        0.029    88.568    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         88.568    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                 75.410    

Slack (MET) :             75.761ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 3.208ns (43.399%)  route 4.184ns (56.601%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.739     5.283    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X16Y107        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_fdre_C_Q)         0.419     5.702 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[9]/Q
                         net (fo=4, routed)           0.857     6.559    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[9]
    SLICE_X14Y106        LUT1 (Prop_lut1_I0_O)        0.296     6.855 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_51/O
                         net (fo=1, routed)           0.000     6.855    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_51_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.368 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.368    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_17_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.485 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.485    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_15_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.602    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_27_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.719 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.719    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_26_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.034 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_17/O[3]
                         net (fo=1, routed)           0.942     8.975    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_17_n_4
    SLICE_X13Y109        LUT2 (Prop_lut2_I0_O)        0.307     9.282 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_8/O
                         net (fo=1, routed)           0.000     9.282    Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_8_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.852 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_3/CO[2]
                         net (fo=2, routed)           0.825    10.677    Func_test1_i/TM_packet_sender_0/U0/bit_cnt1
    SLICE_X16Y111        LUT3 (Prop_lut3_I2_O)        0.313    10.990 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.834    11.824    Func_test1_i/TM_packet_sender_0/U0/led22_out
    SLICE_X16Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.948 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.727    12.675    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X15Y109        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.613    88.308    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y109        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.266    88.574    
                         clock uncertainty           -0.035    88.539    
    SLICE_X15Y109        FDRE (Setup_fdre_C_D)       -0.103    88.436    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         88.436    
                         arrival time                         -12.675    
  -------------------------------------------------------------------
                         slack                                 75.761    

Slack (MET) :             75.852ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 3.565ns (47.874%)  route 3.882ns (52.126%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.739     5.283    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X16Y107        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_fdre_C_Q)         0.419     5.702 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[9]/Q
                         net (fo=4, routed)           0.857     6.559    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[9]
    SLICE_X14Y106        LUT1 (Prop_lut1_I0_O)        0.296     6.855 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_51/O
                         net (fo=1, routed)           0.000     6.855    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_51_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.368 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.368    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_17_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.485 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.485    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_15_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.602    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_27_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.719 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.719    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_26_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.034 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_17/O[3]
                         net (fo=1, routed)           0.942     8.975    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_17_n_4
    SLICE_X13Y109        LUT2 (Prop_lut2_I0_O)        0.307     9.282 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_8/O
                         net (fo=1, routed)           0.000     9.282    Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_8_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.852 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_3/CO[2]
                         net (fo=2, routed)           0.825    10.677    Func_test1_i/TM_packet_sender_0/U0/bit_cnt1
    SLICE_X16Y111        LUT3 (Prop_lut3_I2_O)        0.313    10.990 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.833    11.823    Func_test1_i/TM_packet_sender_0/U0/led22_out
    SLICE_X16Y109        LUT5 (Prop_lut5_I4_O)        0.154    11.977 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.426    12.403    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X16Y111        LUT2 (Prop_lut2_I1_O)        0.327    12.730 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.730    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X16Y111        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.611    88.306    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X16Y111        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.280    88.586    
                         clock uncertainty           -0.035    88.551    
    SLICE_X16Y111        FDRE (Setup_fdre_C_D)        0.031    88.582    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.582    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                 75.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Func_test1_i/Read6_0/U0/CE_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/CE_n_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.793%)  route 0.188ns (50.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X35Y101        FDPE                                         r  Func_test1_i/Read6_0/U0/CE_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDPE (Prop_fdpe_C_Q)         0.141     1.688 r  Func_test1_i/Read6_0/U0/CE_n_reg/Q
                         net (fo=1, routed)           0.188     1.876    Func_test1_i/RW_ROUTER4_0/U0/CE_n_read
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.045     1.921 r  Func_test1_i/RW_ROUTER4_0/U0/CE_n_i_1/O
                         net (fo=1, routed)           0.000     1.921    Func_test1_i/RW_ROUTER4_0/U0/CE_n_i_1_n_0
    SLICE_X39Y102        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/CE_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.917     2.067    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X39Y102        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/CE_n_reg/C
                         clock pessimism             -0.255     1.812    
    SLICE_X39Y102        FDRE (Hold_fdre_C_D)         0.091     1.903    Func_test1_i/RW_ROUTER4_0/U0/CE_n_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Func_test1_i/Read6_0/U0/A_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/A_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.215ns (52.247%)  route 0.197ns (47.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.642     1.546    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X34Y104        FDCE                                         r  Func_test1_i/Read6_0/U0/A_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.164     1.710 r  Func_test1_i/Read6_0/U0/A_reg[15]/Q
                         net (fo=1, routed)           0.197     1.907    Func_test1_i/RW_ROUTER4_0/U0/A_read[15]
    SLICE_X36Y103        LUT3 (Prop_lut3_I0_O)        0.051     1.958 r  Func_test1_i/RW_ROUTER4_0/U0/A[15]_i_1/O
                         net (fo=1, routed)           0.000     1.958    Func_test1_i/RW_ROUTER4_0/U0/p_1_in[15]
    SLICE_X36Y103        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.916     2.066    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X36Y103        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[15]/C
                         clock pessimism             -0.255     1.811    
    SLICE_X36Y103        FDRE (Hold_fdre_C_D)         0.107     1.918    Func_test1_i/RW_ROUTER4_0/U0/A_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Func_test1_i/Write6_0/U0/addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Write6_0/U0/A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.683%)  route 0.266ns (65.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/Write6_0/U0/sysclk
    SLICE_X36Y101        FDCE                                         r  Func_test1_i/Write6_0/U0/addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDCE (Prop_fdce_C_Q)         0.141     1.688 r  Func_test1_i/Write6_0/U0/addr_cnt_reg[2]/Q
                         net (fo=4, routed)           0.266     1.954    Func_test1_i/Write6_0/U0/addr_cnt_reg_n_0_[2]
    SLICE_X33Y105        FDCE                                         r  Func_test1_i/Write6_0/U0/A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.916     2.066    Func_test1_i/Write6_0/U0/sysclk
    SLICE_X33Y105        FDCE                                         r  Func_test1_i/Write6_0/U0/A_reg[2]/C
                         clock pessimism             -0.255     1.811    
    SLICE_X33Y105        FDCE (Hold_fdce_C_D)         0.076     1.887    Func_test1_i/Write6_0/U0/A_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_formatter_0/U0/BF_packet_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.251ns (46.360%)  route 0.290ns (53.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.565     1.469    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X12Y98         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.148     1.617 r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[51]/Q
                         net (fo=1, routed)           0.290     1.907    Func_test1_i/TM_packet_sender_0/U0/i_BF_data[51]
    SLICE_X15Y102        LUT2 (Prop_lut2_I0_O)        0.103     2.010 r  Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i[51]_i_1/O
                         net (fo=1, routed)           0.000     2.010    Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i[51]_i_1_n_0
    SLICE_X15Y102        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.921     2.071    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y102        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i_reg[51]/C
                         clock pessimism             -0.250     1.820    
    SLICE_X15Y102        FDRE (Hold_fdre_C_D)         0.107     1.927    Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Func_test1_i/Read6_0/U0/A_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/A_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.207ns (44.806%)  route 0.255ns (55.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.642     1.546    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X34Y104        FDCE                                         r  Func_test1_i/Read6_0/U0/A_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.164     1.710 r  Func_test1_i/Read6_0/U0/A_reg[13]/Q
                         net (fo=1, routed)           0.255     1.965    Func_test1_i/RW_ROUTER4_0/U0/A_read[13]
    SLICE_X36Y103        LUT3 (Prop_lut3_I0_O)        0.043     2.008 r  Func_test1_i/RW_ROUTER4_0/U0/A[13]_i_1/O
                         net (fo=1, routed)           0.000     2.008    Func_test1_i/RW_ROUTER4_0/U0/p_1_in[13]
    SLICE_X36Y103        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.916     2.066    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X36Y103        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[13]/C
                         clock pessimism             -0.255     1.811    
    SLICE_X36Y103        FDRE (Hold_fdre_C_D)         0.107     1.918    Func_test1_i/RW_ROUTER4_0/U0/A_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Func_test1_i/Read6_0/U0/data_exp_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.187ns (40.526%)  route 0.274ns (59.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.562     1.466    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X33Y99         FDPE                                         r  Func_test1_i/Read6_0/U0/data_exp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  Func_test1_i/Read6_0/U0/data_exp_reg[13]/Q
                         net (fo=3, routed)           0.274     1.881    Func_test1_i/RW_ROUTER4_0/U0/DQ_o_read[13]
    SLICE_X37Y99         LUT3 (Prop_lut3_I0_O)        0.046     1.927 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o[13]_i_1/O
                         net (fo=1, routed)           0.000     1.927    Func_test1_i/RW_ROUTER4_0/U0/DQ_o[13]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.830     1.980    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X37Y99         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[13]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.107     1.837    Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Func_test1_i/Write6_0/U0/addr_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Write6_0/U0/A_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.891%)  route 0.288ns (67.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.644     1.548    Func_test1_i/Write6_0/U0/sysclk
    SLICE_X33Y102        FDCE                                         r  Func_test1_i/Write6_0/U0/addr_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  Func_test1_i/Write6_0/U0/addr_cnt_reg[5]/Q
                         net (fo=3, routed)           0.288     1.977    Func_test1_i/Write6_0/U0/addr_cnt_reg_n_0_[5]
    SLICE_X37Y103        FDCE                                         r  Func_test1_i/Write6_0/U0/A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.916     2.066    Func_test1_i/Write6_0/U0/sysclk
    SLICE_X37Y103        FDCE                                         r  Func_test1_i/Write6_0/U0/A_reg[5]/C
                         clock pessimism             -0.255     1.811    
    SLICE_X37Y103        FDCE (Hold_fdce_C_D)         0.071     1.882    Func_test1_i/Write6_0/U0/A_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_formatter_0/U0/BF_packet_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.211ns (51.259%)  route 0.201ns (48.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.647     1.551    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X14Y101        FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.164     1.715 r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[160]/Q
                         net (fo=1, routed)           0.201     1.916    Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg_n_0_[160]
    SLICE_X14Y99         LUT2 (Prop_lut2_I0_O)        0.047     1.963 r  Func_test1_i/BF_formatter_0/U0/BF_packet[160]_i_1/O
                         net (fo=1, routed)           0.000     1.963    Func_test1_i/BF_formatter_0/U0/BF_packet[160]_i_1_n_0
    SLICE_X14Y99         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.834     1.984    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X14Y99         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[160]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.131     1.865    Func_test1_i/BF_formatter_0/U0/BF_packet_reg[160]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Func_test1_i/Write6_0/U0/write_data_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.189ns (45.915%)  route 0.223ns (54.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.644     1.548    Func_test1_i/Write6_0/U0/sysclk
    SLICE_X33Y100        FDPE                                         r  Func_test1_i/Write6_0/U0/write_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  Func_test1_i/Write6_0/U0/write_data_reg[1]/Q
                         net (fo=3, routed)           0.223     1.912    Func_test1_i/RW_ROUTER4_0/U0/DQ_o_write[1]
    SLICE_X34Y98         LUT3 (Prop_lut3_I1_O)        0.048     1.960 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.960    Func_test1_i/RW_ROUTER4_0/U0/DQ_o[1]_i_1_n_0
    SLICE_X34Y98         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.829     1.979    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y98         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[1]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X34Y98         FDRE (Hold_fdre_C_D)         0.131     1.860    Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Func_test1_i/Write6_0/U0/addr_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Write6_0/U0/A_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.705%)  route 0.245ns (62.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.642     1.546    Func_test1_i/Write6_0/U0/sysclk
    SLICE_X34Y103        FDCE                                         r  Func_test1_i/Write6_0/U0/addr_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDCE (Prop_fdce_C_Q)         0.148     1.694 r  Func_test1_i/Write6_0/U0/addr_cnt_reg[9]/Q
                         net (fo=4, routed)           0.245     1.939    Func_test1_i/Write6_0/U0/addr_cnt_reg_n_0_[9]
    SLICE_X37Y103        FDCE                                         r  Func_test1_i/Write6_0/U0/A_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.916     2.066    Func_test1_i/Write6_0/U0/sysclk
    SLICE_X37Y103        FDCE                                         r  Func_test1_i/Write6_0/U0/A_reg[9]/C
                         clock pessimism             -0.255     1.811    
    SLICE_X37Y103        FDCE (Hold_fdce_C_D)         0.025     1.836    Func_test1_i/Write6_0/U0/A_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X27Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X27Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X25Y100  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X25Y100  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X26Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X25Y100  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[150]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X27Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[151]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X28Y102  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[152]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X28Y102  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[153]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X27Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X27Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X27Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X27Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X25Y100  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X25Y100  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X25Y100  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X25Y100  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X26Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X26Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X27Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X27Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X27Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X27Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X25Y100  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X25Y100  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X25Y100  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X25Y100  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X26Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X26Y101  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.615ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[12]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.744ns (15.438%)  route 4.075ns (84.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.736     5.280    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.419     5.699 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          2.677     8.376    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.325     8.701 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.398    10.099    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X46Y87         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434    88.128    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X46Y87         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[12]/C
                         clock pessimism              0.186    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X46Y87         FDPE (Recov_fdpe_C_PRE)     -0.565    87.714    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[12]
  -------------------------------------------------------------------
                         required time                         87.714    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 77.615    

Slack (MET) :             77.615ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[14]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.744ns (15.438%)  route 4.075ns (84.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.736     5.280    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.419     5.699 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          2.677     8.376    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.325     8.701 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.398    10.099    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X46Y87         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434    88.128    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X46Y87         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[14]/C
                         clock pessimism              0.186    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X46Y87         FDPE (Recov_fdpe_C_PRE)     -0.565    87.714    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[14]
  -------------------------------------------------------------------
                         required time                         87.714    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 77.615    

Slack (MET) :             77.615ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.744ns (15.438%)  route 4.075ns (84.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.736     5.280    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.419     5.699 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          2.677     8.376    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.325     8.701 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.398    10.099    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X46Y87         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434    88.128    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X46Y87         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/C
                         clock pessimism              0.186    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X46Y87         FDPE (Recov_fdpe_C_PRE)     -0.565    87.714    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]
  -------------------------------------------------------------------
                         required time                         87.714    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 77.615    

Slack (MET) :             77.615ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.744ns (15.438%)  route 4.075ns (84.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.736     5.280    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.419     5.699 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          2.677     8.376    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.325     8.701 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.398    10.099    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X46Y87         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434    88.128    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X46Y87         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[6]/C
                         clock pessimism              0.186    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X46Y87         FDPE (Recov_fdpe_C_PRE)     -0.565    87.714    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[6]
  -------------------------------------------------------------------
                         required time                         87.714    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 77.615    

Slack (MET) :             77.617ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.744ns (15.438%)  route 4.075ns (84.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.736     5.280    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.419     5.699 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          2.677     8.376    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.325     8.701 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.398    10.099    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X47Y87         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434    88.128    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X47Y87         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/C
                         clock pessimism              0.186    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X47Y87         FDPE (Recov_fdpe_C_PRE)     -0.563    87.716    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]
  -------------------------------------------------------------------
                         required time                         87.716    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 77.617    

Slack (MET) :             77.617ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[10]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.744ns (15.438%)  route 4.075ns (84.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.736     5.280    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.419     5.699 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          2.677     8.376    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.325     8.701 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.398    10.099    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X47Y87         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434    88.128    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X47Y87         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[10]/C
                         clock pessimism              0.186    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X47Y87         FDPE (Recov_fdpe_C_PRE)     -0.563    87.716    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[10]
  -------------------------------------------------------------------
                         required time                         87.716    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 77.617    

Slack (MET) :             77.617ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.744ns (15.438%)  route 4.075ns (84.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.736     5.280    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.419     5.699 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          2.677     8.376    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.325     8.701 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.398    10.099    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X47Y87         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434    88.128    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X47Y87         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/C
                         clock pessimism              0.186    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X47Y87         FDPE (Recov_fdpe_C_PRE)     -0.563    87.716    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]
  -------------------------------------------------------------------
                         required time                         87.716    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 77.617    

Slack (MET) :             77.617ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.744ns (15.438%)  route 4.075ns (84.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.736     5.280    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.419     5.699 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          2.677     8.376    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.325     8.701 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.398    10.099    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X47Y87         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434    88.128    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X47Y87         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/C
                         clock pessimism              0.186    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X47Y87         FDPE (Recov_fdpe_C_PRE)     -0.563    87.716    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[1]
  -------------------------------------------------------------------
                         required time                         87.716    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 77.617    

Slack (MET) :             77.617ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.744ns (15.438%)  route 4.075ns (84.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.736     5.280    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.419     5.699 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          2.677     8.376    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.325     8.701 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.398    10.099    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X47Y87         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434    88.128    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X47Y87         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/C
                         clock pessimism              0.186    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X47Y87         FDPE (Recov_fdpe_C_PRE)     -0.563    87.716    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]
  -------------------------------------------------------------------
                         required time                         87.716    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 77.617    

Slack (MET) :             77.617ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.744ns (15.438%)  route 4.075ns (84.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.736     5.280    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.419     5.699 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          2.677     8.376    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.325     8.701 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.398    10.099    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X47Y87         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434    88.128    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X47Y87         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]/C
                         clock pessimism              0.186    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X47Y87         FDPE (Recov_fdpe_C_PRE)     -0.563    87.716    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]
  -------------------------------------------------------------------
                         required time                         87.716    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 77.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read6_0/U0/A_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.226ns (22.853%)  route 0.763ns (77.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          0.516     2.191    Func_test1_i/Read6_0/U0/reset_n
    SLICE_X30Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.289 f  Func_test1_i/Read6_0/U0/read_complete_i_2/O
                         net (fo=119, routed)         0.247     2.536    Func_test1_i/Read6_0/U0/read_complete_i_2_n_0
    SLICE_X32Y104        FDCE                                         f  Func_test1_i/Read6_0/U0/A_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.916     2.066    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X32Y104        FDCE                                         r  Func_test1_i/Read6_0/U0/A_reg[16]/C
                         clock pessimism             -0.483     1.582    
    SLICE_X32Y104        FDCE (Remov_fdce_C_CLR)     -0.166     1.416    Func_test1_i/Read6_0/U0/A_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read6_0/U0/A_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.226ns (22.853%)  route 0.763ns (77.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          0.516     2.191    Func_test1_i/Read6_0/U0/reset_n
    SLICE_X30Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.289 f  Func_test1_i/Read6_0/U0/read_complete_i_2/O
                         net (fo=119, routed)         0.247     2.536    Func_test1_i/Read6_0/U0/read_complete_i_2_n_0
    SLICE_X32Y104        FDCE                                         f  Func_test1_i/Read6_0/U0/A_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.916     2.066    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X32Y104        FDCE                                         r  Func_test1_i/Read6_0/U0/A_reg[17]/C
                         clock pessimism             -0.483     1.582    
    SLICE_X32Y104        FDCE (Remov_fdce_C_CLR)     -0.166     1.416    Func_test1_i/Read6_0/U0/A_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read6_0/U0/A_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.226ns (22.853%)  route 0.763ns (77.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          0.516     2.191    Func_test1_i/Read6_0/U0/reset_n
    SLICE_X30Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.289 f  Func_test1_i/Read6_0/U0/read_complete_i_2/O
                         net (fo=119, routed)         0.247     2.536    Func_test1_i/Read6_0/U0/read_complete_i_2_n_0
    SLICE_X32Y104        FDCE                                         f  Func_test1_i/Read6_0/U0/A_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.916     2.066    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X32Y104        FDCE                                         r  Func_test1_i/Read6_0/U0/A_reg[18]/C
                         clock pessimism             -0.483     1.582    
    SLICE_X32Y104        FDCE (Remov_fdce_C_CLR)     -0.166     1.416    Func_test1_i/Read6_0/U0/A_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read6_0/U0/A_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.226ns (22.853%)  route 0.763ns (77.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          0.516     2.191    Func_test1_i/Read6_0/U0/reset_n
    SLICE_X30Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.289 f  Func_test1_i/Read6_0/U0/read_complete_i_2/O
                         net (fo=119, routed)         0.247     2.536    Func_test1_i/Read6_0/U0/read_complete_i_2_n_0
    SLICE_X32Y104        FDCE                                         f  Func_test1_i/Read6_0/U0/A_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.916     2.066    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X32Y104        FDCE                                         r  Func_test1_i/Read6_0/U0/A_reg[19]/C
                         clock pessimism             -0.483     1.582    
    SLICE_X32Y104        FDCE (Remov_fdce_C_CLR)     -0.166     1.416    Func_test1_i/Read6_0/U0/A_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read6_0/U0/A_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.226ns (22.853%)  route 0.763ns (77.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          0.516     2.191    Func_test1_i/Read6_0/U0/reset_n
    SLICE_X30Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.289 f  Func_test1_i/Read6_0/U0/read_complete_i_2/O
                         net (fo=119, routed)         0.247     2.536    Func_test1_i/Read6_0/U0/read_complete_i_2_n_0
    SLICE_X32Y104        FDCE                                         f  Func_test1_i/Read6_0/U0/A_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.916     2.066    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X32Y104        FDCE                                         r  Func_test1_i/Read6_0/U0/A_reg[20]/C
                         clock pessimism             -0.483     1.582    
    SLICE_X32Y104        FDCE (Remov_fdce_C_CLR)     -0.166     1.416    Func_test1_i/Read6_0/U0/A_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read6_0/U0/A_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.226ns (22.853%)  route 0.763ns (77.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          0.516     2.191    Func_test1_i/Read6_0/U0/reset_n
    SLICE_X30Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.289 f  Func_test1_i/Read6_0/U0/read_complete_i_2/O
                         net (fo=119, routed)         0.247     2.536    Func_test1_i/Read6_0/U0/read_complete_i_2_n_0
    SLICE_X32Y104        FDCE                                         f  Func_test1_i/Read6_0/U0/A_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.916     2.066    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X32Y104        FDCE                                         r  Func_test1_i/Read6_0/U0/A_reg[21]/C
                         clock pessimism             -0.483     1.582    
    SLICE_X32Y104        FDCE (Remov_fdce_C_CLR)     -0.166     1.416    Func_test1_i/Read6_0/U0/A_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read6_0/U0/A_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.226ns (22.853%)  route 0.763ns (77.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          0.516     2.191    Func_test1_i/Read6_0/U0/reset_n
    SLICE_X30Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.289 f  Func_test1_i/Read6_0/U0/read_complete_i_2/O
                         net (fo=119, routed)         0.247     2.536    Func_test1_i/Read6_0/U0/read_complete_i_2_n_0
    SLICE_X32Y104        FDCE                                         f  Func_test1_i/Read6_0/U0/A_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.916     2.066    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X32Y104        FDCE                                         r  Func_test1_i/Read6_0/U0/A_reg[2]/C
                         clock pessimism             -0.483     1.582    
    SLICE_X32Y104        FDCE (Remov_fdce_C_CLR)     -0.166     1.416    Func_test1_i/Read6_0/U0/A_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[178]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.225ns (22.034%)  route 0.796ns (77.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          0.506     2.181    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X28Y112        LUT1 (Prop_lut1_I0_O)        0.097     2.278 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_2/O
                         net (fo=46, routed)          0.290     2.568    Func_test1_i/BF_Data_Collector_Dr_0/U0/p_0_in
    SLICE_X28Y104        FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[178]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.917     2.067    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X28Y104        FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[178]/C
                         clock pessimism             -0.483     1.583    
    SLICE_X28Y104        FDCE (Remov_fdce_C_CLR)     -0.157     1.426    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[178]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[179]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.225ns (22.034%)  route 0.796ns (77.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          0.506     2.181    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X28Y112        LUT1 (Prop_lut1_I0_O)        0.097     2.278 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_2/O
                         net (fo=46, routed)          0.290     2.568    Func_test1_i/BF_Data_Collector_Dr_0/U0/p_0_in
    SLICE_X28Y104        FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[179]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.917     2.067    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X28Y104        FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[179]/C
                         clock pessimism             -0.483     1.583    
    SLICE_X28Y104        FDCE (Remov_fdce_C_CLR)     -0.157     1.426    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[179]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[180]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.225ns (22.034%)  route 0.796ns (77.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=82, routed)          0.506     2.181    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X28Y112        LUT1 (Prop_lut1_I0_O)        0.097     2.278 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_2/O
                         net (fo=46, routed)          0.290     2.568    Func_test1_i/BF_Data_Collector_Dr_0/U0/p_0_in
    SLICE_X28Y104        FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[180]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.917     2.067    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X28Y104        FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[180]/C
                         clock pessimism             -0.483     1.583    
    SLICE_X28Y104        FDCE (Remov_fdce_C_CLR)     -0.157     1.426    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[180]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  1.142    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/WE_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            WE_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.424ns  (logic 4.130ns (43.819%)  route 5.295ns (56.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.736     5.280    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X39Y102        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/WE_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.419     5.699 r  Func_test1_i/RW_ROUTER4_0/U0/WE_n_reg/Q
                         net (fo=1, routed)           5.295    10.994    WE_n_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.711    14.704 r  WE_n_OBUF_inst/O
                         net (fo=0)                   0.000    14.704    WE_n
    V8                                                                r  WE_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.536ns  (logic 4.022ns (42.179%)  route 5.514ns (57.821%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.553     5.097    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y98         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.518     5.615 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[8]/Q
                         net (fo=1, routed)           5.514    11.129    gen_iobuf[8].iobuf_inst/I
    V5                   OBUFT (Prop_obuft_I_O)       3.504    14.633 r  gen_iobuf[8].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.633    DQ[8]
    V5                                                                r  DQ[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.377ns  (logic 3.987ns (42.522%)  route 5.390ns (57.478%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.554     5.098    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X37Y99         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[14]/Q
                         net (fo=1, routed)           5.390    10.943    gen_iobuf[14].iobuf_inst/I
    U7                   OBUFT (Prop_obuft_I_O)       3.531    14.475 r  gen_iobuf[14].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.475    DQ[14]
    U7                                                                r  DQ[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/CE_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CE_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 3.991ns (43.788%)  route 5.124ns (56.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.736     5.280    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X39Y102        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/CE_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     5.736 r  Func_test1_i/RW_ROUTER4_0/U0/CE_n_reg/Q
                         net (fo=1, routed)           5.124    10.860    CE_n_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.395 r  CE_n_OBUF_inst/O
                         net (fo=0)                   0.000    14.395    CE_n
    U8                                                                r  CE_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.279ns  (logic 4.102ns (44.204%)  route 5.177ns (55.796%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.554     5.098    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X37Y99         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[15]/Q
                         net (fo=1, routed)           5.177    10.694    gen_iobuf[15].iobuf_inst/I
    W7                   OBUFT (Prop_obuft_I_O)       3.683    14.377 r  gen_iobuf[15].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.377    DQ[15]
    W7                                                                r  DQ[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.215ns  (logic 4.168ns (45.232%)  route 5.047ns (54.768%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.553     5.097    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y98         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.478     5.575 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[5]/Q
                         net (fo=1, routed)           5.047    10.622    gen_iobuf[5].iobuf_inst/I
    W5                   OBUFT (Prop_obuft_I_O)       3.690    14.312 r  gen_iobuf[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.312    DQ[5]
    W5                                                                r  DQ[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.074ns  (logic 3.979ns (43.849%)  route 5.095ns (56.151%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.554     5.098    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X37Y98         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[6]/Q
                         net (fo=1, routed)           5.095    10.649    gen_iobuf[6].iobuf_inst/I
    V4                   OBUFT (Prop_obuft_I_O)       3.523    14.172 r  gen_iobuf[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.172    DQ[6]
    V4                                                                r  DQ[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 4.093ns (45.358%)  route 4.931ns (54.642%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.554     5.098    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X37Y98         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[7]/Q
                         net (fo=1, routed)           4.931    10.447    gen_iobuf[7].iobuf_inst/I
    U4                   OBUFT (Prop_obuft_I_O)       3.674    14.122 r  gen_iobuf[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.122    DQ[7]
    U4                                                                r  DQ[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.959ns  (logic 4.160ns (46.438%)  route 4.799ns (53.562%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.553     5.097    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y98         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.478     5.575 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]/Q
                         net (fo=1, routed)           4.799    10.373    gen_iobuf[9].iobuf_inst/I
    W4                   OBUFT (Prop_obuft_I_O)       3.682    14.055 r  gen_iobuf[9].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.055    DQ[9]
    W4                                                                r  DQ[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.942ns  (logic 3.985ns (44.567%)  route 4.957ns (55.433%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.554     5.098    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X37Y99         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[12]/Q
                         net (fo=1, routed)           4.957    10.510    gen_iobuf[12].iobuf_inst/I
    W6                   OBUFT (Prop_obuft_I_O)       3.529    14.040 r  gen_iobuf[12].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.040    DQ[12]
    W6                                                                r  DQ[12] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Func_test1_i/BF_formatter_0/U0/led1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.334ns (63.414%)  route 0.770ns (36.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X17Y112        FDRE                                         r  Func_test1_i/BF_formatter_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y112        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Func_test1_i/BF_formatter_0/U0/led1_reg/Q
                         net (fo=2, routed)           0.770     2.458    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.651 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.651    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/TM_packet_sender_0/U0/led1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.350ns (60.807%)  route 0.870ns (39.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.644     1.548    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X17Y111        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y111        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  Func_test1_i/TM_packet_sender_0/U0/led1_reg/Q
                         net (fo=2, routed)           0.870     2.559    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.768 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.768    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.370ns (59.439%)  route 0.935ns (40.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y101        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.711 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/Q
                         net (fo=1, routed)           0.935     2.646    A_OBUF[6]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.852 r  A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.852    A[6]
    J1                                                                r  A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.388ns (59.775%)  route 0.934ns (40.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.642     1.546    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X36Y103        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.128     1.674 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[1]/Q
                         net (fo=1, routed)           0.934     2.608    A_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         1.260     3.868 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.868    A[1]
    H1                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.386ns (58.294%)  route 0.991ns (41.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.642     1.546    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X36Y103        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.128     1.674 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[5]/Q
                         net (fo=1, routed)           0.991     2.665    A_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         1.258     3.923 r  A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.923    A[5]
    J3                                                                r  A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.386ns (58.239%)  route 0.994ns (41.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.642     1.546    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X38Y103        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.164     1.710 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[8]/Q
                         net (fo=1, routed)           0.994     2.704    A_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.927 r  A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.927    A[8]
    L1                                                                r  A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.352ns (56.504%)  route 1.041ns (43.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.642     1.546    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X36Y103        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.141     1.687 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[14]/Q
                         net (fo=1, routed)           1.041     2.728    A_OBUF[14]
    N1                   OBUF (Prop_obuf_I_O)         1.211     3.938 r  A_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.938    A[14]
    N1                                                                r  A[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.418ns (59.262%)  route 0.975ns (40.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.642     1.546    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X38Y103        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.148     1.694 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/Q
                         net (fo=1, routed)           0.975     2.669    A_OBUF[9]
    L2                   OBUF (Prop_obuf_I_O)         1.270     3.939 r  A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.939    A[9]
    L2                                                                r  A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.376ns (57.383%)  route 1.022ns (42.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y101        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.711 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[10]/Q
                         net (fo=1, routed)           1.022     2.733    A_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         1.212     3.946 r  A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.946    A[10]
    M1                                                                r  A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.407ns (58.398%)  route 1.002ns (41.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.643     1.547    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X33Y104        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[3]/Q
                         net (fo=1, routed)           1.002     2.677    A_OBUF[3]
    B15                  OBUF (Prop_obuf_I_O)         1.279     3.956 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.956    A[3]
    B15                                                               r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DQ[6]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.468ns (26.767%)  route 4.017ns (73.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  DQ[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[6].iobuf_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  gen_iobuf[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           4.017     5.485    Func_test1_i/Read6_0/U0/DQ_i[6]
    SLICE_X32Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.435     4.799    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X32Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[6]/C

Slack:                    inf
  Source:                 DQ[5]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.479ns  (logic 1.458ns (26.616%)  route 4.021ns (73.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  DQ[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[5].iobuf_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen_iobuf[5].iobuf_inst/IBUF/O
                         net (fo=1, routed)           4.021     5.479    Func_test1_i/Read6_0/U0/DQ_i[5]
    SLICE_X34Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434     4.798    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X34Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[5]/C

Slack:                    inf
  Source:                 DQ[8]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.461ns  (logic 1.450ns (26.545%)  route 4.011ns (73.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  DQ[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[8].iobuf_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_iobuf[8].iobuf_inst/IBUF/O
                         net (fo=1, routed)           4.011     5.461    Func_test1_i/Read6_0/U0/DQ_i[8]
    SLICE_X32Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.435     4.799    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X32Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[8]/C

Slack:                    inf
  Source:                 DQ[14]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.444ns  (logic 1.477ns (27.126%)  route 3.967ns (72.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  DQ[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[14].iobuf_inst/IO
    U7                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  gen_iobuf[14].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.967     5.444    Func_test1_i/Read6_0/U0/DQ_i[14]
    SLICE_X35Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434     4.798    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X35Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[14]/C

Slack:                    inf
  Source:                 DQ[12]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.326ns  (logic 1.474ns (27.682%)  route 3.852ns (72.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  DQ[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[12].iobuf_inst/IO
    W6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  gen_iobuf[12].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.852     5.326    Func_test1_i/Read6_0/U0/DQ_i[12]
    SLICE_X35Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434     4.798    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X35Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[12]/C

Slack:                    inf
  Source:                 DQ[9]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 1.456ns (27.506%)  route 3.836ns (72.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  DQ[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[9].iobuf_inst/IO
    W4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  gen_iobuf[9].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.836     5.292    Func_test1_i/Read6_0/U0/DQ_i[9]
    SLICE_X34Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434     4.798    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X34Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[9]/C

Slack:                    inf
  Source:                 DQ[15]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.249ns  (logic 1.456ns (27.735%)  route 3.793ns (72.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  DQ[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[15].iobuf_inst/IO
    W7                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  gen_iobuf[15].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.793     5.249    Func_test1_i/Read6_0/U0/DQ_i[15]
    SLICE_X33Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.435     4.799    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X33Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[15]/C

Slack:                    inf
  Source:                 DQ[3]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.236ns  (logic 1.471ns (28.084%)  route 3.766ns (71.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  DQ[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].iobuf_inst/IO
    W3                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  gen_iobuf[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.766     5.236    Func_test1_i/Read6_0/U0/DQ_i[3]
    SLICE_X32Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.435     4.799    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X32Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[3]/C

Slack:                    inf
  Source:                 DQ[10]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.202ns  (logic 1.465ns (28.163%)  route 3.737ns (71.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  DQ[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[10].iobuf_inst/IO
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  gen_iobuf[10].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.737     5.202    Func_test1_i/Read6_0/U0/DQ_i[10]
    SLICE_X33Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.435     4.799    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X33Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[10]/C

Slack:                    inf
  Source:                 DQ[7]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.182ns  (logic 1.444ns (27.870%)  route 3.738ns (72.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  DQ[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[7].iobuf_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  gen_iobuf[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.738     5.182    Func_test1_i/Read6_0/U0/DQ_i[7]
    SLICE_X34Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        1.434     4.798    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X34Y96         FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Func_test1_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.231ns (26.381%)  route 0.645ns (73.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.645     0.876    Func_test1_i/Switchmod_0/U0/i_signal
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.917     2.067    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Func_test1_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.276ns (27.308%)  route 0.735ns (72.692%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.735     0.966    Func_test1_i/Switchmod_0/U0/i_signal
    SLICE_X22Y111        LUT3 (Prop_lut3_I0_O)        0.045     1.011 r  Func_test1_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     1.011    Func_test1_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.917     2.067    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Func_test1_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.277ns (27.380%)  route 0.735ns (72.620%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.735     0.966    Func_test1_i/Switchmod_0/U0/i_signal
    SLICE_X22Y111        LUT3 (Prop_lut3_I1_O)        0.046     1.012 r  Func_test1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=1, routed)           0.000     1.012    Func_test1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.917     2.067    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X22Y111        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.282ns  (logic 0.270ns (21.064%)  route 1.012ns (78.936%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.012     1.237    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X32Y111        LUT5 (Prop_lut5_I0_O)        0.045     1.282 r  Func_test1_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     1.282    Func_test1_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X32Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.914     2.064    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X32Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.270ns (19.667%)  route 1.103ns (80.333%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.103     1.328    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X31Y111        LUT5 (Prop_lut5_I0_O)        0.045     1.373 r  Func_test1_i/I2Cmod_0/U0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     1.373    Func_test1_i/I2Cmod_0/U0/data_rx[5]_i_1_n_0
    SLICE_X31Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.914     2.064    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X31Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.411ns  (logic 0.270ns (19.139%)  route 1.141ns (80.861%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.141     1.366    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X32Y111        LUT5 (Prop_lut5_I0_O)        0.045     1.411 r  Func_test1_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     1.411    Func_test1_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X32Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.914     2.064    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X32Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.270ns (18.916%)  route 1.157ns (81.084%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.157     1.382    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X31Y111        LUT5 (Prop_lut5_I0_O)        0.045     1.427 r  Func_test1_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     1.427    Func_test1_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X31Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.914     2.064    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X31Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.270ns (18.617%)  route 1.180ns (81.383%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.180     1.405    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X32Y109        LUT5 (Prop_lut5_I0_O)        0.045     1.450 r  Func_test1_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.450    Func_test1_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X32Y109        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.915     2.065    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X32Y109        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.270ns (17.871%)  route 1.241ns (82.129%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.241     1.466    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X31Y111        LUT5 (Prop_lut5_I0_O)        0.045     1.511 r  Func_test1_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     1.511    Func_test1_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X31Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.914     2.064    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X31Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[2]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.270ns (17.859%)  route 1.242ns (82.141%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.242     1.467    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X31Y111        LUT5 (Prop_lut5_I0_O)        0.045     1.512 r  Func_test1_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.512    Func_test1_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X31Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1194, routed)        0.914     2.064    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X31Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[1]/C





