VCD info: dumpfile rv_pl_tb.vcd opened for output.
CYCLE 0: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=0 E_MemWrite=0 | M_Rd=0 M_RegWrite=0 M_MemWrite=0
CYCLE 2: D_instr=xxxxxxxx D_MemWrite=x | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=0 M_MemWrite=0
CYCLE 2: D_instr=00000013 D_MemWrite=0 | E_Rd=x E_RegWrite=x E_MemWrite=x | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 3: stallF=x
CYCLE 3: FlushE=x
CYCLE 4: FlushE=0
CYCLE 4: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=x M_RegWrite=x M_MemWrite=x
CYCLE 4: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 5: stallF=0
CYCLE 6: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 6: D_instr=00000113 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 8: D_instr=00108093 D_MemWrite=0 | E_Rd=2 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 8: D_instr=00300193 D_MemWrite=0 | E_Rd=1 E_RegWrite=1 E_MemWrite=0 | M_Rd=2 M_RegWrite=1 M_MemWrite=0
CYCLE 10: D_instr=00308663 D_MemWrite=0 | E_Rd=3 E_RegWrite=1 E_MemWrite=0 | M_Rd=1 M_RegWrite=1 M_MemWrite=0
CYCLE 10: D_instr=00110113 D_MemWrite=0 | E_Rd=12 E_RegWrite=0 E_MemWrite=0 | M_Rd=3 M_RegWrite=1 M_MemWrite=0
CYCLE 11: ForwardAE=01 ForwardBE=10
CYCLE 12: D_instr=fe0008e3 D_MemWrite=0 | E_Rd=2 E_RegWrite=1 E_MemWrite=0 | M_Rd=12 M_RegWrite=0 M_MemWrite=0
CYCLE 12: D_instr=00102023 D_MemWrite=1 | E_Rd=17 E_RegWrite=0 E_MemWrite=0 | M_Rd=2 M_RegWrite=1 M_MemWrite=0
CYCLE 13: stallF=1
CYCLE 13: E_PCSrc=1 E_pcTarget=00000018 E_pc=00000028
CYCLE 14: stallF=0
CYCLE 14: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=0 E_MemWrite=1 | M_Rd=17 M_RegWrite=0 M_MemWrite=0
CYCLE 14: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=0 M_MemWrite=1
CYCLE 15: MEMWRITE addr=00000000 data=00000001
CYCLE 16: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 16: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 18: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 18: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 20: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 20: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 22: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 22: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 24: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 24: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 26: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 26: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 28: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 28: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 30: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 30: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 32: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 32: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 34: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 34: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 36: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 36: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 38: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 38: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 40: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 40: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 42: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 42: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 44: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 44: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 46: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 46: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 48: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 48: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 50: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 50: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 52: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 52: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 54: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 54: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 56: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 56: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 58: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 58: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 60: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 60: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 62: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 62: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 64: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 64: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 66: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 66: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 68: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 68: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 70: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 70: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 72: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 72: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 74: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 74: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 76: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 76: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 78: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 78: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 80: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 80: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 82: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 82: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 84: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 84: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 86: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 86: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 88: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 88: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 90: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 90: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 92: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 92: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 94: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 94: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 96: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 96: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 98: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 98: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 100: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 100: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 102: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 102: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 104: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 104: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 106: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 106: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 108: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 108: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 110: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 110: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 112: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 112: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 114: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 114: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 116: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 116: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 118: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 118: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 120: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 120: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 122: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 122: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 124: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 124: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 126: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 126: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 128: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 128: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 130: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 130: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 132: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 132: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 134: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 134: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 136: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 136: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 138: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 138: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 140: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 140: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 142: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 142: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 144: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 144: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 146: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 146: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 148: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 148: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 150: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 150: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 152: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 152: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 154: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 154: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 156: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 156: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 158: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 158: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 160: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 160: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 162: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 162: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 164: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 164: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 166: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 166: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 168: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 168: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 170: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 170: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 172: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 172: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 174: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 174: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 176: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 176: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 178: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 178: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 180: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 180: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 182: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 182: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 184: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 184: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 186: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 186: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 188: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 188: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 190: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 190: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 192: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 192: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 194: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 194: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 196: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 196: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 198: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 198: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 200: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 200: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 202: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 202: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 204: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 204: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 206: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 206: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 208: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 208: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 210: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 210: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 212: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 212: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 214: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 214: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 216: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 216: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 218: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 218: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 220: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 220: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 222: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 222: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 224: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 224: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 226: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 226: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 228: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 228: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
CYCLE 230: D_instr=00000013 D_MemWrite=0 | E_Rd=0 E_RegWrite=1 E_MemWrite=0 | M_Rd=0 M_RegWrite=1 M_MemWrite=0
