# Making a RISC-V CPU Core
This repository is a part of Eklavya Mentorship programme by SRA Vjti and contains all the information to build a pipelined CPU Core
## Table of Contents
* RISC-V ISA
