/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan  9 16:24:26 2018
 *                 Full Compile MD5 Checksum  1b068fe6add7da79382b9791bf1ab337
 *                     (minus title and desc)
 *                 MD5 Checksum               4c1e8d5a91b383095a50da70397edb4c
 *
 * lock_release:   r_1777
 * Compiled with:  RDB Utility                unknown
 *                 RDB.pm                     1859
 *                 generate_int_id.pl         1.0
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pt902453/sbin/generate_int_id.pl
 *                 DVTSWVER                   LOCAL home/pt902453/sbin/generate_int_id.pl
 *
 *
********************************************************************************/

#include "bchp.h"
#include "bchp_memc_l2_0_2.h"
#include "bchp_memc_l2_1_2.h"

#ifndef BCHP_INT_ID_MEMC_L2_1_2_H__
#define BCHP_INT_ID_MEMC_L2_1_2_H__

#define BCHP_INT_ID_MEMC_L2_1_2_AXI_VIOL      BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_AXI_VIOL_SHIFT)
#define BCHP_INT_ID_MEMC_L2_1_2_DFI_ERROR     BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_DFI_ERROR_SHIFT)
#define BCHP_INT_ID_MEMC_L2_1_2_DTU_INTEGRITY_ERR_INTR BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_DTU_INTEGRITY_ERR_INTR_SHIFT)
#define BCHP_INT_ID_MEMC_L2_1_2_MCP_VIOL_0    BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_MCP_VIOL_SHIFT + 0)
#define BCHP_INT_ID_MEMC_L2_1_2_MCP_VIOL_1    BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_MCP_VIOL_SHIFT + 1)
#define BCHP_INT_ID_MEMC_L2_1_2_PFRI_VIOL_0   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_PFRI_VIOL_SHIFT + 0)
#define BCHP_INT_ID_MEMC_L2_1_2_PFRI_VIOL_1   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_PFRI_VIOL_SHIFT + 1)
#define BCHP_INT_ID_MEMC_L2_1_2_PFRI_VIOL_2   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_PFRI_VIOL_SHIFT + 2)
#define BCHP_INT_ID_MEMC_L2_1_2_PFRI_VIOL_3   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_PFRI_VIOL_SHIFT + 3)
#define BCHP_INT_ID_MEMC_L2_1_2_RGR_BRIDGE_INTR BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_RGR_BRIDGE_INTR_SHIFT)
#define BCHP_INT_ID_MEMC_L2_1_2_SCB_VIOL      BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_SCB_VIOL_SHIFT)
#define BCHP_INT_ID_MEMC_L2_1_2_SEQ_TRANSID_MISMATCH BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_SEQ_TRANSID_MISMATCH_SHIFT)
#define BCHP_INT_ID_MEMC_L2_1_2_SEQ_WRDATA_ERR BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_SEQ_WRDATA_ERR_SHIFT)
#define BCHP_INT_ID_MEMC_L2_1_2_SM_TIMEOUT_INTR BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_SM_TIMEOUT_INTR_SHIFT)
#define BCHP_INT_ID_MEMC_L2_1_2_V3_SCRAM_MASK_FAULT BCHP_INT_ID_CREATE(BCHP_MEMC_L2_1_2_CPU_STATUS, BCHP_MEMC_L2_0_2_CPU_STATUS_V3_SCRAM_MASK_FAULT_SHIFT)

#endif /* #ifndef BCHP_INT_ID_MEMC_L2_1_2_H__ */

/* End of File */
