# 5-Stage_Pipelined_MIPS_Processor
5 staged Pipelined 32-bit MIPS processor implementation in Xilinx Vivado using Verilog
