<?xml version="1.0" encoding="UTF-8"?>
<sl:SimulinkArchitecture xmlns:sl="http://btc-es.de/ep/simulink/2014/12/09" infoXML="C:\Users\developer\AppData\Local\Temp\ut20210903T104627_12772\tmp_ar_explicit_implicit_sr\ut_results\AddModelInfo.xml" modelVersion="1.34" modelPath="C:\Users\developer\AppData\Local\Temp\ut20210903T104627_12772\tmp_ar_explicit_implicit_sr\ar_explicit_implicit_sr.slx" modelCreationDate="2021-07-20T10:15:58" creator="developer">
  <toolInfo name="Matlab" release="(R2018a)" version="9.4" patchLevel=""/>
  <toolInfo name="Simulink" release="(R2018a)" version="9.1" patchLevel=""/>
  <model modelID="model001" modelKind="model" modelVersion="1.34" modelPath="C:\Users\developer\AppData\Local\Temp\ut20210903T104627_12772\tmp_ar_explicit_implicit_sr\ar_explicit_implicit_sr.slx" creationDate="2021-07-20T10:15:58" modificationDate="2021-09-03T10:43:46">
    <subsystem subsysID="ss1" physicalPath="ar_explicit_implicit_sr" path="" sampleTime="0.2" name="ar_explicit_implicit_sr" scopeKind="SUT" kind="subsystem">
      <inport portNumber="1" name="In_Port1_val" physicalPath="ar_explicit_implicit_sr/In_Port1_val" path="In_Port1_val">
        <int32/>
      </inport>
      <inport portNumber="2" name="In_Port1_err" physicalPath="ar_explicit_implicit_sr/In_Port1_err" path="In_Port1_err">
        <uint8/>
      </inport>
      <inport portNumber="3" name="In_Port2_val" physicalPath="ar_explicit_implicit_sr/In_Port2_val" path="In_Port2_val">
        <int32/>
      </inport>
      <inport portNumber="4" name="In_Port2_err" physicalPath="ar_explicit_implicit_sr/In_Port2_err" path="In_Port2_err">
        <uint8/>
      </inport>
      <inport portNumber="5" name="In_Port3_val" physicalPath="ar_explicit_implicit_sr/In_Port3_val" path="In_Port3_val">
        <int32/>
      </inport>
      <inport portNumber="6" name="In_Port4_val" physicalPath="ar_explicit_implicit_sr/In_Port4_val" path="In_Port4_val">
        <int32/>
      </inport>
      <inport portNumber="7" name="In_Port4_err" physicalPath="ar_explicit_implicit_sr/In_Port4_err" path="In_Port4_err">
        <uint8/>
      </inport>
      <inport portNumber="8" name="In_Port5_val" physicalPath="ar_explicit_implicit_sr/In_Port5_val" path="In_Port5_val">
        <int32/>
      </inport>
      <inport portNumber="9" name="In_Port6_err" physicalPath="ar_explicit_implicit_sr/In_Port6_err" path="In_Port6_err">
        <uint8/>
      </inport>
      <inport portNumber="10" name="In_Port7_val" physicalPath="ar_explicit_implicit_sr/In_Port7_val" path="In_Port7_val">
        <int32/>
      </inport>
      <outport portNumber="1" name="Out1" physicalPath="ar_explicit_implicit_sr/Out1" path="Out1">
        <int32/>
      </outport>
      <outport portNumber="2" name="Out2" physicalPath="ar_explicit_implicit_sr/Out2" path="Out2">
        <int32/>
      </outport>
      <outport portNumber="3" name="Out3" physicalPath="ar_explicit_implicit_sr/Out3" path="Out3">
        <int32/>
      </outport>
      <outport portNumber="4" name="Out4" physicalPath="ar_explicit_implicit_sr/Out4" path="Out4">
        <int32/>
      </outport>
    </subsystem>
    <rootSystem refSubsysID="ss1"/>
  </model>
  <root refModelID="model001"/>
</sl:SimulinkArchitecture>
