// Seed: 1584969802
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd30,
    parameter id_8 = 32'd62
) (
    id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_1[{1{-1!=1}}] = 1'b0;
  not primCall (id_1, id_2);
  module_0 modCall_1 ();
  logic [7:0] id_4;
  assign id_4[1] = id_1;
  logic [1 : id_3] id_5;
  logic id_6 = -1;
  logic [(  -1  ) : 1] id_7;
  ;
  bit
      _id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
  wire [1 : id_8] id_27;
  always @((-1'h0) - 1) begin : LABEL_0
    id_24 = id_24;
    id_11 <= (-1'b0);
  end
endmodule
