<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1678555346">
  <File Type="ROUTE-PWR" Name="ALU_design_power_routed.rpt"/>
  <File Type="PA-TCL" Name="ALU_design.tcl"/>
  <File Type="BITSTR-BMM" Name="ALU_design_bd.bmm"/>
  <File Type="ROUTE-PWR-SUM" Name="ALU_design_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="ALU_design_reports.tcl"/>
  <File Type="OPT-DCP" Name="ALU_design_opt.dcp"/>
  <File Type="OPT-DRC" Name="ALU_design_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="ALU_design.hwdef"/>
  <File Type="PWROPT-DCP" Name="ALU_design_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="ALU_design_placed.dcp"/>
  <File Type="PLACE-IO" Name="ALU_design_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="ALU_design_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="ALU_design_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="ALU_design_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="ALU_design_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="ALU_design.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="ALU_design_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="ALU_design.bin"/>
  <File Type="PHYSOPT-DCP" Name="ALU_design_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="ALU_design.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="ALU_design_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="ALU_design_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="ALU_design_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="ALU_design_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="ALU_design_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="ALU_design_drc_routed.rpx"/>
  <File Type="BITSTR-LTX" Name="ALU_design.ltx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="ALU_design_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="ALU_design.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="ALU_design_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="ALU_design_methodology_drc_routed.pb"/>
  <File Type="BITSTR-SYSDEF" Name="ALU_design.sysdef"/>
  <File Type="ROUTE-PWR-RPX" Name="ALU_design_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="ALU_design_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="ALU_design_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="ALU_design_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="ALU_design_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="ALU_design_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="ALU_design_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="ALU_design_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="ALU_design_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="ALU_design_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="ALU_design_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="ALU_design_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="ALU_design.bit"/>
  <File Type="BITSTR-RBT" Name="ALU_design.rbt"/>
  <File Type="BITSTR-NKY" Name="ALU_design.nky"/>
  <File Type="BG-DRC" Name="ALU_design.drc"/>
  <File Type="RDI-RDI" Name="ALU_design.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Sources/2bit_GTH.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Sources/2bit_GTH.v"/>
        <Attr Name="ImportTime" Val="1676127062"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Sources/6bit_ripple_adder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Sources/6bit_ripple_adder.v"/>
        <Attr Name="ImportTime" Val="1676677262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ALU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Sources/bit1_XNOR.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Sources/bit1_XNOR.v"/>
        <Attr Name="ImportTime" Val="1675158146"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/bit8XNOR.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Sources/bit8_GEQ.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Sources/bit8_GEQ.v"/>
        <Attr Name="ImportTime" Val="1676399304"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Sources/eq1.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Sources/eq1.v"/>
        <Attr Name="ImportTime" Val="1675760729"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Sources/eq2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Sources/eq2.v"/>
        <Attr Name="ImportTime" Val="1675764947"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Sources/full_adder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Sources/full_adder.v"/>
        <Attr Name="ImportTime" Val="1676410185"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ALU_design.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ALU_tb.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ALU_design"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Assignment 1/Basys3_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Basys3_Master.xdc"/>
        <Attr Name="ImportTime" Val="1677921843"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/Assignment 1/Basys3_Master.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
