<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization." projectName="lab7_3" solutionName="solution3" date="2019-11-05T17:43:25.135+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'L1' in function 'foo'." projectName="lab7_3" solutionName="solution3" date="2019-11-05T17:43:25.012+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_3" solutionName="solution3" date="2019-11-05T17:43:17.271+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_3" solutionName="solution3" date="2019-11-05T17:43:16.271+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization." projectName="lab7_3" solutionName="solution2" date="2019-11-05T17:38:07.255+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_3" solutionName="solution2" date="2019-11-05T17:38:00.020+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_3" solutionName="solution2" date="2019-11-05T17:37:59.156+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization." projectName="lab7_3" solutionName="solution1" date="2019-11-05T16:42:21.259+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_3" solutionName="solution1" date="2019-11-05T16:42:01.164+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_3" solutionName="solution1" date="2019-11-05T16:41:59.734+0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set out_data_group [add_wave_group out_data(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_data_ap_vld -into $out_data_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_data -into $out_data_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set in2_group [add_wave_group in2(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2 -into $in2_group -radix hex&#xD;&#xA;## set in1_group [add_wave_group in1(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1 -into $in1_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_foo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_out_data -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_out_data_group [add_wave_group out_data(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/out_data_ap_vld -into $tb_out_data_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_data -into $tb_out_data_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_in2_group [add_wave_group in2(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in2 -into $tb_in2_group -radix hex&#xD;&#xA;## set tb_in1_group [add_wave_group in1(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in1 -into $tb_in1_group -radix hex&#xD;&#xA;## save_wave_config foo.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;245000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 285 ns : File &quot;D:/Program_Files/projects/hls/lab7_z3/lab7_3/solution3/sim/verilog/foo.autotb.v&quot; Line 341&#xD;&#xA;## quit" projectName="lab7_3" solutionName="solution3" date="2019-11-05T17:45:39.274+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_3" solutionName="solution3" date="2019-11-05T17:45:05.467+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_3" solutionName="solution3" date="2019-11-05T17:45:04.779+0300" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set out_data_group [add_wave_group out_data(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_data_ap_vld -into $out_data_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_data -into $out_data_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set in2_group [add_wave_group in2(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2 -into $in2_group -radix hex&#xD;&#xA;## set in1_group [add_wave_group in1(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1 -into $in1_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_foo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_out_data -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_out_data_group [add_wave_group out_data(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/out_data_ap_vld -into $tb_out_data_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_data -into $tb_out_data_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_in2_group [add_wave_group in2(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in2 -into $tb_in2_group -radix hex&#xD;&#xA;## set tb_in1_group [add_wave_group in1(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in1 -into $tb_in1_group -radix hex&#xD;&#xA;## save_wave_config foo.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;265000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 305 ns : File &quot;D:/Program_Files/projects/hls/lab7_z3/lab7_3/solution2/sim/verilog/foo.autotb.v&quot; Line 341&#xD;&#xA;## quit" projectName="lab7_3" solutionName="solution2" date="2019-11-05T17:40:07.857+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_3" solutionName="solution2" date="2019-11-05T17:39:30.872+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_3" solutionName="solution2" date="2019-11-05T17:39:30.185+0300" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set out_data_group [add_wave_group out_data(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_data_ap_vld -into $out_data_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_data -into $out_data_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set in2_group [add_wave_group in2(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2 -into $in2_group -radix hex&#xD;&#xA;## set in1_group [add_wave_group in1(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1 -into $in1_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_foo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_out_data -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_out_data_group [add_wave_group out_data(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/out_data_ap_vld -into $tb_out_data_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_data -into $tb_out_data_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_in2_group [add_wave_group in2(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in2 -into $tb_in2_group -radix hex&#xD;&#xA;## set tb_in1_group [add_wave_group in1(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in1 -into $tb_in1_group -radix hex&#xD;&#xA;## save_wave_config foo.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;255000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 295 ns : File &quot;D:/Program_Files/projects/hls/lab7_z3/lab7_3/solution1/sim/verilog/foo.autotb.v&quot; Line 341&#xD;&#xA;## quit" projectName="lab7_3" solutionName="solution1" date="2019-11-05T16:55:42.362+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_3" solutionName="solution1" date="2019-11-05T16:54:37.062+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_3" solutionName="solution1" date="2019-11-05T16:54:36.376+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
