--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

c:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Top_level.twx Top_level.ncd -o Top_level.twr Top_level.pcf
-ucf pinos.ucf

Design file:              Top_level.ncd
Physical constraint file: Top_level.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Jogada<1>   |    8.696(R)|   -0.430(R)|Clk_BUFGP         |   0.000|
Jogada<2>   |    7.108(R)|   -0.421(R)|Clk_BUFGP         |   0.000|
Jogada<3>   |    8.608(R)|   -1.100(R)|Clk_BUFGP         |   0.000|
Jogada<4>   |    8.762(R)|   -1.020(R)|Clk_BUFGP         |   0.000|
Jogada<5>   |    7.891(R)|   -0.463(R)|Clk_BUFGP         |   0.000|
Jogada<6>   |    8.118(R)|   -0.105(R)|Clk_BUFGP         |   0.000|
Jogada<7>   |    6.078(R)|   -0.525(R)|Clk_BUFGP         |   0.000|
Jogada<8>   |    6.754(R)|    0.188(R)|Clk_BUFGP         |   0.000|
Jogada<9>   |    7.149(R)|   -0.043(R)|Clk_BUFGP         |   0.000|
Reset       |    4.591(R)|    0.078(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Digito<0>   |   10.165(R)|Clk_BUFGP         |   0.000|
Digito<1>   |   10.950(R)|Clk_BUFGP         |   0.000|
Digito<2>   |   10.913(R)|Clk_BUFGP         |   0.000|
Digito<3>   |   10.271(R)|Clk_BUFGP         |   0.000|
Digito<4>   |   10.589(R)|Clk_BUFGP         |   0.000|
Digito<5>   |   10.525(R)|Clk_BUFGP         |   0.000|
Digito<6>   |   10.296(R)|Clk_BUFGP         |   0.000|
Displays<0> |   10.521(R)|Clk_BUFGP         |   0.000|
Displays<1> |   10.365(R)|Clk_BUFGP         |   0.000|
Displays<2> |   10.173(R)|Clk_BUFGP         |   0.000|
Displays<3> |   10.479(R)|Clk_BUFGP         |   0.000|
Invalido    |   10.491(R)|Clk_BUFGP         |   0.000|
Leds1<1>    |    9.401(R)|Clk_BUFGP         |   0.000|
Leds1<2>    |   11.303(R)|Clk_BUFGP         |   0.000|
Leds1<3>    |   10.643(R)|Clk_BUFGP         |   0.000|
Leds1<4>    |   10.819(R)|Clk_BUFGP         |   0.000|
Leds1<5>    |   10.526(R)|Clk_BUFGP         |   0.000|
Leds1<6>    |    9.923(R)|Clk_BUFGP         |   0.000|
Leds1<7>    |    9.632(R)|Clk_BUFGP         |   0.000|
Leds1<8>    |    9.910(R)|Clk_BUFGP         |   0.000|
Leds1<9>    |    8.432(R)|Clk_BUFGP         |   0.000|
Leds2<1>    |    9.111(R)|Clk_BUFGP         |   0.000|
Leds2<2>    |    8.405(R)|Clk_BUFGP         |   0.000|
Leds2<3>    |    9.480(R)|Clk_BUFGP         |   0.000|
Leds2<4>    |    9.667(R)|Clk_BUFGP         |   0.000|
Leds2<5>    |    9.133(R)|Clk_BUFGP         |   0.000|
Leds2<6>    |    8.773(R)|Clk_BUFGP         |   0.000|
Leds2<7>    |    8.432(R)|Clk_BUFGP         |   0.000|
Leds2<8>    |    8.405(R)|Clk_BUFGP         |   0.000|
Leds2<9>    |    9.463(R)|Clk_BUFGP         |   0.000|
Ponto       |   11.140(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    7.768|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 05 03:52:39 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 140 MB



