INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:55:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.301ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 2.289ns (37.251%)  route 3.856ns (62.749%))
  Logic Levels:           22  (CARRY4=11 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1592, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X20Y209        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y209        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=25, routed)          0.449     1.211    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X22Y208        LUT4 (Prop_lut4_I3_O)        0.043     1.254 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.254    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X22Y208        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.492 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.492    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X22Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.542 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.542    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X22Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.592 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.592    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X22Y211        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     1.694 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[0]
                         net (fo=5, routed)           0.304     1.998    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_7
    SLICE_X23Y209        LUT3 (Prop_lut3_I0_O)        0.119     2.117 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          0.388     2.504    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8_n_0
    SLICE_X22Y215        LUT6 (Prop_lut6_I0_O)        0.043     2.547 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_3/O
                         net (fo=3, routed)           0.396     2.943    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_3_n_0
    SLICE_X25Y212        LUT5 (Prop_lut5_I4_O)        0.043     2.986 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10/O
                         net (fo=8, routed)           0.332     3.318    lsq1/handshake_lsq_lsq1_core/dataReg_reg[23]
    SLICE_X26Y212        LUT4 (Prop_lut4_I0_O)        0.043     3.361 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=9, routed)           0.336     3.696    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X25Y212        LUT6 (Prop_lut6_I0_O)        0.043     3.739 r  lsq1/handshake_lsq_lsq1_core/level4_c1[19]_i_3/O
                         net (fo=55, routed)          0.284     4.024    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X26Y210        LUT6 (Prop_lut6_I1_O)        0.043     4.067 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.168     4.234    addf0/operator/DI[1]
    SLICE_X24Y210        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.476 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.476    addf0/operator/ltOp_carry_n_0
    SLICE_X24Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.525 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.525    addf0/operator/ltOp_carry__0_n_0
    SLICE_X24Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.574 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.574    addf0/operator/ltOp_carry__1_n_0
    SLICE_X24Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.623 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.623    addf0/operator/ltOp_carry__2_n_0
    SLICE_X24Y214        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.750 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=84, routed)          0.188     4.938    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X27Y213        LUT6 (Prop_lut6_I5_O)        0.130     5.068 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.168     5.236    addf0/operator/p_1_in[0]
    SLICE_X25Y213        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.498 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.498    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X25Y214        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.602 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.257     5.858    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X27Y214        LUT4 (Prop_lut4_I2_O)        0.120     5.978 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.193     6.171    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X26Y215        LUT5 (Prop_lut5_I0_O)        0.043     6.214 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.202     6.416    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X26Y217        LUT3 (Prop_lut3_I1_O)        0.043     6.459 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.194     6.653    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X24Y217        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1592, unset)         0.483     4.683    addf0/operator/RightShifterComponent/clk
    SLICE_X24Y217        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X24Y217        FDRE (Setup_fdre_C_R)       -0.295     4.352    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          4.352    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 -2.301    




