{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515896160625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515896160625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 10:16:00 2018 " "Processing started: Sun Jan 14 10:16:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515896160625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515896160625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_vga_game -c simple_vga_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_vga_game -c simple_vga_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515896160625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1515896160901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "vga_display.v" "" { Text "C:/fpgaProject/simple_vga_game/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515896160934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515896160934 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "simple_vga_game.v(172) " "Verilog HDL information at simple_vga_game.v(172): always construct contains both blocking and non-blocking assignments" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1515896160934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_vga_game.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_vga_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_vga_game " "Found entity 1: simple_vga_game" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515896160945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515896160945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/simple_vga_game/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515896160945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515896160945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_port_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_port_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_seg " "Found entity 1: out_port_seg" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515896160945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515896160945 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/simple_vga_game/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1515896160945 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/simple_vga_game/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515896160945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_vga_game " "Elaborating entity \"simple_vga_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1515896160967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_vga_game.v(154) " "Verilog HDL assignment warning at simple_vga_game.v(154): truncated value with size 32 to match size of target (10)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515896160978 "|simple_vga_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_vga_game.v(164) " "Verilog HDL assignment warning at simple_vga_game.v(164): truncated value with size 32 to match size of target (10)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515896160978 "|simple_vga_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_vga_game.v(214) " "Verilog HDL assignment warning at simple_vga_game.v(214): truncated value with size 32 to match size of target (10)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515896160978 "|simple_vga_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_vga_game.v(217) " "Verilog HDL assignment warning at simple_vga_game.v(217): truncated value with size 32 to match size of target (10)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515896160978 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[0\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161000 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[0\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[0\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[0\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[0\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[0\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[0\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[0\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[0\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[0\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[1\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[1\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[1\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[1\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[1\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[1\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[1\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[1\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[1\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[1\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[2\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[2\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[2\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[2\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[2\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[2\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[2\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[2\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[2\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[2\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[3\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[3\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[3\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[3\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[3\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[3\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[3\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[3\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[3\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[3\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[4\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[4\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[4\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[4\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[4\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[4\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[4\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[4\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[4\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[4\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[4\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[4\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[4\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[4\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[4\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[4\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[4\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[4\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[4\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[4\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[5\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[5\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[5\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[5\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[5\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[5\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[5\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[5\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[5\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[5\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[5\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[5\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[5\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[5\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[5\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[5\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[5\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[5\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[5\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_height\[5\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[0\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[0\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[0\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[0\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[0\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[0\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[0\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[0\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[0\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[0\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[1\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[1\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[1\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[1\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[1\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[1\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[1\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[1\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[1\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[1\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[2\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[2\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[2\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[2\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[2\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[2\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[2\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[2\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[2\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[2\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[3\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[3\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[3\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[3\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[3\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[3\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[3\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[3\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[3\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[3\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[4\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[4\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[4\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[4\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[4\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[4\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[4\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[4\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[4\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[4\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[4\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[4\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[4\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[4\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[4\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[4\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[4\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[4\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[4\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[4\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[5\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[5\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[5\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[5\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[5\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[5\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[5\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[5\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[5\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[5\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[5\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[5\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[5\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[5\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[5\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[5\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[5\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[5\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[5\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_blank_top\[5\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[0\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[0\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[0\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[0\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[0\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[0\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[0\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[0\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[0\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[0\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[1\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[1\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[1\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[1\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[1\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[1\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[1\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[1\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[1\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[1\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[2\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[2\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[2\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[2\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[2\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[2\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[2\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[2\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[2\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[2\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[3\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161011 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[3\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[3\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[3\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[3\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[3\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[3\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[3\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[3\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[3\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[4\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[4\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[4\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[4\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[4\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[4\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[4\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[4\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[4\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[4\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[4\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[4\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[4\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[4\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[4\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[4\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[4\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[4\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[4\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[4\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[5\]\[0\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[5\]\[0\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[5\]\[1\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[5\]\[1\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[5\]\[2\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[5\]\[2\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[5\]\[3\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[5\]\[3\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[5\]\[4\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[5\]\[4\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[5\]\[5\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[5\]\[5\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[5\]\[6\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[5\]\[6\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[5\]\[7\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[5\]\[7\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[5\]\[8\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[5\]\[8\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[5\]\[9\] simple_vga_game.v(172) " "Inferred latch for \"obstacle_width\[5\]\[9\]\" at simple_vga_game.v(172)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_left\[0\]\[0\] simple_vga_game.v(210) " "Inferred latch for \"obstacle_left\[0\]\[0\]\" at simple_vga_game.v(210)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_left\[1\]\[0\] simple_vga_game.v(210) " "Inferred latch for \"obstacle_left\[1\]\[0\]\" at simple_vga_game.v(210)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_left\[2\]\[0\] simple_vga_game.v(210) " "Inferred latch for \"obstacle_left\[2\]\[0\]\" at simple_vga_game.v(210)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_left\[3\]\[0\] simple_vga_game.v(210) " "Inferred latch for \"obstacle_left\[3\]\[0\]\" at simple_vga_game.v(210)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_left\[4\]\[0\] simple_vga_game.v(210) " "Inferred latch for \"obstacle_left\[4\]\[0\]\" at simple_vga_game.v(210)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_left\[5\]\[0\] simple_vga_game.v(210) " "Inferred latch for \"obstacle_left\[5\]\[0\]\" at simple_vga_game.v(210)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515896161022 "|simple_vga_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:screen " "Elaborating entity \"vga_display\" for hierarchy \"vga_display:screen\"" {  } { { "simple_vga_game.v" "screen" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515896161067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display.v(40) " "Verilog HDL assignment warning at vga_display.v(40): truncated value with size 32 to match size of target (10)" {  } { { "vga_display.v" "" { Text "C:/fpgaProject/simple_vga_game/vga_display.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515896161067 "|simple_vga_game|vga_display:screen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display.v(44) " "Verilog HDL assignment warning at vga_display.v(44): truncated value with size 32 to match size of target (10)" {  } { { "vga_display.v" "" { Text "C:/fpgaProject/simple_vga_game/vga_display.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515896161067 "|simple_vga_game|vga_display:screen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port_seg out_port_seg:historyScoreboard " "Elaborating entity \"out_port_seg\" for hierarchy \"out_port_seg:historyScoreboard\"" {  } { { "simple_vga_game.v" "historyScoreboard" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515896161067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(12) " "Verilog HDL assignment warning at out_port_seg.v(12): truncated value with size 32 to match size of target (4)" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515896161067 "|simple_vga_game|out_port_seg:scoreboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(13) " "Verilog HDL assignment warning at out_port_seg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515896161067 "|simple_vga_game|out_port_seg:scoreboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg out_port_seg:historyScoreboard\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"out_port_seg:historyScoreboard\|sevenseg:display_1\"" {  } { { "out_port_seg.v" "display_1" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515896161067 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:scoreboard\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:scoreboard\|Mod1\"" {  } { { "out_port_seg.v" "Mod1" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515896161597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:scoreboard\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:scoreboard\|Div0\"" {  } { { "out_port_seg.v" "Div0" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515896161597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:scoreboard\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:scoreboard\|Mod0\"" {  } { { "out_port_seg.v" "Mod0" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515896161597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:historyScoreboard\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:historyScoreboard\|Mod1\"" {  } { { "out_port_seg.v" "Mod1" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515896161597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:historyScoreboard\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:historyScoreboard\|Div0\"" {  } { { "out_port_seg.v" "Div0" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515896161597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:historyScoreboard\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:historyScoreboard\|Mod0\"" {  } { { "out_port_seg.v" "Mod0" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515896161597 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1515896161597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:scoreboard\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"out_port_seg:scoreboard\|lpm_divide:Mod1\"" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515896161630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:scoreboard\|lpm_divide:Mod1 " "Instantiated megafunction \"out_port_seg:scoreboard\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515896161630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515896161630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515896161630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515896161630 ""}  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1515896161630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/fpgaProject/simple_vga_game/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515896161674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515896161674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/fpgaProject/simple_vga_game/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515896161685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515896161685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/fpgaProject/simple_vga_game/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515896161707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515896161707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:scoreboard\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"out_port_seg:scoreboard\|lpm_divide:Div0\"" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515896161730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:scoreboard\|lpm_divide:Div0 " "Instantiated megafunction \"out_port_seg:scoreboard\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515896161730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515896161730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515896161730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515896161730 ""}  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1515896161730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/fpgaProject/simple_vga_game/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515896161774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515896161774 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515896163387 "|simple_vga_game|VGA_B[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1515896163387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1515896164614 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/fpgaProject/simple_vga_game/output_files/simple_vga_game.map.smsg " "Generated suppressed messages file C:/fpgaProject/simple_vga_game/output_files/simple_vga_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1515896167663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1515896167919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515896167919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3401 " "Implemented 3401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1515896168125 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1515896168125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3340 " "Implemented 3340 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1515896168125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1515896168125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515896168235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 14 10:16:08 2018 " "Processing ended: Sun Jan 14 10:16:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515896168235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515896168235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515896168235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515896168235 ""}
