

================================================================
== Vitis HLS Report for 'operator_2_s'
================================================================
* Date:           Tue Feb  8 15:34:42 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224   |operator_2_Pipeline_VITIS_LOOP_84_1_s   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232   |operator_2_Pipeline_VITIS_LOOP_92_2_s   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244  |operator_2_Pipeline_VITIS_LOOP_104_3_s  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     196|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     441|     479|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     317|    -|
|Register         |        -|     -|     580|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1021|     992|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U258                   |fcmp_32ns_32ns_1_2_no_dsp_1             |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_9_no_dsp_1_U255                  |fdiv_32ns_32ns_32_9_no_dsp_1            |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_9_no_dsp_1_U256                  |fdiv_32ns_32ns_32_9_no_dsp_1            |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_9_no_dsp_1_U257                  |fdiv_32ns_32ns_32_9_no_dsp_1            |        0|   0|    0|    0|    0|
    |grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244  |operator_2_Pipeline_VITIS_LOOP_104_3_s  |        0|   0|  166|  162|    0|
    |grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224   |operator_2_Pipeline_VITIS_LOOP_84_1_s   |        0|   0|   75|  178|    0|
    |grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232   |operator_2_Pipeline_VITIS_LOOP_92_2_s   |        0|   0|  200|  139|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        0|   0|  441|  479|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_497_p2     |         +|   0|  0|  10|           3|           1|
    |base_fu_459_p2          |         +|   0|  0|   9|           2|           1|
    |tmp_16_fu_476_p2        |         +|   0|  0|  39|          32|          32|
    |sub_ln92_fu_454_p2      |         -|   0|  0|  10|           3|           2|
    |and_ln61_2_fu_346_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln61_fu_340_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_415_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_1_fu_491_p2  |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln104_fu_481_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln61_3_fu_319_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln61_4_fu_325_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln61_fu_331_p2     |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln77_1_fu_403_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln77_fu_397_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln92_fu_429_p2     |      icmp|   0|  0|  20|          32|           2|
    |or_ln61_fu_336_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_409_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln104_fu_503_p3  |    select|   0|  0|   3|           1|           2|
    |xor_ln100_fu_466_p2     |       xor|   0|  0|   3|           2|           3|
    |xor_ln92_fu_435_p2      |       xor|   0|  0|   2|           2|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 196|         180|          61|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |agg_result_01_0_reg_163                    |  20|          4|   32|        128|
    |agg_result_1_0_0_reg_179                   |  20|          4|   32|        128|
    |agg_result_1_1_0_reg_194                   |  20|          4|   32|        128|
    |agg_result_1_2_0_reg_209                   |  20|          4|   32|        128|
    |ap_NS_fsm                                  |  97|         19|    1|         19|
    |ap_phi_mux_agg_result_01_0_phi_fu_167_p8   |   9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_0_0_phi_fu_183_p8  |   9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_1_0_phi_fu_198_p8  |   9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_2_0_phi_fu_213_p8  |   9|          2|   32|         64|
    |ap_phi_mux_base_0_lcssa_i57_phi_fu_144_p4  |   9|          2|    2|          4|
    |ap_return_0                                |   9|          2|   32|         64|
    |ap_return_1                                |   9|          2|   32|         64|
    |ap_return_2                                |   9|          2|   32|         64|
    |ap_return_3                                |   9|          2|   32|         64|
    |base_0_lcssa_i57_reg_140                   |   9|          2|    2|          4|
    |empty_30_reg_152                           |   9|          2|   32|         64|
    |grp_fu_275_p0                              |  14|          3|   32|         96|
    |res_num_load3_reg_130                      |   9|          2|   32|         64|
    |res_num_load_69_reg_120                    |   9|          2|   32|         64|
    |res_num_load_715_reg_110                   |   9|          2|   32|         64|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 317|         66|  549|       1403|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |agg_result_01_0_reg_163                                         |  32|   0|   32|          0|
    |agg_result_1_0_0_reg_179                                        |  32|   0|   32|          0|
    |agg_result_1_1_0_reg_194                                        |  32|   0|   32|          0|
    |agg_result_1_2_0_reg_209                                        |  32|   0|   32|          0|
    |and_ln61_2_reg_626                                              |   1|   0|    1|          0|
    |and_ln77_reg_666                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                       |  18|   0|   18|          0|
    |ap_return_0_preg                                                |  32|   0|   32|          0|
    |ap_return_1_preg                                                |  32|   0|   32|          0|
    |ap_return_2_preg                                                |  32|   0|   32|          0|
    |ap_return_3_preg                                                |  32|   0|   32|          0|
    |base_0_lcssa_i57_reg_140                                        |   2|   0|    2|          0|
    |bitcast_ln61_reg_603                                            |  32|   0|   32|          0|
    |empty_30_reg_152                                                |  32|   0|   32|          0|
    |empty_reg_670                                                   |   2|   0|    2|          0|
    |grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start_reg   |   1|   0|    1|          0|
    |grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln104_reg_700                                              |   1|   0|    1|          0|
    |icmp_ln61_3_reg_609                                             |   1|   0|    1|          0|
    |icmp_ln61_4_reg_614                                             |   1|   0|    1|          0|
    |icmp_ln92_reg_676                                               |   1|   0|    1|          0|
    |res_num_load3_reg_130                                           |  32|   0|   32|          0|
    |res_num_load_69_reg_120                                         |  32|   0|   32|          0|
    |res_num_load_715_reg_110                                        |  32|   0|   32|          0|
    |res_p_reg_596                                                   |  32|   0|   32|          0|
    |select_ln104_reg_704                                            |   3|   0|    3|          0|
    |tmp_14_reg_650                                                  |  32|   0|   32|          0|
    |tmp_15_reg_658                                                  |  32|   0|   32|          0|
    |tmp_reg_640                                                     |  32|   0|   32|          0|
    |xor_ln92_reg_680                                                |   2|   0|    2|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 580|   0|  580|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   operator/.2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   operator/.2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   operator/.2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   operator/.2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   operator/.2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   operator/.2|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|   operator/.2|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|   operator/.2|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|   operator/.2|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|   operator/.2|  return value|
|p_read14     |   in|  128|     ap_none|      p_read14|        scalar|
|n            |   in|   32|     ap_none|             n|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 18 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 18 
13 --> 14 
14 --> 15 16 
15 --> 16 
16 --> 17 18 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14"   --->   Operation 19 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%res_num_load2_loc = alloca i64 1"   --->   Operation 20 'alloca' 'res_num_load2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%res_num_load_68_loc = alloca i64 1"   --->   Operation 21 'alloca' 'res_num_load_68_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%res_num_load_714_loc = alloca i64 1"   --->   Operation 22 'alloca' 'res_num_load_714_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%res_num_load5_loc = alloca i64 1"   --->   Operation 23 'alloca' 'res_num_load5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%res_num_load_611_loc = alloca i64 1"   --->   Operation 24 'alloca' 'res_num_load_611_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%res_num_load_717_loc = alloca i64 1"   --->   Operation 25 'alloca' 'res_num_load_717_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 26 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%res_p = trunc i128 %p_read" [../src/ban.cpp:61]   --->   Operation 27 'trunc' 'res_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln61_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban.cpp:61]   --->   Operation 28 'partselect' 'trunc_ln61_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %trunc_ln61_s" [../src/ban.cpp:61]   --->   Operation 29 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 55, i32 62" [../src/ban.cpp:61]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 32, i32 54" [../src/ban.cpp:61]   --->   Operation 31 'partselect' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%icmp_ln61_3 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:61]   --->   Operation 32 'icmp' 'icmp_ln61_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.05ns)   --->   "%icmp_ln61_4 = icmp_eq  i23 %trunc_ln61_1, i23 0" [../src/ban.cpp:61]   --->   Operation 33 'icmp' 'icmp_ln61_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [2/2] (2.78ns)   --->   "%tmp_9 = fcmp_oeq  i32 %bitcast_ln61, i32 0" [../src/ban.cpp:61]   --->   Operation 34 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n"   --->   Operation 35 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %res_p, i32 0" [../src/ban.cpp:61]   --->   Operation 36 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_2)   --->   "%or_ln61 = or i1 %icmp_ln61_4, i1 %icmp_ln61_3" [../src/ban.cpp:61]   --->   Operation 37 'or' 'or_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (2.78ns)   --->   "%tmp_9 = fcmp_oeq  i32 %bitcast_ln61, i32 0" [../src/ban.cpp:61]   --->   Operation 38 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_2)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_9" [../src/ban.cpp:61]   --->   Operation 39 'and' 'and_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_2 = and i1 %and_ln61, i1 %icmp_ln61" [../src/ban.cpp:61]   --->   Operation 40 'and' 'and_ln61_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.52ns)   --->   "%br_ln61 = br i1 %and_ln61_2, void %.critedge, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:61]   --->   Operation 41 'br' 'br_ln61' <Predicate = true> <Delay = 0.52>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban.cpp:575]   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = (!and_ln61_2)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln575 = bitcast i32 %trunc_ln" [../src/ban.cpp:575]   --->   Operation 43 'bitcast' 'bitcast_ln575' <Predicate = (!and_ln61_2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln575_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban.cpp:575]   --->   Operation 44 'partselect' 'trunc_ln575_1' <Predicate = (!and_ln61_2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln575_1 = bitcast i32 %trunc_ln575_1" [../src/ban.cpp:575]   --->   Operation 45 'bitcast' 'bitcast_ln575_1' <Predicate = (!and_ln61_2)> <Delay = 0.00>
ST_2 : Operation 46 [9/9] (7.05ns)   --->   "%tmp = fdiv i32 %bitcast_ln61, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 46 'fdiv' 'tmp' <Predicate = (!and_ln61_2)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [9/9] (7.05ns)   --->   "%tmp_14 = fdiv i32 %bitcast_ln575, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 47 'fdiv' 'tmp_14' <Predicate = (!and_ln61_2)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [9/9] (7.05ns)   --->   "%tmp_15 = fdiv i32 %bitcast_ln575_1, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 48 'fdiv' 'tmp_15' <Predicate = (!and_ln61_2)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 49 [8/9] (7.05ns)   --->   "%tmp = fdiv i32 %bitcast_ln61, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 49 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [8/9] (7.05ns)   --->   "%tmp_14 = fdiv i32 %bitcast_ln575, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 50 'fdiv' 'tmp_14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [8/9] (7.05ns)   --->   "%tmp_15 = fdiv i32 %bitcast_ln575_1, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 51 'fdiv' 'tmp_15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 52 [7/9] (7.05ns)   --->   "%tmp = fdiv i32 %bitcast_ln61, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 52 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [7/9] (7.05ns)   --->   "%tmp_14 = fdiv i32 %bitcast_ln575, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 53 'fdiv' 'tmp_14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [7/9] (7.05ns)   --->   "%tmp_15 = fdiv i32 %bitcast_ln575_1, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 54 'fdiv' 'tmp_15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 55 [6/9] (7.05ns)   --->   "%tmp = fdiv i32 %bitcast_ln61, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 55 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [6/9] (7.05ns)   --->   "%tmp_14 = fdiv i32 %bitcast_ln575, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 56 'fdiv' 'tmp_14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [6/9] (7.05ns)   --->   "%tmp_15 = fdiv i32 %bitcast_ln575_1, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 57 'fdiv' 'tmp_15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 58 [5/9] (7.05ns)   --->   "%tmp = fdiv i32 %bitcast_ln61, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 58 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [5/9] (7.05ns)   --->   "%tmp_14 = fdiv i32 %bitcast_ln575, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 59 'fdiv' 'tmp_14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [5/9] (7.05ns)   --->   "%tmp_15 = fdiv i32 %bitcast_ln575_1, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 60 'fdiv' 'tmp_15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 61 [4/9] (7.05ns)   --->   "%tmp = fdiv i32 %bitcast_ln61, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 61 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [4/9] (7.05ns)   --->   "%tmp_14 = fdiv i32 %bitcast_ln575, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 62 'fdiv' 'tmp_14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [4/9] (7.05ns)   --->   "%tmp_15 = fdiv i32 %bitcast_ln575_1, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 63 'fdiv' 'tmp_15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 64 [3/9] (7.05ns)   --->   "%tmp = fdiv i32 %bitcast_ln61, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 64 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [3/9] (7.05ns)   --->   "%tmp_14 = fdiv i32 %bitcast_ln575, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 65 'fdiv' 'tmp_14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [3/9] (7.05ns)   --->   "%tmp_15 = fdiv i32 %bitcast_ln575_1, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 66 'fdiv' 'tmp_15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 67 [2/9] (7.05ns)   --->   "%tmp = fdiv i32 %bitcast_ln61, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 67 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [2/9] (7.05ns)   --->   "%tmp_14 = fdiv i32 %bitcast_ln575, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 68 'fdiv' 'tmp_14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [2/9] (7.05ns)   --->   "%tmp_15 = fdiv i32 %bitcast_ln575_1, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 69 'fdiv' 'tmp_15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 70 [1/9] (7.05ns)   --->   "%tmp = fdiv i32 %bitcast_ln61, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 70 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [1/9] (7.05ns)   --->   "%tmp_14 = fdiv i32 %bitcast_ln575, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 71 'fdiv' 'tmp_14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/9] (7.05ns)   --->   "%tmp_15 = fdiv i32 %bitcast_ln575_1, i32 %n_read" [../src/ban.cpp:579]   --->   Operation 72 'fdiv' 'tmp_15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 73 [2/2] (2.78ns)   --->   "%tmp_13 = fcmp_oeq  i32 %tmp, i32 0" [../src/ban.cpp:77]   --->   Operation 73 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.59>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %tmp" [../src/ban.cpp:77]   --->   Operation 74 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 75 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 76 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_12, i8 255" [../src/ban.cpp:77]   --->   Operation 77 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (1.05ns)   --->   "%icmp_ln77_1 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 78 'icmp' 'icmp_ln77_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_1, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 79 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_oeq  i32 %tmp, i32 0" [../src/ban.cpp:77]   --->   Operation 80 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_13" [../src/ban.cpp:77]   --->   Operation 81 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.52ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZNK3BaneqEf.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 82 'br' 'br_ln77' <Predicate = true> <Delay = 0.52>
ST_12 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln579 = call void @operator/.2_Pipeline_VITIS_LOOP_84_1, i32 %tmp, i32 %tmp_14, i32 %tmp_15, i32 %idx_tmp_loc" [../src/ban.cpp:579]   --->   Operation 83 'call' 'call_ln579' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.44>
ST_13 : Operation 84 [1/2] (0.44ns)   --->   "%call_ln579 = call void @operator/.2_Pipeline_VITIS_LOOP_84_1, i32 %tmp, i32 %tmp_14, i32 %tmp_15, i32 %idx_tmp_loc" [../src/ban.cpp:579]   --->   Operation 84 'call' 'call_ln579' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.41>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 85 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 86 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 87 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 88 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_14 : Operation 89 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 89 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [2/2] (0.42ns)   --->   "%call_ln579 = call void @operator/.2_Pipeline_VITIS_LOOP_92_2, i32 %tmp_15, i32 %tmp_14, i32 %tmp, i2 %empty, i2 %xor_ln92, i32 %res_num_load_717_loc, i32 %res_num_load_611_loc, i32 %res_num_load5_loc" [../src/ban.cpp:579]   --->   Operation 90 'call' 'call_ln579' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.44>
ST_15 : Operation 91 [1/2] (0.44ns)   --->   "%call_ln579 = call void @operator/.2_Pipeline_VITIS_LOOP_92_2, i32 %tmp_15, i32 %tmp_14, i32 %tmp, i2 %empty, i2 %xor_ln92, i32 %res_num_load_717_loc, i32 %res_num_load_611_loc, i32 %res_num_load5_loc" [../src/ban.cpp:579]   --->   Operation 91 'call' 'call_ln579' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "%res_num_load = load i32 %res_num_load_717_loc"   --->   Operation 92 'load' 'res_num_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%res_num_load_3 = load i32 %res_num_load_611_loc"   --->   Operation 93 'load' 'res_num_load_3' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%res_num_load_4 = load i32 %res_num_load5_loc"   --->   Operation 94 'load' 'res_num_load_4' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 95 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 96 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 96 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 97 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 98 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_16 = add i32 %sext_ln100, i32 %res_p" [../src/ban.cpp:100]   --->   Operation 99 'add' 'tmp_16' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 100 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (0.52ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:104]   --->   Operation 101 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.52>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%res_num_load_715 = phi i32 %tmp_15, void %.preheader.preheader, i32 %res_num_load, void %.lr.ph7.i"   --->   Operation 102 'phi' 'res_num_load_715' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%res_num_load_69 = phi i32 %tmp_14, void %.preheader.preheader, i32 %res_num_load_3, void %.lr.ph7.i"   --->   Operation 103 'phi' 'res_num_load_69' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%res_num_load3 = phi i32 %tmp, void %.preheader.preheader, i32 %res_num_load_4, void %.lr.ph7.i"   --->   Operation 104 'phi' 'res_num_load3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%base_0_lcssa_i57 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 105 'phi' 'base_0_lcssa_i57' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i57" [../src/ban.cpp:104]   --->   Operation 106 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.44ns)   --->   "%icmp_ln104_1 = icmp_ne  i2 %base_0_lcssa_i57, i2 3" [../src/ban.cpp:104]   --->   Operation 107 'icmp' 'icmp_ln104_1' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 108 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_1, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 109 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 110 [2/2] (0.42ns)   --->   "%call_ln579 = call void @operator/.2_Pipeline_VITIS_LOOP_104_3, i32 %res_num_load_715, i32 %res_num_load_69, i32 %res_num_load3, i2 %base_0_lcssa_i57, i3 %select_ln104, i32 %res_num_load_714_loc, i32 %res_num_load_68_loc, i32 %res_num_load2_loc" [../src/ban.cpp:579]   --->   Operation 110 'call' 'call_ln579' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.13>
ST_17 : Operation 111 [1/2] (1.13ns)   --->   "%call_ln579 = call void @operator/.2_Pipeline_VITIS_LOOP_104_3, i32 %res_num_load_715, i32 %res_num_load_69, i32 %res_num_load3, i2 %base_0_lcssa_i57, i3 %select_ln104, i32 %res_num_load_714_loc, i32 %res_num_load_68_loc, i32 %res_num_load2_loc" [../src/ban.cpp:579]   --->   Operation 111 'call' 'call_ln579' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.52>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%empty_30 = phi i32 0, void %.preheader.preheader, i32 %tmp_16, void %.lr.ph7.i"   --->   Operation 112 'phi' 'empty_30' <Predicate = (!and_ln61_2 & and_ln77 & !icmp_ln104) | (!and_ln61_2 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%res_num_load_5 = load i32 %res_num_load_714_loc"   --->   Operation 113 'load' 'res_num_load_5' <Predicate = (!and_ln61_2 & and_ln77 & !icmp_ln104) | (!and_ln61_2 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%res_num_load_6 = load i32 %res_num_load_68_loc"   --->   Operation 114 'load' 'res_num_load_6' <Predicate = (!and_ln61_2 & and_ln77 & !icmp_ln104) | (!and_ln61_2 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%res_num_load_7 = load i32 %res_num_load2_loc"   --->   Operation 115 'load' 'res_num_load_7' <Predicate = (!and_ln61_2 & and_ln77 & !icmp_ln104) | (!and_ln61_2 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.52ns)   --->   "%br_ln0 = br void %_ZNK3BaneqEf.exit"   --->   Operation 116 'br' 'br_ln0' <Predicate = (!and_ln61_2 & and_ln77 & !icmp_ln104) | (!and_ln61_2 & and_ln77 & !icmp_ln92)> <Delay = 0.52>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 %empty_30, void %.lr.ph.i, i32 0, void, i32 %res_p, void %.critedge, i32 %tmp_16, void %.lr.ph7.i"   --->   Operation 117 'phi' 'agg_result_01_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%agg_result_1_0_0 = phi i32 %res_num_load_7, void %.lr.ph.i, i32 0, void, i32 %tmp, void %.critedge, i32 %res_num_load_4, void %.lr.ph7.i"   --->   Operation 118 'phi' 'agg_result_1_0_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %res_num_load_6, void %.lr.ph.i, i32 0, void, i32 %tmp_14, void %.critedge, i32 %res_num_load_3, void %.lr.ph7.i"   --->   Operation 119 'phi' 'agg_result_1_1_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%agg_result_1_2_0 = phi i32 %res_num_load_5, void %.lr.ph.i, i32 0, void, i32 %tmp_15, void %.critedge, i32 %res_num_load, void %.lr.ph7.i"   --->   Operation 120 'phi' 'agg_result_1_2_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_0" [../src/ban.cpp:586]   --->   Operation 121 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0" [../src/ban.cpp:586]   --->   Operation 122 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0" [../src/ban.cpp:586]   --->   Operation 123 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0" [../src/ban.cpp:586]   --->   Operation 124 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln586 = ret i128 %mrv_3" [../src/ban.cpp:586]   --->   Operation 125 'ret' 'ret_ln586' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read               (read       ) [ 0010000000000000000]
res_num_load2_loc    (alloca     ) [ 0011111111111111111]
res_num_load_68_loc  (alloca     ) [ 0011111111111111111]
res_num_load_714_loc (alloca     ) [ 0011111111111111111]
res_num_load5_loc    (alloca     ) [ 0011111111111111100]
res_num_load_611_loc (alloca     ) [ 0011111111111111100]
res_num_load_717_loc (alloca     ) [ 0011111111111111100]
idx_tmp_loc          (alloca     ) [ 0011111111111110000]
res_p                (trunc      ) [ 0011111111111111111]
trunc_ln61_s         (partselect ) [ 0000000000000000000]
bitcast_ln61         (bitcast    ) [ 0011111111100000000]
tmp_s                (partselect ) [ 0000000000000000000]
trunc_ln61_1         (partselect ) [ 0000000000000000000]
icmp_ln61_3          (icmp       ) [ 0010000000000000000]
icmp_ln61_4          (icmp       ) [ 0010000000000000000]
n_read               (read       ) [ 0001111111100000000]
icmp_ln61            (icmp       ) [ 0000000000000000000]
or_ln61              (or         ) [ 0000000000000000000]
tmp_9                (fcmp       ) [ 0000000000000000000]
and_ln61             (and        ) [ 0000000000000000000]
and_ln61_2           (and        ) [ 0011111111111111111]
br_ln61              (br         ) [ 0011111111111111111]
trunc_ln             (partselect ) [ 0000000000000000000]
bitcast_ln575        (bitcast    ) [ 0001111111100000000]
trunc_ln575_1        (partselect ) [ 0000000000000000000]
bitcast_ln575_1      (bitcast    ) [ 0001111111100000000]
tmp                  (fdiv       ) [ 0010000000011111111]
tmp_14               (fdiv       ) [ 0010000000011111111]
tmp_15               (fdiv       ) [ 0010000000011111111]
bitcast_ln77         (bitcast    ) [ 0000000000000000000]
tmp_12               (partselect ) [ 0000000000000000000]
trunc_ln77           (trunc      ) [ 0000000000000000000]
icmp_ln77            (icmp       ) [ 0000000000000000000]
icmp_ln77_1          (icmp       ) [ 0000000000000000000]
or_ln77              (or         ) [ 0000000000000000000]
tmp_13               (fcmp       ) [ 0000000000000000000]
and_ln77             (and        ) [ 0000000000001111111]
br_ln77              (br         ) [ 0010000000001111111]
call_ln579           (call       ) [ 0000000000000000000]
idx_tmp_loc_load     (load       ) [ 0000000000000000000]
empty                (trunc      ) [ 0000000000000001100]
icmp_ln92            (icmp       ) [ 0000000000000011111]
br_ln92              (br         ) [ 0000000000000011111]
xor_ln92             (xor        ) [ 0000000000000001000]
call_ln579           (call       ) [ 0000000000000000000]
res_num_load         (load       ) [ 0010000000001000111]
res_num_load_3       (load       ) [ 0010000000001000111]
res_num_load_4       (load       ) [ 0010000000001000111]
sub_ln92             (sub        ) [ 0000000000000000000]
base                 (add        ) [ 0000000000000000000]
xor_ln100            (xor        ) [ 0000000000000000000]
sext_ln100           (sext       ) [ 0000000000000000000]
tmp_16               (add        ) [ 0010000000001010111]
icmp_ln104           (icmp       ) [ 0000000000000000111]
br_ln104             (br         ) [ 0010000000001010111]
res_num_load_715     (phi        ) [ 0000000000000001110]
res_num_load_69      (phi        ) [ 0000000000000001110]
res_num_load3        (phi        ) [ 0000000000000001110]
base_0_lcssa_i57     (phi        ) [ 0000000000000001110]
zext_ln104           (zext       ) [ 0000000000000000000]
icmp_ln104_1         (icmp       ) [ 0000000000000000000]
add_ln104            (add        ) [ 0000000000000000000]
select_ln104         (select     ) [ 0000000000000000010]
call_ln579           (call       ) [ 0000000000000000000]
empty_30             (phi        ) [ 0000000000000000001]
res_num_load_5       (load       ) [ 0000000000000000000]
res_num_load_6       (load       ) [ 0000000000000000000]
res_num_load_7       (load       ) [ 0000000000000000000]
br_ln0               (br         ) [ 0000000000000000000]
agg_result_01_0      (phi        ) [ 0000000000000000001]
agg_result_1_0_0     (phi        ) [ 0000000000000000001]
agg_result_1_1_0     (phi        ) [ 0000000000000000001]
agg_result_1_2_0     (phi        ) [ 0000000000000000001]
mrv                  (insertvalue) [ 0000000000000000000]
mrv_1                (insertvalue) [ 0000000000000000000]
mrv_2                (insertvalue) [ 0000000000000000000]
mrv_3                (insertvalue) [ 0000000000000000000]
ret_ln586            (ret        ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.2_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.2_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.2_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="res_num_load2_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load2_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="res_num_load_68_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load_68_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="res_num_load_714_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load_714_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="res_num_load5_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load5_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="res_num_load_611_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load_611_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="res_num_load_717_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load_717_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="idx_tmp_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="128" slack="0"/>
<pin id="100" dir="0" index="1" bw="128" slack="0"/>
<pin id="101" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="n_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="res_num_load_715_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="res_num_load_715 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="res_num_load_715_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="6"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_num_load_715/16 "/>
</bind>
</comp>

<comp id="120" class="1005" name="res_num_load_69_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="res_num_load_69 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="res_num_load_69_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="6"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_num_load_69/16 "/>
</bind>
</comp>

<comp id="130" class="1005" name="res_num_load3_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="res_num_load3 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="res_num_load3_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="6"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_num_load3/16 "/>
</bind>
</comp>

<comp id="140" class="1005" name="base_0_lcssa_i57_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="1"/>
<pin id="142" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i57 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="base_0_lcssa_i57_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="2"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i57/16 "/>
</bind>
</comp>

<comp id="152" class="1005" name="empty_30_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="4"/>
<pin id="154" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_30 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="empty_30_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="4"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="32" slack="2"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_30/18 "/>
</bind>
</comp>

<comp id="163" class="1005" name="agg_result_01_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="16"/>
<pin id="165" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="agg_result_01_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="agg_result_01_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="16"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="4" bw="32" slack="17"/>
<pin id="173" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="32" slack="2"/>
<pin id="175" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_01_0/18 "/>
</bind>
</comp>

<comp id="179" class="1005" name="agg_result_1_0_0_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="16"/>
<pin id="181" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="agg_result_1_0_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="agg_result_1_0_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="16"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="4" bw="32" slack="8"/>
<pin id="189" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_0_0/18 "/>
</bind>
</comp>

<comp id="194" class="1005" name="agg_result_1_1_0_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="16"/>
<pin id="196" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="agg_result_1_1_0 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="agg_result_1_1_0_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="32" slack="16"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="32" slack="8"/>
<pin id="204" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_1_0/18 "/>
</bind>
</comp>

<comp id="209" class="1005" name="agg_result_1_2_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="16"/>
<pin id="211" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="agg_result_1_2_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="agg_result_1_2_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="32" slack="16"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="4" bw="32" slack="8"/>
<pin id="219" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_2_0/18 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2"/>
<pin id="227" dir="0" index="2" bw="32" slack="2"/>
<pin id="228" dir="0" index="3" bw="32" slack="2"/>
<pin id="229" dir="0" index="4" bw="32" slack="11"/>
<pin id="230" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln579/12 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="4"/>
<pin id="235" dir="0" index="2" bw="32" slack="4"/>
<pin id="236" dir="0" index="3" bw="32" slack="4"/>
<pin id="237" dir="0" index="4" bw="2" slack="0"/>
<pin id="238" dir="0" index="5" bw="2" slack="0"/>
<pin id="239" dir="0" index="6" bw="32" slack="13"/>
<pin id="240" dir="0" index="7" bw="32" slack="13"/>
<pin id="241" dir="0" index="8" bw="32" slack="13"/>
<pin id="242" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln579/14 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="0" index="3" bw="32" slack="0"/>
<pin id="249" dir="0" index="4" bw="2" slack="0"/>
<pin id="250" dir="0" index="5" bw="3" slack="0"/>
<pin id="251" dir="0" index="6" bw="32" slack="15"/>
<pin id="252" dir="0" index="7" bw="32" slack="15"/>
<pin id="253" dir="0" index="8" bw="32" slack="15"/>
<pin id="254" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln579/16 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/1 tmp_13/11 "/>
</bind>
</comp>

<comp id="280" class="1004" name="res_p_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="128" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res_p/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln61_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="128" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="0" index="3" bw="7" slack="0"/>
<pin id="289" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_s/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="bitcast_ln61_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_s_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="128" slack="0"/>
<pin id="302" dir="0" index="2" bw="7" slack="0"/>
<pin id="303" dir="0" index="3" bw="7" slack="0"/>
<pin id="304" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln61_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="23" slack="0"/>
<pin id="311" dir="0" index="1" bw="128" slack="0"/>
<pin id="312" dir="0" index="2" bw="7" slack="0"/>
<pin id="313" dir="0" index="3" bw="7" slack="0"/>
<pin id="314" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_1/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln61_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_3/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln61_4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="23" slack="0"/>
<pin id="327" dir="0" index="1" bw="23" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_4/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln61_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="or_ln61_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="1" slack="1"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="and_ln61_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="and_ln61_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61_2/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="128" slack="1"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="0" index="3" bw="8" slack="0"/>
<pin id="357" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="bitcast_ln575_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln575/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln575_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="128" slack="1"/>
<pin id="369" dir="0" index="2" bw="8" slack="0"/>
<pin id="370" dir="0" index="3" bw="8" slack="0"/>
<pin id="371" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln575_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="bitcast_ln575_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln575_1/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="bitcast_ln77_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="2"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/12 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_12_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="0" index="3" bw="6" slack="0"/>
<pin id="388" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln77_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/12 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln77_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/12 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln77_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="23" slack="0"/>
<pin id="405" dir="0" index="1" bw="23" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_1/12 "/>
</bind>
</comp>

<comp id="409" class="1004" name="or_ln77_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/12 "/>
</bind>
</comp>

<comp id="415" class="1004" name="and_ln77_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/12 "/>
</bind>
</comp>

<comp id="421" class="1004" name="idx_tmp_loc_load_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="13"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/14 "/>
</bind>
</comp>

<comp id="424" class="1004" name="empty_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/14 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln92_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/14 "/>
</bind>
</comp>

<comp id="435" class="1004" name="xor_ln92_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="0" index="1" bw="2" slack="0"/>
<pin id="438" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/14 "/>
</bind>
</comp>

<comp id="442" class="1004" name="res_num_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="15"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load/16 "/>
</bind>
</comp>

<comp id="446" class="1004" name="res_num_load_3_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="15"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load_3/16 "/>
</bind>
</comp>

<comp id="450" class="1004" name="res_num_load_4_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="15"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load_4/16 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln92_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="0" index="1" bw="2" slack="2"/>
<pin id="457" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/16 "/>
</bind>
</comp>

<comp id="459" class="1004" name="base_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/16 "/>
</bind>
</comp>

<comp id="466" class="1004" name="xor_ln100_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="2" slack="0"/>
<pin id="469" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/16 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sext_ln100_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/16 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_16_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="15"/>
<pin id="479" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/16 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln104_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="0"/>
<pin id="483" dir="0" index="1" bw="2" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/16 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln104_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/16 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln104_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="2" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_1/16 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln104_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/16 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln104_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="3" slack="0"/>
<pin id="506" dir="0" index="2" bw="3" slack="0"/>
<pin id="507" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/16 "/>
</bind>
</comp>

<comp id="512" class="1004" name="res_num_load_5_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="17"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load_5/18 "/>
</bind>
</comp>

<comp id="516" class="1004" name="res_num_load_6_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="17"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load_6/18 "/>
</bind>
</comp>

<comp id="520" class="1004" name="res_num_load_7_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="17"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load_7/18 "/>
</bind>
</comp>

<comp id="524" class="1004" name="mrv_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="128" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/18 "/>
</bind>
</comp>

<comp id="530" class="1004" name="mrv_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="128" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/18 "/>
</bind>
</comp>

<comp id="536" class="1004" name="mrv_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="128" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/18 "/>
</bind>
</comp>

<comp id="542" class="1004" name="mrv_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="128" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/18 "/>
</bind>
</comp>

<comp id="548" class="1005" name="p_read_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="128" slack="1"/>
<pin id="550" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="554" class="1005" name="res_num_load2_loc_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="15"/>
<pin id="556" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="res_num_load2_loc "/>
</bind>
</comp>

<comp id="560" class="1005" name="res_num_load_68_loc_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="15"/>
<pin id="562" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="res_num_load_68_loc "/>
</bind>
</comp>

<comp id="566" class="1005" name="res_num_load_714_loc_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="15"/>
<pin id="568" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="res_num_load_714_loc "/>
</bind>
</comp>

<comp id="572" class="1005" name="res_num_load5_loc_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="13"/>
<pin id="574" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="res_num_load5_loc "/>
</bind>
</comp>

<comp id="578" class="1005" name="res_num_load_611_loc_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="13"/>
<pin id="580" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="res_num_load_611_loc "/>
</bind>
</comp>

<comp id="584" class="1005" name="res_num_load_717_loc_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="13"/>
<pin id="586" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="res_num_load_717_loc "/>
</bind>
</comp>

<comp id="590" class="1005" name="idx_tmp_loc_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="11"/>
<pin id="592" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="596" class="1005" name="res_p_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_p "/>
</bind>
</comp>

<comp id="603" class="1005" name="bitcast_ln61_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln61 "/>
</bind>
</comp>

<comp id="609" class="1005" name="icmp_ln61_3_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61_3 "/>
</bind>
</comp>

<comp id="614" class="1005" name="icmp_ln61_4_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61_4 "/>
</bind>
</comp>

<comp id="619" class="1005" name="n_read_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="626" class="1005" name="and_ln61_2_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="16"/>
<pin id="628" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln61_2 "/>
</bind>
</comp>

<comp id="630" class="1005" name="bitcast_ln575_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln575 "/>
</bind>
</comp>

<comp id="635" class="1005" name="bitcast_ln575_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln575_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_14_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="2"/>
<pin id="652" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_15_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="2"/>
<pin id="660" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="666" class="1005" name="and_ln77_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="6"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77 "/>
</bind>
</comp>

<comp id="670" class="1005" name="empty_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="1"/>
<pin id="672" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="676" class="1005" name="icmp_ln92_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="2"/>
<pin id="678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="680" class="1005" name="xor_ln92_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="1"/>
<pin id="682" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_16_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="2"/>
<pin id="696" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="700" class="1005" name="icmp_ln104_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="2"/>
<pin id="702" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="704" class="1005" name="select_ln104_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="1"/>
<pin id="706" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="119"><net_src comp="113" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="129"><net_src comp="123" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="139"><net_src comp="133" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="143"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="177"><net_src comp="156" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="193"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="208"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="223"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="113" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="257"><net_src comp="123" pin="4"/><net_sink comp="244" pin=2"/></net>

<net id="258"><net_src comp="133" pin="4"/><net_sink comp="244" pin=3"/></net>

<net id="259"><net_src comp="144" pin="4"/><net_sink comp="244" pin=4"/></net>

<net id="264"><net_src comp="104" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="104" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="104" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="98" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="8" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="98" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="10" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="297"><net_src comp="284" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="305"><net_src comp="14" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="98" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="315"><net_src comp="20" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="98" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="323"><net_src comp="299" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="24" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="309" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="26" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="344"><net_src comp="336" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="275" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="331" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="8" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="360"><net_src comp="36" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="364"><net_src comp="352" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="372"><net_src comp="8" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="374"><net_src comp="40" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="378"><net_src comp="366" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="389"><net_src comp="42" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="44" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="46" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="380" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="383" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="24" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="393" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="26" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="397" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="275" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="232" pin=4"/></net>

<net id="433"><net_src comp="421" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="50" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="424" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="52" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="435" pin="2"/><net_sink comp="232" pin=5"/></net>

<net id="445"><net_src comp="442" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="458"><net_src comp="56" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="58" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="459" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="470"><net_src comp="454" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="56" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="459" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="52" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="144" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="144" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="52" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="487" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="62" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="491" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="64" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="497" pin="2"/><net_sink comp="503" pin=2"/></net>

<net id="511"><net_src comp="503" pin="3"/><net_sink comp="244" pin=5"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="519"><net_src comp="516" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="523"><net_src comp="520" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="528"><net_src comp="68" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="167" pin="8"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="183" pin="8"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="198" pin="8"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="213" pin="8"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="98" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="557"><net_src comp="70" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="244" pin=8"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="563"><net_src comp="74" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="244" pin=7"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="569"><net_src comp="78" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="244" pin=6"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="575"><net_src comp="82" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="232" pin=8"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="581"><net_src comp="86" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="232" pin=7"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="587"><net_src comp="90" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="232" pin=6"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="593"><net_src comp="94" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="599"><net_src comp="280" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="606"><net_src comp="294" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="612"><net_src comp="319" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="617"><net_src comp="325" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="622"><net_src comp="104" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="629"><net_src comp="346" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="361" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="638"><net_src comp="375" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="643"><net_src comp="260" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="646"><net_src comp="640" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="647"><net_src comp="640" pin="1"/><net_sink comp="232" pin=3"/></net>

<net id="648"><net_src comp="640" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="649"><net_src comp="640" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="653"><net_src comp="265" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="657"><net_src comp="650" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="661"><net_src comp="270" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="224" pin=3"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="665"><net_src comp="658" pin="1"/><net_sink comp="213" pin=4"/></net>

<net id="669"><net_src comp="415" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="424" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="232" pin=4"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="679"><net_src comp="429" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="435" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="232" pin=5"/></net>

<net id="697"><net_src comp="476" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="167" pin=6"/></net>

<net id="703"><net_src comp="481" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="503" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="244" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator/.2 : p_read14 | {1 }
	Port: operator/.2 : n | {2 }
  - Chain level:
	State 1
		bitcast_ln61 : 1
		icmp_ln61_3 : 1
		icmp_ln61_4 : 1
		tmp_9 : 2
	State 2
		and_ln61 : 1
		and_ln61_2 : 1
		br_ln61 : 1
		bitcast_ln575 : 1
		bitcast_ln575_1 : 1
		tmp_14 : 2
		tmp_15 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		tmp_12 : 1
		trunc_ln77 : 1
		icmp_ln77 : 2
		icmp_ln77_1 : 2
		or_ln77 : 3
		and_ln77 : 3
		br_ln77 : 3
	State 13
	State 14
		empty : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln579 : 2
	State 15
	State 16
		base : 1
		xor_ln100 : 1
		sext_ln100 : 1
		tmp_16 : 2
		icmp_ln104 : 2
		br_ln104 : 3
		res_num_load_715 : 4
		res_num_load_69 : 4
		res_num_load3 : 4
		base_0_lcssa_i57 : 4
		zext_ln104 : 5
		icmp_ln104_1 : 5
		add_ln104 : 6
		select_ln104 : 7
		call_ln579 : 8
	State 17
	State 18
		agg_result_01_0 : 1
		agg_result_1_0_0 : 1
		agg_result_1_1_0 : 1
		agg_result_1_2_0 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln586 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |  grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224 |  0.427  |   199   |   131   |
|   call   |  grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232 |    0    |   199   |    41   |
|          | grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244 |    0    |   224   |   100   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 icmp_ln61_3_fu_319                |    0    |    0    |    11   |
|          |                 icmp_ln61_4_fu_325                |    0    |    0    |    16   |
|          |                  icmp_ln61_fu_331                 |    0    |    0    |    20   |
|   icmp   |                  icmp_ln77_fu_397                 |    0    |    0    |    11   |
|          |                 icmp_ln77_1_fu_403                |    0    |    0    |    16   |
|          |                  icmp_ln92_fu_429                 |    0    |    0    |    20   |
|          |                 icmp_ln104_fu_481                 |    0    |    0    |    8    |
|          |                icmp_ln104_1_fu_491                |    0    |    0    |    8    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                    base_fu_459                    |    0    |    0    |    9    |
|    add   |                   tmp_16_fu_476                   |    0    |    0    |    39   |
|          |                  add_ln104_fu_497                 |    0    |    0    |    9    |
|----------|---------------------------------------------------|---------|---------|---------|
|    sub   |                  sub_ln92_fu_454                  |    0    |    0    |    9    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  and_ln61_fu_340                  |    0    |    0    |    2    |
|    and   |                 and_ln61_2_fu_346                 |    0    |    0    |    2    |
|          |                  and_ln77_fu_415                  |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|    or    |                   or_ln61_fu_336                  |    0    |    0    |    2    |
|          |                   or_ln77_fu_409                  |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|    xor   |                  xor_ln92_fu_435                  |    0    |    0    |    2    |
|          |                  xor_ln100_fu_466                 |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|  select  |                select_ln104_fu_503                |    0    |    0    |    3    |
|----------|---------------------------------------------------|---------|---------|---------|
|   read   |                 p_read_read_fu_98                 |    0    |    0    |    0    |
|          |                 n_read_read_fu_104                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                     grp_fu_260                    |    0    |    0    |    0    |
|   fdiv   |                     grp_fu_265                    |    0    |    0    |    0    |
|          |                     grp_fu_270                    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   fcmp   |                     grp_fu_275                    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                    res_p_fu_280                   |    0    |    0    |    0    |
|   trunc  |                 trunc_ln77_fu_393                 |    0    |    0    |    0    |
|          |                    empty_fu_424                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                trunc_ln61_s_fu_284                |    0    |    0    |    0    |
|          |                    tmp_s_fu_299                   |    0    |    0    |    0    |
|partselect|                trunc_ln61_1_fu_309                |    0    |    0    |    0    |
|          |                  trunc_ln_fu_352                  |    0    |    0    |    0    |
|          |                trunc_ln575_1_fu_366               |    0    |    0    |    0    |
|          |                   tmp_12_fu_383                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   sext   |                 sext_ln100_fu_472                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   zext   |                 zext_ln104_fu_487                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                     mrv_fu_524                    |    0    |    0    |    0    |
|insertvalue|                    mrv_1_fu_530                   |    0    |    0    |    0    |
|          |                    mrv_2_fu_536                   |    0    |    0    |    0    |
|          |                    mrv_3_fu_542                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  0.427  |   622   |   465   |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   agg_result_01_0_reg_163  |   32   |
|  agg_result_1_0_0_reg_179  |   32   |
|  agg_result_1_1_0_reg_194  |   32   |
|  agg_result_1_2_0_reg_209  |   32   |
|     and_ln61_2_reg_626     |    1   |
|      and_ln77_reg_666      |    1   |
|  base_0_lcssa_i57_reg_140  |    2   |
|   bitcast_ln575_1_reg_635  |   32   |
|    bitcast_ln575_reg_630   |   32   |
|    bitcast_ln61_reg_603    |   32   |
|      empty_30_reg_152      |   32   |
|        empty_reg_670       |    2   |
|     icmp_ln104_reg_700     |    1   |
|     icmp_ln61_3_reg_609    |    1   |
|     icmp_ln61_4_reg_614    |    1   |
|      icmp_ln92_reg_676     |    1   |
|     idx_tmp_loc_reg_590    |   32   |
|       n_read_reg_619       |   32   |
|       p_read_reg_548       |   128  |
|  res_num_load2_loc_reg_554 |   32   |
|    res_num_load3_reg_130   |   32   |
|  res_num_load5_loc_reg_572 |   32   |
|res_num_load_611_loc_reg_578|   32   |
| res_num_load_68_loc_reg_560|   32   |
|   res_num_load_69_reg_120  |   32   |
|res_num_load_714_loc_reg_566|   32   |
|  res_num_load_715_reg_110  |   32   |
|res_num_load_717_loc_reg_584|   32   |
|        res_p_reg_596       |   32   |
|    select_ln104_reg_704    |    3   |
|       tmp_14_reg_650       |   32   |
|       tmp_15_reg_658       |   32   |
|       tmp_16_reg_694       |   32   |
|         tmp_reg_640        |   32   |
|      xor_ln92_reg_680      |    2   |
+----------------------------+--------+
|            Total           |   911  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|              base_0_lcssa_i57_reg_140             |  p0  |   2  |   2  |    4   ||    9    |
|  grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232 |  p5  |   2  |   2  |    4   ||    9    |
| grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244 |  p5  |   2  |   3  |    6   ||    9    |
|                     grp_fu_260                    |  p1  |   2  |  32  |   64   ||    9    |
|                     grp_fu_265                    |  p0  |   2  |  32  |   64   ||    9    |
|                     grp_fu_265                    |  p1  |   2  |  32  |   64   ||    9    |
|                     grp_fu_270                    |  p0  |   2  |  32  |   64   ||    9    |
|                     grp_fu_270                    |  p1  |   2  |  32  |   64   ||    9    |
|                     grp_fu_275                    |  p0  |   3  |  32  |   96   ||    14   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   434  ||  4.319  ||    95   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   622  |   465  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   95   |
|  Register |    -   |   911  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |  1533  |   560  |
+-----------+--------+--------+--------+
