Running: /media/yashrajkakkad/DATA/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /media/yashrajkakkad/DATA/SEAS/Semester 3/CO Lab/MIPS_16bit/register_bank_tb_isim_beh.exe -prj /media/yashrajkakkad/DATA/SEAS/Semester 3/CO Lab/MIPS_16bit/register_bank_tb_beh.prj work.register_bank_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "/media/yashrajkakkad/DATA/SEAS/Semester 3/CO Lab/MIPS_16bit/register_bank.v" into library work
Analyzing Verilog file "/media/yashrajkakkad/DATA/SEAS/Semester 3/CO Lab/MIPS_16bit/register_bank_tb.v" into library work
Analyzing Verilog file "/media/yashrajkakkad/DATA/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95480 KB
Fuse CPU Usage: 870 ms
Compiling module register_bank
Compiling module register_bank_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /media/yashrajkakkad/DATA/SEAS/Semester 3/CO Lab/MIPS_16bit/register_bank_tb_isim_beh.exe
Fuse Memory Usage: 1704292 KB
Fuse CPU Usage: 890 ms
GCC CPU Usage: 340 ms
