VERILOG_SOURCES = /code/rtl/divider.sv
TOPLEVEL        = divider
MODULE          = test_divider
IMPROVEMENTS = wires cells
CELLS = 1254
WIRES = 1000
PERCENT_WIRES    = 4
PERCENT_CELLS    = 11
PERCENT_MEMORIES = 0
SIM             = icarus
TOPLEVEL_LANG   = verilog
PYTHONPATH      = /src
HASH            = 23-code-review-synth-non-restoring-div
