/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [80:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [17:0] _00_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 18'h00000;
    else _00_ <= { celloutsig_0_25z[7:1], celloutsig_0_12z, celloutsig_0_33z };
  assign out_data[17:0] = _00_;
  assign celloutsig_0_0z = ^ in_data[26:22];
  assign celloutsig_1_1z = ^ in_data[145:132];
  assign celloutsig_1_4z = ^ celloutsig_1_2z[41:39];
  assign celloutsig_1_12z = ^ celloutsig_1_5z[3:1];
  assign celloutsig_1_16z = ^ { celloutsig_1_6z[6:5], celloutsig_1_4z };
  assign celloutsig_1_18z = ^ { celloutsig_1_14z[9:3], celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_0_6z = ^ { in_data[46:45], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_7z = ^ celloutsig_0_4z[7:2];
  assign celloutsig_0_10z = ^ celloutsig_0_4z[11:0];
  assign celloutsig_0_11z = ^ { celloutsig_0_4z[10:9], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_1z = ^ { in_data[66:48], celloutsig_0_0z };
  assign celloutsig_0_2z = ^ { in_data[15:13], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_23z = ^ { in_data[3:2], celloutsig_0_11z };
  assign celloutsig_0_3z = ^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_38z = ^ { in_data[2:0], celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[120:117] >>> in_data[122:119];
  assign celloutsig_1_2z = { in_data[188:112], celloutsig_1_0z } >>> { in_data[180:104], celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_0z >>> { in_data[108], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_2z[68:64] >>> { celloutsig_1_0z[2], celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[173:172], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } >>> { celloutsig_1_0z[2:1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >>> { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_2z[45:42], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } >>> celloutsig_1_6z[13:1];
  assign celloutsig_1_19z = celloutsig_1_2z[4:2] >>> celloutsig_1_2z[49:47];
  assign celloutsig_0_8z = { celloutsig_0_4z[12:1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z } >>> { celloutsig_0_4z[14:1], celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_4z[11:7] >>> { celloutsig_0_8z[5:2], celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_5z } >>> { celloutsig_0_4z[9:4], celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_25z = { celloutsig_0_8z[9:4], celloutsig_0_10z, celloutsig_0_23z } >>> celloutsig_0_8z[12:5];
  assign celloutsig_0_33z = celloutsig_0_8z[7:5] >>> { celloutsig_0_9z[1:0], celloutsig_0_6z };
  assign celloutsig_0_4z = in_data[73:59] >>> { in_data[46:39], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign { out_data[128], out_data[98:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z };
endmodule
