FSM:

![Alt text](https://github.com/Gianeh/Verilog_Simple_Components/blob/main/Compito_29_09_2022/rete.jpg "FSM")

DIAGRAM:

![Alt text](https://github.com/Gianeh/Verilog_Simple_Components/blob/main/Compito_29_09_2022/diagramma_parziale.png "FSM")
