#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ff82bef180 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001ff82c67390_0 .net "PC", 31 0, v000001ff82c2a9a0_0;  1 drivers
v000001ff82c668f0_0 .var "clk", 0 0;
v000001ff82c66710_0 .net "clkout", 0 0, L_000001ff82c2db70;  1 drivers
v000001ff82c65e50_0 .net "cycles_consumed", 31 0, v000001ff82c67250_0;  1 drivers
v000001ff82c65ef0_0 .var "rst", 0 0;
S_000001ff82bef4a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001ff82bef180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001ff82c06940 .param/l "RType" 0 4 2, C4<000000>;
P_000001ff82c06978 .param/l "add" 0 4 5, C4<100000>;
P_000001ff82c069b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ff82c069e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001ff82c06a20 .param/l "and_" 0 4 5, C4<100100>;
P_000001ff82c06a58 .param/l "andi" 0 4 8, C4<001100>;
P_000001ff82c06a90 .param/l "beq" 0 4 10, C4<000100>;
P_000001ff82c06ac8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ff82c06b00 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ff82c06b38 .param/l "j" 0 4 12, C4<000010>;
P_000001ff82c06b70 .param/l "jal" 0 4 12, C4<000011>;
P_000001ff82c06ba8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ff82c06be0 .param/l "lw" 0 4 8, C4<100011>;
P_000001ff82c06c18 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ff82c06c50 .param/l "or_" 0 4 5, C4<100101>;
P_000001ff82c06c88 .param/l "ori" 0 4 8, C4<001101>;
P_000001ff82c06cc0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ff82c06cf8 .param/l "sll" 0 4 6, C4<000000>;
P_000001ff82c06d30 .param/l "slt" 0 4 5, C4<101010>;
P_000001ff82c06d68 .param/l "slti" 0 4 8, C4<101010>;
P_000001ff82c06da0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ff82c06dd8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ff82c06e10 .param/l "subu" 0 4 5, C4<100011>;
P_000001ff82c06e48 .param/l "sw" 0 4 8, C4<101011>;
P_000001ff82c06e80 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ff82c06eb8 .param/l "xori" 0 4 8, C4<001110>;
L_000001ff82c2da20 .functor NOT 1, v000001ff82c65ef0_0, C4<0>, C4<0>, C4<0>;
L_000001ff82c2d710 .functor NOT 1, v000001ff82c65ef0_0, C4<0>, C4<0>, C4<0>;
L_000001ff82c2d860 .functor NOT 1, v000001ff82c65ef0_0, C4<0>, C4<0>, C4<0>;
L_000001ff82c2da90 .functor NOT 1, v000001ff82c65ef0_0, C4<0>, C4<0>, C4<0>;
L_000001ff82c2dda0 .functor NOT 1, v000001ff82c65ef0_0, C4<0>, C4<0>, C4<0>;
L_000001ff82c2e040 .functor NOT 1, v000001ff82c65ef0_0, C4<0>, C4<0>, C4<0>;
L_000001ff82c2d7f0 .functor NOT 1, v000001ff82c65ef0_0, C4<0>, C4<0>, C4<0>;
L_000001ff82c2db00 .functor NOT 1, v000001ff82c65ef0_0, C4<0>, C4<0>, C4<0>;
L_000001ff82c2db70 .functor OR 1, v000001ff82c668f0_0, v000001ff82bf9840_0, C4<0>, C4<0>;
L_000001ff82c2d780 .functor OR 1, L_000001ff82cb09a0, L_000001ff82cb0720, C4<0>, C4<0>;
L_000001ff82c2d8d0 .functor AND 1, L_000001ff82cb1080, L_000001ff82cb04a0, C4<1>, C4<1>;
L_000001ff82c2e430 .functor NOT 1, v000001ff82c65ef0_0, C4<0>, C4<0>, C4<0>;
L_000001ff82c2dcc0 .functor OR 1, L_000001ff82cb16c0, L_000001ff82cb1800, C4<0>, C4<0>;
L_000001ff82c2e4a0 .functor OR 1, L_000001ff82c2dcc0, L_000001ff82cb18a0, C4<0>, C4<0>;
L_000001ff82c2dfd0 .functor OR 1, L_000001ff82cb00e0, L_000001ff82cc6110, C4<0>, C4<0>;
L_000001ff82c2d9b0 .functor AND 1, L_000001ff82caff00, L_000001ff82c2dfd0, C4<1>, C4<1>;
L_000001ff82c2de10 .functor OR 1, L_000001ff82cc6d90, L_000001ff82cc6c50, C4<0>, C4<0>;
L_000001ff82c2dbe0 .functor AND 1, L_000001ff82cc6cf0, L_000001ff82c2de10, C4<1>, C4<1>;
L_000001ff82c2def0 .functor NOT 1, L_000001ff82c2db70, C4<0>, C4<0>, C4<0>;
v000001ff82c2aea0_0 .net "ALUOp", 3 0, v000001ff82bf9f20_0;  1 drivers
v000001ff82c2afe0_0 .net "ALUResult", 31 0, v000001ff82c2b120_0;  1 drivers
v000001ff82c2b1c0_0 .net "ALUSrc", 0 0, v000001ff82bf9480_0;  1 drivers
v000001ff82c61f70_0 .net "ALUin2", 31 0, L_000001ff82cc6750;  1 drivers
v000001ff82c621f0_0 .net "MemReadEn", 0 0, v000001ff82bf9b60_0;  1 drivers
v000001ff82c623d0_0 .net "MemWriteEn", 0 0, v000001ff82bf88a0_0;  1 drivers
v000001ff82c63370_0 .net "MemtoReg", 0 0, v000001ff82bf9520_0;  1 drivers
v000001ff82c62330_0 .net "PC", 31 0, v000001ff82c2a9a0_0;  alias, 1 drivers
v000001ff82c62150_0 .net "PCPlus1", 31 0, L_000001ff82cb0c20;  1 drivers
v000001ff82c62dd0_0 .net "PCsrc", 0 0, v000001ff82c2ae00_0;  1 drivers
v000001ff82c616b0_0 .net "RegDst", 0 0, v000001ff82bfa420_0;  1 drivers
v000001ff82c61d90_0 .net "RegWriteEn", 0 0, v000001ff82bf9fc0_0;  1 drivers
v000001ff82c632d0_0 .net "WriteRegister", 4 0, L_000001ff82cb0fe0;  1 drivers
v000001ff82c63230_0 .net *"_ivl_0", 0 0, L_000001ff82c2da20;  1 drivers
L_000001ff82c67ef0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ff82c62010_0 .net/2u *"_ivl_10", 4 0, L_000001ff82c67ef0;  1 drivers
L_000001ff82c682e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c620b0_0 .net *"_ivl_101", 15 0, L_000001ff82c682e0;  1 drivers
v000001ff82c61cf0_0 .net *"_ivl_102", 31 0, L_000001ff82cb0220;  1 drivers
L_000001ff82c68328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c62510_0 .net *"_ivl_105", 25 0, L_000001ff82c68328;  1 drivers
L_000001ff82c68370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c625b0_0 .net/2u *"_ivl_106", 31 0, L_000001ff82c68370;  1 drivers
v000001ff82c62290_0 .net *"_ivl_108", 0 0, L_000001ff82cb1080;  1 drivers
L_000001ff82c683b8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ff82c62e70_0 .net/2u *"_ivl_110", 5 0, L_000001ff82c683b8;  1 drivers
v000001ff82c62470_0 .net *"_ivl_112", 0 0, L_000001ff82cb04a0;  1 drivers
v000001ff82c62650_0 .net *"_ivl_115", 0 0, L_000001ff82c2d8d0;  1 drivers
v000001ff82c61930_0 .net *"_ivl_116", 47 0, L_000001ff82cb0540;  1 drivers
L_000001ff82c68400 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c630f0_0 .net *"_ivl_119", 15 0, L_000001ff82c68400;  1 drivers
L_000001ff82c67f38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ff82c61750_0 .net/2u *"_ivl_12", 5 0, L_000001ff82c67f38;  1 drivers
v000001ff82c626f0_0 .net *"_ivl_120", 47 0, L_000001ff82cb1760;  1 drivers
L_000001ff82c68448 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c619d0_0 .net *"_ivl_123", 15 0, L_000001ff82c68448;  1 drivers
v000001ff82c62bf0_0 .net *"_ivl_125", 0 0, L_000001ff82cb0040;  1 drivers
v000001ff82c62790_0 .net *"_ivl_126", 31 0, L_000001ff82cb13a0;  1 drivers
v000001ff82c62830_0 .net *"_ivl_128", 47 0, L_000001ff82cb0680;  1 drivers
v000001ff82c63050_0 .net *"_ivl_130", 47 0, L_000001ff82cb05e0;  1 drivers
v000001ff82c628d0_0 .net *"_ivl_132", 47 0, L_000001ff82cb0860;  1 drivers
v000001ff82c62f10_0 .net *"_ivl_134", 47 0, L_000001ff82cb1c60;  1 drivers
v000001ff82c62970_0 .net *"_ivl_14", 0 0, L_000001ff82c66030;  1 drivers
v000001ff82c62a10_0 .net *"_ivl_140", 0 0, L_000001ff82c2e430;  1 drivers
L_000001ff82c684d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c61e30_0 .net/2u *"_ivl_142", 31 0, L_000001ff82c684d8;  1 drivers
L_000001ff82c685b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ff82c62ab0_0 .net/2u *"_ivl_146", 5 0, L_000001ff82c685b0;  1 drivers
v000001ff82c63410_0 .net *"_ivl_148", 0 0, L_000001ff82cb16c0;  1 drivers
L_000001ff82c685f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ff82c62fb0_0 .net/2u *"_ivl_150", 5 0, L_000001ff82c685f8;  1 drivers
v000001ff82c62b50_0 .net *"_ivl_152", 0 0, L_000001ff82cb1800;  1 drivers
v000001ff82c62c90_0 .net *"_ivl_155", 0 0, L_000001ff82c2dcc0;  1 drivers
L_000001ff82c68640 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ff82c62d30_0 .net/2u *"_ivl_156", 5 0, L_000001ff82c68640;  1 drivers
v000001ff82c61bb0_0 .net *"_ivl_158", 0 0, L_000001ff82cb18a0;  1 drivers
L_000001ff82c67f80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001ff82c61ed0_0 .net/2u *"_ivl_16", 4 0, L_000001ff82c67f80;  1 drivers
v000001ff82c63190_0 .net *"_ivl_161", 0 0, L_000001ff82c2e4a0;  1 drivers
L_000001ff82c68688 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c634b0_0 .net/2u *"_ivl_162", 15 0, L_000001ff82c68688;  1 drivers
v000001ff82c61a70_0 .net *"_ivl_164", 31 0, L_000001ff82cb1940;  1 drivers
v000001ff82c63550_0 .net *"_ivl_167", 0 0, L_000001ff82cb19e0;  1 drivers
v000001ff82c617f0_0 .net *"_ivl_168", 15 0, L_000001ff82cb1a80;  1 drivers
v000001ff82c61890_0 .net *"_ivl_170", 31 0, L_000001ff82cb1b20;  1 drivers
v000001ff82c61b10_0 .net *"_ivl_174", 31 0, L_000001ff82cb1da0;  1 drivers
L_000001ff82c686d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c61c50_0 .net *"_ivl_177", 25 0, L_000001ff82c686d0;  1 drivers
L_000001ff82c68718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c65060_0 .net/2u *"_ivl_178", 31 0, L_000001ff82c68718;  1 drivers
v000001ff82c63bc0_0 .net *"_ivl_180", 0 0, L_000001ff82caff00;  1 drivers
L_000001ff82c68760 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c64a20_0 .net/2u *"_ivl_182", 5 0, L_000001ff82c68760;  1 drivers
v000001ff82c64f20_0 .net *"_ivl_184", 0 0, L_000001ff82cb00e0;  1 drivers
L_000001ff82c687a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ff82c651a0_0 .net/2u *"_ivl_186", 5 0, L_000001ff82c687a8;  1 drivers
v000001ff82c63760_0 .net *"_ivl_188", 0 0, L_000001ff82cc6110;  1 drivers
v000001ff82c64ac0_0 .net *"_ivl_19", 4 0, L_000001ff82c660d0;  1 drivers
v000001ff82c643e0_0 .net *"_ivl_191", 0 0, L_000001ff82c2dfd0;  1 drivers
v000001ff82c654c0_0 .net *"_ivl_193", 0 0, L_000001ff82c2d9b0;  1 drivers
L_000001ff82c687f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ff82c63e40_0 .net/2u *"_ivl_194", 5 0, L_000001ff82c687f0;  1 drivers
v000001ff82c63c60_0 .net *"_ivl_196", 0 0, L_000001ff82cc66b0;  1 drivers
L_000001ff82c68838 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ff82c65420_0 .net/2u *"_ivl_198", 31 0, L_000001ff82c68838;  1 drivers
L_000001ff82c67ea8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c63800_0 .net/2u *"_ivl_2", 5 0, L_000001ff82c67ea8;  1 drivers
v000001ff82c65560_0 .net *"_ivl_20", 4 0, L_000001ff82c66170;  1 drivers
v000001ff82c639e0_0 .net *"_ivl_200", 31 0, L_000001ff82cc7470;  1 drivers
v000001ff82c65100_0 .net *"_ivl_204", 31 0, L_000001ff82cc6b10;  1 drivers
L_000001ff82c68880 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c63d00_0 .net *"_ivl_207", 25 0, L_000001ff82c68880;  1 drivers
L_000001ff82c688c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c636c0_0 .net/2u *"_ivl_208", 31 0, L_000001ff82c688c8;  1 drivers
v000001ff82c638a0_0 .net *"_ivl_210", 0 0, L_000001ff82cc6cf0;  1 drivers
L_000001ff82c68910 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c64340_0 .net/2u *"_ivl_212", 5 0, L_000001ff82c68910;  1 drivers
v000001ff82c63b20_0 .net *"_ivl_214", 0 0, L_000001ff82cc6d90;  1 drivers
L_000001ff82c68958 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ff82c64c00_0 .net/2u *"_ivl_216", 5 0, L_000001ff82c68958;  1 drivers
v000001ff82c65240_0 .net *"_ivl_218", 0 0, L_000001ff82cc6c50;  1 drivers
v000001ff82c64b60_0 .net *"_ivl_221", 0 0, L_000001ff82c2de10;  1 drivers
v000001ff82c64020_0 .net *"_ivl_223", 0 0, L_000001ff82c2dbe0;  1 drivers
L_000001ff82c689a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ff82c64de0_0 .net/2u *"_ivl_224", 5 0, L_000001ff82c689a0;  1 drivers
v000001ff82c63940_0 .net *"_ivl_226", 0 0, L_000001ff82cc6890;  1 drivers
v000001ff82c64ca0_0 .net *"_ivl_228", 31 0, L_000001ff82cc6f70;  1 drivers
v000001ff82c64e80_0 .net *"_ivl_24", 0 0, L_000001ff82c2d860;  1 drivers
L_000001ff82c67fc8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ff82c63a80_0 .net/2u *"_ivl_26", 4 0, L_000001ff82c67fc8;  1 drivers
v000001ff82c648e0_0 .net *"_ivl_29", 4 0, L_000001ff82c667b0;  1 drivers
v000001ff82c64d40_0 .net *"_ivl_32", 0 0, L_000001ff82c2da90;  1 drivers
L_000001ff82c68010 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ff82c64480_0 .net/2u *"_ivl_34", 4 0, L_000001ff82c68010;  1 drivers
v000001ff82c63da0_0 .net *"_ivl_37", 4 0, L_000001ff82c66990;  1 drivers
v000001ff82c652e0_0 .net *"_ivl_40", 0 0, L_000001ff82c2dda0;  1 drivers
L_000001ff82c68058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c64980_0 .net/2u *"_ivl_42", 15 0, L_000001ff82c68058;  1 drivers
v000001ff82c64520_0 .net *"_ivl_45", 15 0, L_000001ff82cb1120;  1 drivers
v000001ff82c645c0_0 .net *"_ivl_48", 0 0, L_000001ff82c2e040;  1 drivers
v000001ff82c64fc0_0 .net *"_ivl_5", 5 0, L_000001ff82c674d0;  1 drivers
L_000001ff82c680a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c65380_0 .net/2u *"_ivl_50", 36 0, L_000001ff82c680a0;  1 drivers
L_000001ff82c680e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c63ee0_0 .net/2u *"_ivl_52", 31 0, L_000001ff82c680e8;  1 drivers
v000001ff82c63f80_0 .net *"_ivl_55", 4 0, L_000001ff82cb0400;  1 drivers
v000001ff82c640c0_0 .net *"_ivl_56", 36 0, L_000001ff82cb0ae0;  1 drivers
v000001ff82c64160_0 .net *"_ivl_58", 36 0, L_000001ff82cb0900;  1 drivers
v000001ff82c64660_0 .net *"_ivl_62", 0 0, L_000001ff82c2d7f0;  1 drivers
L_000001ff82c68130 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c64200_0 .net/2u *"_ivl_64", 5 0, L_000001ff82c68130;  1 drivers
v000001ff82c642a0_0 .net *"_ivl_67", 5 0, L_000001ff82cb07c0;  1 drivers
v000001ff82c647a0_0 .net *"_ivl_70", 0 0, L_000001ff82c2db00;  1 drivers
L_000001ff82c68178 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c64700_0 .net/2u *"_ivl_72", 57 0, L_000001ff82c68178;  1 drivers
L_000001ff82c681c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c64840_0 .net/2u *"_ivl_74", 31 0, L_000001ff82c681c0;  1 drivers
v000001ff82c66490_0 .net *"_ivl_77", 25 0, L_000001ff82caffa0;  1 drivers
v000001ff82c658b0_0 .net *"_ivl_78", 57 0, L_000001ff82cb0a40;  1 drivers
v000001ff82c66cb0_0 .net *"_ivl_8", 0 0, L_000001ff82c2d710;  1 drivers
v000001ff82c65770_0 .net *"_ivl_80", 57 0, L_000001ff82cb0ea0;  1 drivers
L_000001ff82c68208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ff82c659f0_0 .net/2u *"_ivl_84", 31 0, L_000001ff82c68208;  1 drivers
L_000001ff82c68250 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ff82c67070_0 .net/2u *"_ivl_88", 5 0, L_000001ff82c68250;  1 drivers
v000001ff82c65bd0_0 .net *"_ivl_90", 0 0, L_000001ff82cb09a0;  1 drivers
L_000001ff82c68298 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ff82c66a30_0 .net/2u *"_ivl_92", 5 0, L_000001ff82c68298;  1 drivers
v000001ff82c66f30_0 .net *"_ivl_94", 0 0, L_000001ff82cb0720;  1 drivers
v000001ff82c671b0_0 .net *"_ivl_97", 0 0, L_000001ff82c2d780;  1 drivers
v000001ff82c66df0_0 .net *"_ivl_98", 47 0, L_000001ff82cb0d60;  1 drivers
v000001ff82c66ad0_0 .net "adderResult", 31 0, L_000001ff82cb0b80;  1 drivers
v000001ff82c663f0_0 .net "address", 31 0, L_000001ff82cb14e0;  1 drivers
v000001ff82c65d10_0 .net "clk", 0 0, L_000001ff82c2db70;  alias, 1 drivers
v000001ff82c67250_0 .var "cycles_consumed", 31 0;
v000001ff82c65db0_0 .net "extImm", 31 0, L_000001ff82cb1bc0;  1 drivers
v000001ff82c67110_0 .net "funct", 5 0, L_000001ff82cb0180;  1 drivers
v000001ff82c65f90_0 .net "hlt", 0 0, v000001ff82bf9840_0;  1 drivers
v000001ff82c66b70_0 .net "imm", 15 0, L_000001ff82cb0e00;  1 drivers
v000001ff82c67430_0 .net "immediate", 31 0, L_000001ff82cc61b0;  1 drivers
v000001ff82c662b0_0 .net "input_clk", 0 0, v000001ff82c668f0_0;  1 drivers
v000001ff82c65c70_0 .net "instruction", 31 0, L_000001ff82cb0f40;  1 drivers
v000001ff82c656d0_0 .net "memoryReadData", 31 0, v000001ff82c29c80_0;  1 drivers
v000001ff82c65810_0 .net "nextPC", 31 0, L_000001ff82cb1620;  1 drivers
v000001ff82c65950_0 .net "opcode", 5 0, L_000001ff82c67570;  1 drivers
v000001ff82c66530_0 .net "rd", 4 0, L_000001ff82c66210;  1 drivers
v000001ff82c66350_0 .net "readData1", 31 0, L_000001ff82c2d940;  1 drivers
v000001ff82c66c10_0 .net "readData1_w", 31 0, L_000001ff82cc67f0;  1 drivers
v000001ff82c66d50_0 .net "readData2", 31 0, L_000001ff82c2dd30;  1 drivers
v000001ff82c672f0_0 .net "rs", 4 0, L_000001ff82c66850;  1 drivers
v000001ff82c665d0_0 .net "rst", 0 0, v000001ff82c65ef0_0;  1 drivers
v000001ff82c65a90_0 .net "rt", 4 0, L_000001ff82cb0360;  1 drivers
v000001ff82c66e90_0 .net "shamt", 31 0, L_000001ff82cb02c0;  1 drivers
v000001ff82c66670_0 .net "wire_instruction", 31 0, L_000001ff82c2df60;  1 drivers
v000001ff82c65b30_0 .net "writeData", 31 0, L_000001ff82cc71f0;  1 drivers
v000001ff82c66fd0_0 .net "zero", 0 0, L_000001ff82cc5f30;  1 drivers
L_000001ff82c674d0 .part L_000001ff82cb0f40, 26, 6;
L_000001ff82c67570 .functor MUXZ 6, L_000001ff82c674d0, L_000001ff82c67ea8, L_000001ff82c2da20, C4<>;
L_000001ff82c66030 .cmp/eq 6, L_000001ff82c67570, L_000001ff82c67f38;
L_000001ff82c660d0 .part L_000001ff82cb0f40, 11, 5;
L_000001ff82c66170 .functor MUXZ 5, L_000001ff82c660d0, L_000001ff82c67f80, L_000001ff82c66030, C4<>;
L_000001ff82c66210 .functor MUXZ 5, L_000001ff82c66170, L_000001ff82c67ef0, L_000001ff82c2d710, C4<>;
L_000001ff82c667b0 .part L_000001ff82cb0f40, 21, 5;
L_000001ff82c66850 .functor MUXZ 5, L_000001ff82c667b0, L_000001ff82c67fc8, L_000001ff82c2d860, C4<>;
L_000001ff82c66990 .part L_000001ff82cb0f40, 16, 5;
L_000001ff82cb0360 .functor MUXZ 5, L_000001ff82c66990, L_000001ff82c68010, L_000001ff82c2da90, C4<>;
L_000001ff82cb1120 .part L_000001ff82cb0f40, 0, 16;
L_000001ff82cb0e00 .functor MUXZ 16, L_000001ff82cb1120, L_000001ff82c68058, L_000001ff82c2dda0, C4<>;
L_000001ff82cb0400 .part L_000001ff82cb0f40, 6, 5;
L_000001ff82cb0ae0 .concat [ 5 32 0 0], L_000001ff82cb0400, L_000001ff82c680e8;
L_000001ff82cb0900 .functor MUXZ 37, L_000001ff82cb0ae0, L_000001ff82c680a0, L_000001ff82c2e040, C4<>;
L_000001ff82cb02c0 .part L_000001ff82cb0900, 0, 32;
L_000001ff82cb07c0 .part L_000001ff82cb0f40, 0, 6;
L_000001ff82cb0180 .functor MUXZ 6, L_000001ff82cb07c0, L_000001ff82c68130, L_000001ff82c2d7f0, C4<>;
L_000001ff82caffa0 .part L_000001ff82cb0f40, 0, 26;
L_000001ff82cb0a40 .concat [ 26 32 0 0], L_000001ff82caffa0, L_000001ff82c681c0;
L_000001ff82cb0ea0 .functor MUXZ 58, L_000001ff82cb0a40, L_000001ff82c68178, L_000001ff82c2db00, C4<>;
L_000001ff82cb14e0 .part L_000001ff82cb0ea0, 0, 32;
L_000001ff82cb0c20 .arith/sum 32, v000001ff82c2a9a0_0, L_000001ff82c68208;
L_000001ff82cb09a0 .cmp/eq 6, L_000001ff82c67570, L_000001ff82c68250;
L_000001ff82cb0720 .cmp/eq 6, L_000001ff82c67570, L_000001ff82c68298;
L_000001ff82cb0d60 .concat [ 32 16 0 0], L_000001ff82cb14e0, L_000001ff82c682e0;
L_000001ff82cb0220 .concat [ 6 26 0 0], L_000001ff82c67570, L_000001ff82c68328;
L_000001ff82cb1080 .cmp/eq 32, L_000001ff82cb0220, L_000001ff82c68370;
L_000001ff82cb04a0 .cmp/eq 6, L_000001ff82cb0180, L_000001ff82c683b8;
L_000001ff82cb0540 .concat [ 32 16 0 0], L_000001ff82c2d940, L_000001ff82c68400;
L_000001ff82cb1760 .concat [ 32 16 0 0], v000001ff82c2a9a0_0, L_000001ff82c68448;
L_000001ff82cb0040 .part L_000001ff82cb0e00, 15, 1;
LS_000001ff82cb13a0_0_0 .concat [ 1 1 1 1], L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040;
LS_000001ff82cb13a0_0_4 .concat [ 1 1 1 1], L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040;
LS_000001ff82cb13a0_0_8 .concat [ 1 1 1 1], L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040;
LS_000001ff82cb13a0_0_12 .concat [ 1 1 1 1], L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040;
LS_000001ff82cb13a0_0_16 .concat [ 1 1 1 1], L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040;
LS_000001ff82cb13a0_0_20 .concat [ 1 1 1 1], L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040;
LS_000001ff82cb13a0_0_24 .concat [ 1 1 1 1], L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040;
LS_000001ff82cb13a0_0_28 .concat [ 1 1 1 1], L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040, L_000001ff82cb0040;
LS_000001ff82cb13a0_1_0 .concat [ 4 4 4 4], LS_000001ff82cb13a0_0_0, LS_000001ff82cb13a0_0_4, LS_000001ff82cb13a0_0_8, LS_000001ff82cb13a0_0_12;
LS_000001ff82cb13a0_1_4 .concat [ 4 4 4 4], LS_000001ff82cb13a0_0_16, LS_000001ff82cb13a0_0_20, LS_000001ff82cb13a0_0_24, LS_000001ff82cb13a0_0_28;
L_000001ff82cb13a0 .concat [ 16 16 0 0], LS_000001ff82cb13a0_1_0, LS_000001ff82cb13a0_1_4;
L_000001ff82cb0680 .concat [ 16 32 0 0], L_000001ff82cb0e00, L_000001ff82cb13a0;
L_000001ff82cb05e0 .arith/sum 48, L_000001ff82cb1760, L_000001ff82cb0680;
L_000001ff82cb0860 .functor MUXZ 48, L_000001ff82cb05e0, L_000001ff82cb0540, L_000001ff82c2d8d0, C4<>;
L_000001ff82cb1c60 .functor MUXZ 48, L_000001ff82cb0860, L_000001ff82cb0d60, L_000001ff82c2d780, C4<>;
L_000001ff82cb0b80 .part L_000001ff82cb1c60, 0, 32;
L_000001ff82cb1620 .functor MUXZ 32, L_000001ff82cb0c20, L_000001ff82cb0b80, v000001ff82c2ae00_0, C4<>;
L_000001ff82cb0f40 .functor MUXZ 32, L_000001ff82c2df60, L_000001ff82c684d8, L_000001ff82c2e430, C4<>;
L_000001ff82cb16c0 .cmp/eq 6, L_000001ff82c67570, L_000001ff82c685b0;
L_000001ff82cb1800 .cmp/eq 6, L_000001ff82c67570, L_000001ff82c685f8;
L_000001ff82cb18a0 .cmp/eq 6, L_000001ff82c67570, L_000001ff82c68640;
L_000001ff82cb1940 .concat [ 16 16 0 0], L_000001ff82cb0e00, L_000001ff82c68688;
L_000001ff82cb19e0 .part L_000001ff82cb0e00, 15, 1;
LS_000001ff82cb1a80_0_0 .concat [ 1 1 1 1], L_000001ff82cb19e0, L_000001ff82cb19e0, L_000001ff82cb19e0, L_000001ff82cb19e0;
LS_000001ff82cb1a80_0_4 .concat [ 1 1 1 1], L_000001ff82cb19e0, L_000001ff82cb19e0, L_000001ff82cb19e0, L_000001ff82cb19e0;
LS_000001ff82cb1a80_0_8 .concat [ 1 1 1 1], L_000001ff82cb19e0, L_000001ff82cb19e0, L_000001ff82cb19e0, L_000001ff82cb19e0;
LS_000001ff82cb1a80_0_12 .concat [ 1 1 1 1], L_000001ff82cb19e0, L_000001ff82cb19e0, L_000001ff82cb19e0, L_000001ff82cb19e0;
L_000001ff82cb1a80 .concat [ 4 4 4 4], LS_000001ff82cb1a80_0_0, LS_000001ff82cb1a80_0_4, LS_000001ff82cb1a80_0_8, LS_000001ff82cb1a80_0_12;
L_000001ff82cb1b20 .concat [ 16 16 0 0], L_000001ff82cb0e00, L_000001ff82cb1a80;
L_000001ff82cb1bc0 .functor MUXZ 32, L_000001ff82cb1b20, L_000001ff82cb1940, L_000001ff82c2e4a0, C4<>;
L_000001ff82cb1da0 .concat [ 6 26 0 0], L_000001ff82c67570, L_000001ff82c686d0;
L_000001ff82caff00 .cmp/eq 32, L_000001ff82cb1da0, L_000001ff82c68718;
L_000001ff82cb00e0 .cmp/eq 6, L_000001ff82cb0180, L_000001ff82c68760;
L_000001ff82cc6110 .cmp/eq 6, L_000001ff82cb0180, L_000001ff82c687a8;
L_000001ff82cc66b0 .cmp/eq 6, L_000001ff82c67570, L_000001ff82c687f0;
L_000001ff82cc7470 .functor MUXZ 32, L_000001ff82cb1bc0, L_000001ff82c68838, L_000001ff82cc66b0, C4<>;
L_000001ff82cc61b0 .functor MUXZ 32, L_000001ff82cc7470, L_000001ff82cb02c0, L_000001ff82c2d9b0, C4<>;
L_000001ff82cc6b10 .concat [ 6 26 0 0], L_000001ff82c67570, L_000001ff82c68880;
L_000001ff82cc6cf0 .cmp/eq 32, L_000001ff82cc6b10, L_000001ff82c688c8;
L_000001ff82cc6d90 .cmp/eq 6, L_000001ff82cb0180, L_000001ff82c68910;
L_000001ff82cc6c50 .cmp/eq 6, L_000001ff82cb0180, L_000001ff82c68958;
L_000001ff82cc6890 .cmp/eq 6, L_000001ff82c67570, L_000001ff82c689a0;
L_000001ff82cc6f70 .functor MUXZ 32, L_000001ff82c2d940, v000001ff82c2a9a0_0, L_000001ff82cc6890, C4<>;
L_000001ff82cc67f0 .functor MUXZ 32, L_000001ff82cc6f70, L_000001ff82c2dd30, L_000001ff82c2dbe0, C4<>;
S_000001ff82bef630 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001ff82bef4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ff82be8a30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ff82c2e190 .functor NOT 1, v000001ff82bf9480_0, C4<0>, C4<0>, C4<0>;
v000001ff82bf9e80_0 .net *"_ivl_0", 0 0, L_000001ff82c2e190;  1 drivers
v000001ff82bf9700_0 .net "in1", 31 0, L_000001ff82c2dd30;  alias, 1 drivers
v000001ff82bf8760_0 .net "in2", 31 0, L_000001ff82cc61b0;  alias, 1 drivers
v000001ff82bf98e0_0 .net "out", 31 0, L_000001ff82cc6750;  alias, 1 drivers
v000001ff82bf97a0_0 .net "s", 0 0, v000001ff82bf9480_0;  alias, 1 drivers
L_000001ff82cc6750 .functor MUXZ 32, L_000001ff82cc61b0, L_000001ff82c2dd30, L_000001ff82c2e190, C4<>;
S_000001ff82c05e90 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001ff82bef4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001ff82c28f90 .param/l "RType" 0 4 2, C4<000000>;
P_000001ff82c28fc8 .param/l "add" 0 4 5, C4<100000>;
P_000001ff82c29000 .param/l "addi" 0 4 8, C4<001000>;
P_000001ff82c29038 .param/l "addu" 0 4 5, C4<100001>;
P_000001ff82c29070 .param/l "and_" 0 4 5, C4<100100>;
P_000001ff82c290a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ff82c290e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ff82c29118 .param/l "bne" 0 4 10, C4<000101>;
P_000001ff82c29150 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ff82c29188 .param/l "j" 0 4 12, C4<000010>;
P_000001ff82c291c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ff82c291f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ff82c29230 .param/l "lw" 0 4 8, C4<100011>;
P_000001ff82c29268 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ff82c292a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ff82c292d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ff82c29310 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ff82c29348 .param/l "sll" 0 4 6, C4<000000>;
P_000001ff82c29380 .param/l "slt" 0 4 5, C4<101010>;
P_000001ff82c293b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ff82c293f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ff82c29428 .param/l "sub" 0 4 5, C4<100010>;
P_000001ff82c29460 .param/l "subu" 0 4 5, C4<100011>;
P_000001ff82c29498 .param/l "sw" 0 4 8, C4<101011>;
P_000001ff82c294d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ff82c29508 .param/l "xori" 0 4 8, C4<001110>;
v000001ff82bf9f20_0 .var "ALUOp", 3 0;
v000001ff82bf9480_0 .var "ALUSrc", 0 0;
v000001ff82bf9b60_0 .var "MemReadEn", 0 0;
v000001ff82bf88a0_0 .var "MemWriteEn", 0 0;
v000001ff82bf9520_0 .var "MemtoReg", 0 0;
v000001ff82bfa420_0 .var "RegDst", 0 0;
v000001ff82bf9fc0_0 .var "RegWriteEn", 0 0;
v000001ff82bf9660_0 .net "funct", 5 0, L_000001ff82cb0180;  alias, 1 drivers
v000001ff82bf9840_0 .var "hlt", 0 0;
v000001ff82bf8da0_0 .net "opcode", 5 0, L_000001ff82c67570;  alias, 1 drivers
v000001ff82bf8e40_0 .net "rst", 0 0, v000001ff82c65ef0_0;  alias, 1 drivers
E_000001ff82be8830 .event anyedge, v000001ff82bf8e40_0, v000001ff82bf8da0_0, v000001ff82bf9660_0;
S_000001ff82b965b0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001ff82bef4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001ff82be8e30 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001ff82c2df60 .functor BUFZ 32, L_000001ff82cb0cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ff82bf8c60_0 .net "Data_Out", 31 0, L_000001ff82c2df60;  alias, 1 drivers
v000001ff82bf9980 .array "InstMem", 0 1023, 31 0;
v000001ff82bf8940_0 .net *"_ivl_0", 31 0, L_000001ff82cb0cc0;  1 drivers
v000001ff82bf9a20_0 .net *"_ivl_3", 9 0, L_000001ff82cb1580;  1 drivers
v000001ff82bf9ac0_0 .net *"_ivl_4", 11 0, L_000001ff82cb1d00;  1 drivers
L_000001ff82c68490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff82bfa060_0 .net *"_ivl_7", 1 0, L_000001ff82c68490;  1 drivers
v000001ff82bfa100_0 .net "addr", 31 0, v000001ff82c2a9a0_0;  alias, 1 drivers
v000001ff82bfa1a0_0 .var/i "i", 31 0;
L_000001ff82cb0cc0 .array/port v000001ff82bf9980, L_000001ff82cb1d00;
L_000001ff82cb1580 .part v000001ff82c2a9a0_0, 0, 10;
L_000001ff82cb1d00 .concat [ 10 2 0 0], L_000001ff82cb1580, L_000001ff82c68490;
S_000001ff82b96740 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001ff82bef4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001ff82c2d940 .functor BUFZ 32, L_000001ff82cb11c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ff82c2dd30 .functor BUFZ 32, L_000001ff82cb1300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ff82bfa4c0_0 .net *"_ivl_0", 31 0, L_000001ff82cb11c0;  1 drivers
v000001ff82bfa560_0 .net *"_ivl_10", 6 0, L_000001ff82cb1440;  1 drivers
L_000001ff82c68568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff82bd4e90_0 .net *"_ivl_13", 1 0, L_000001ff82c68568;  1 drivers
v000001ff82bd54d0_0 .net *"_ivl_2", 6 0, L_000001ff82cb1260;  1 drivers
L_000001ff82c68520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff82c2a220_0 .net *"_ivl_5", 1 0, L_000001ff82c68520;  1 drivers
v000001ff82c2ac20_0 .net *"_ivl_8", 31 0, L_000001ff82cb1300;  1 drivers
v000001ff82c2b3a0_0 .net "clk", 0 0, L_000001ff82c2db70;  alias, 1 drivers
v000001ff82c2aa40_0 .var/i "i", 31 0;
v000001ff82c2aae0_0 .net "readData1", 31 0, L_000001ff82c2d940;  alias, 1 drivers
v000001ff82c29dc0_0 .net "readData2", 31 0, L_000001ff82c2dd30;  alias, 1 drivers
v000001ff82c2a5e0_0 .net "readRegister1", 4 0, L_000001ff82c66850;  alias, 1 drivers
v000001ff82c2a400_0 .net "readRegister2", 4 0, L_000001ff82cb0360;  alias, 1 drivers
v000001ff82c29640 .array "registers", 31 0, 31 0;
v000001ff82c2b260_0 .net "rst", 0 0, v000001ff82c65ef0_0;  alias, 1 drivers
v000001ff82c2a2c0_0 .net "we", 0 0, v000001ff82bf9fc0_0;  alias, 1 drivers
v000001ff82c2b300_0 .net "writeData", 31 0, L_000001ff82cc71f0;  alias, 1 drivers
v000001ff82c2a0e0_0 .net "writeRegister", 4 0, L_000001ff82cb0fe0;  alias, 1 drivers
E_000001ff82be93f0/0 .event negedge, v000001ff82bf8e40_0;
E_000001ff82be93f0/1 .event posedge, v000001ff82c2b3a0_0;
E_000001ff82be93f0 .event/or E_000001ff82be93f0/0, E_000001ff82be93f0/1;
L_000001ff82cb11c0 .array/port v000001ff82c29640, L_000001ff82cb1260;
L_000001ff82cb1260 .concat [ 5 2 0 0], L_000001ff82c66850, L_000001ff82c68520;
L_000001ff82cb1300 .array/port v000001ff82c29640, L_000001ff82cb1440;
L_000001ff82cb1440 .concat [ 5 2 0 0], L_000001ff82cb0360, L_000001ff82c68568;
S_000001ff82b429c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001ff82b96740;
 .timescale 0 0;
v000001ff82bfa380_0 .var/i "i", 31 0;
S_000001ff82b42b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001ff82bef4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001ff82be8ff0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001ff82c2dc50 .functor NOT 1, v000001ff82bfa420_0, C4<0>, C4<0>, C4<0>;
v000001ff82c2b440_0 .net *"_ivl_0", 0 0, L_000001ff82c2dc50;  1 drivers
v000001ff82c2a4a0_0 .net "in1", 4 0, L_000001ff82cb0360;  alias, 1 drivers
v000001ff82c2a540_0 .net "in2", 4 0, L_000001ff82c66210;  alias, 1 drivers
v000001ff82c298c0_0 .net "out", 4 0, L_000001ff82cb0fe0;  alias, 1 drivers
v000001ff82c29e60_0 .net "s", 0 0, v000001ff82bfa420_0;  alias, 1 drivers
L_000001ff82cb0fe0 .functor MUXZ 5, L_000001ff82c66210, L_000001ff82cb0360, L_000001ff82c2dc50, C4<>;
S_000001ff82b95c70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001ff82bef4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ff82be9070 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ff82c2de80 .functor NOT 1, v000001ff82bf9520_0, C4<0>, C4<0>, C4<0>;
v000001ff82c29820_0 .net *"_ivl_0", 0 0, L_000001ff82c2de80;  1 drivers
v000001ff82c29780_0 .net "in1", 31 0, v000001ff82c2b120_0;  alias, 1 drivers
v000001ff82c296e0_0 .net "in2", 31 0, v000001ff82c29c80_0;  alias, 1 drivers
v000001ff82c2a680_0 .net "out", 31 0, L_000001ff82cc71f0;  alias, 1 drivers
v000001ff82c29f00_0 .net "s", 0 0, v000001ff82bf9520_0;  alias, 1 drivers
L_000001ff82cc71f0 .functor MUXZ 32, v000001ff82c29c80_0, v000001ff82c2b120_0, L_000001ff82c2de80, C4<>;
S_000001ff82b95e00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001ff82bef4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001ff82b7f020 .param/l "ADD" 0 9 12, C4<0000>;
P_000001ff82b7f058 .param/l "AND" 0 9 12, C4<0010>;
P_000001ff82b7f090 .param/l "NOR" 0 9 12, C4<0101>;
P_000001ff82b7f0c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001ff82b7f100 .param/l "SGT" 0 9 12, C4<0111>;
P_000001ff82b7f138 .param/l "SLL" 0 9 12, C4<1000>;
P_000001ff82b7f170 .param/l "SLT" 0 9 12, C4<0110>;
P_000001ff82b7f1a8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001ff82b7f1e0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001ff82b7f218 .param/l "XOR" 0 9 12, C4<0100>;
P_000001ff82b7f250 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001ff82b7f288 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001ff82c689e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff82c2a360_0 .net/2u *"_ivl_0", 31 0, L_000001ff82c689e8;  1 drivers
v000001ff82c29b40_0 .net "opSel", 3 0, v000001ff82bf9f20_0;  alias, 1 drivers
v000001ff82c29960_0 .net "operand1", 31 0, L_000001ff82cc67f0;  alias, 1 drivers
v000001ff82c2a720_0 .net "operand2", 31 0, L_000001ff82cc6750;  alias, 1 drivers
v000001ff82c2b120_0 .var "result", 31 0;
v000001ff82c29fa0_0 .net "zero", 0 0, L_000001ff82cc5f30;  alias, 1 drivers
E_000001ff82be92b0 .event anyedge, v000001ff82bf9f20_0, v000001ff82c29960_0, v000001ff82bf98e0_0;
L_000001ff82cc5f30 .cmp/eq 32, v000001ff82c2b120_0, L_000001ff82c689e8;
S_000001ff82b7f2d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001ff82bef4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001ff82c610a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001ff82c610d8 .param/l "add" 0 4 5, C4<100000>;
P_000001ff82c61110 .param/l "addi" 0 4 8, C4<001000>;
P_000001ff82c61148 .param/l "addu" 0 4 5, C4<100001>;
P_000001ff82c61180 .param/l "and_" 0 4 5, C4<100100>;
P_000001ff82c611b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ff82c611f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ff82c61228 .param/l "bne" 0 4 10, C4<000101>;
P_000001ff82c61260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ff82c61298 .param/l "j" 0 4 12, C4<000010>;
P_000001ff82c612d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ff82c61308 .param/l "jr" 0 4 6, C4<001000>;
P_000001ff82c61340 .param/l "lw" 0 4 8, C4<100011>;
P_000001ff82c61378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ff82c613b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ff82c613e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ff82c61420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ff82c61458 .param/l "sll" 0 4 6, C4<000000>;
P_000001ff82c61490 .param/l "slt" 0 4 5, C4<101010>;
P_000001ff82c614c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ff82c61500 .param/l "srl" 0 4 6, C4<000010>;
P_000001ff82c61538 .param/l "sub" 0 4 5, C4<100010>;
P_000001ff82c61570 .param/l "subu" 0 4 5, C4<100011>;
P_000001ff82c615a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001ff82c615e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ff82c61618 .param/l "xori" 0 4 8, C4<001110>;
v000001ff82c2ae00_0 .var "PCsrc", 0 0;
v000001ff82c2a860_0 .net "funct", 5 0, L_000001ff82cb0180;  alias, 1 drivers
v000001ff82c2af40_0 .net "opcode", 5 0, L_000001ff82c67570;  alias, 1 drivers
v000001ff82c2a040_0 .net "operand1", 31 0, L_000001ff82c2d940;  alias, 1 drivers
v000001ff82c2a7c0_0 .net "operand2", 31 0, L_000001ff82cc6750;  alias, 1 drivers
v000001ff82c29a00_0 .net "rst", 0 0, v000001ff82c65ef0_0;  alias, 1 drivers
E_000001ff82be87f0/0 .event anyedge, v000001ff82bf8e40_0, v000001ff82bf8da0_0, v000001ff82c2aae0_0, v000001ff82bf98e0_0;
E_000001ff82be87f0/1 .event anyedge, v000001ff82bf9660_0;
E_000001ff82be87f0 .event/or E_000001ff82be87f0/0, E_000001ff82be87f0/1;
S_000001ff82bc5aa0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001ff82bef4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001ff82c2b080 .array "DataMem", 0 1023, 31 0;
v000001ff82c29aa0_0 .net "address", 31 0, v000001ff82c2b120_0;  alias, 1 drivers
v000001ff82c2ab80_0 .net "clock", 0 0, L_000001ff82c2def0;  1 drivers
v000001ff82c295a0_0 .net "data", 31 0, L_000001ff82c2dd30;  alias, 1 drivers
v000001ff82c29be0_0 .var/i "i", 31 0;
v000001ff82c29c80_0 .var "q", 31 0;
v000001ff82c2a180_0 .net "rden", 0 0, v000001ff82bf9b60_0;  alias, 1 drivers
v000001ff82c2a900_0 .net "wren", 0 0, v000001ff82bf88a0_0;  alias, 1 drivers
E_000001ff82be88b0 .event posedge, v000001ff82c2ab80_0;
S_000001ff82bc5c30 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001ff82bef4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001ff82be88f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001ff82c29d20_0 .net "PCin", 31 0, L_000001ff82cb1620;  alias, 1 drivers
v000001ff82c2a9a0_0 .var "PCout", 31 0;
v000001ff82c2acc0_0 .net "clk", 0 0, L_000001ff82c2db70;  alias, 1 drivers
v000001ff82c2ad60_0 .net "rst", 0 0, v000001ff82c65ef0_0;  alias, 1 drivers
    .scope S_000001ff82b7f2d0;
T_0 ;
    %wait E_000001ff82be87f0;
    %load/vec4 v000001ff82c29a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff82c2ae00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ff82c2af40_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001ff82c2a040_0;
    %load/vec4 v000001ff82c2a7c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001ff82c2af40_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001ff82c2a040_0;
    %load/vec4 v000001ff82c2a7c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001ff82c2af40_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001ff82c2af40_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001ff82c2af40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001ff82c2a860_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001ff82c2ae00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ff82bc5c30;
T_1 ;
    %wait E_000001ff82be93f0;
    %load/vec4 v000001ff82c2ad60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ff82c2a9a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ff82c29d20_0;
    %assign/vec4 v000001ff82c2a9a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ff82b965b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff82bfa1a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001ff82bfa1a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ff82bfa1a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %load/vec4 v000001ff82bfa1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff82bfa1a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82bf9980, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ff82c05e90;
T_3 ;
    %wait E_000001ff82be8830;
    %load/vec4 v000001ff82bf8e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001ff82bf9840_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff82bf9480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff82bf9fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff82bf88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff82bf9520_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff82bf9b60_0, 0;
    %assign/vec4 v000001ff82bfa420_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001ff82bf9840_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001ff82bf9f20_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001ff82bf9480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ff82bf9fc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ff82bf88a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ff82bf9520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ff82bf9b60_0, 0, 1;
    %store/vec4 v000001ff82bfa420_0, 0, 1;
    %load/vec4 v000001ff82bf8da0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9840_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bfa420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9fc0_0, 0;
    %load/vec4 v000001ff82bf9660_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9480_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9480_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bfa420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9480_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff82bfa420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9480_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9480_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9480_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9480_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9480_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9520_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf88a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff82bf9480_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ff82bf9f20_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ff82b96740;
T_4 ;
    %wait E_000001ff82be93f0;
    %fork t_1, S_000001ff82b429c0;
    %jmp t_0;
    .scope S_000001ff82b429c0;
t_1 ;
    %load/vec4 v000001ff82c2b260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff82bfa380_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ff82bfa380_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ff82bfa380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82c29640, 0, 4;
    %load/vec4 v000001ff82bfa380_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff82bfa380_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ff82c2a2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ff82c2b300_0;
    %load/vec4 v000001ff82c2a0e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82c29640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82c29640, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001ff82b96740;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ff82b96740;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff82c2aa40_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001ff82c2aa40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001ff82c2aa40_0;
    %ix/getv/s 4, v000001ff82c2aa40_0;
    %load/vec4a v000001ff82c29640, 4;
    %ix/getv/s 4, v000001ff82c2aa40_0;
    %load/vec4a v000001ff82c29640, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ff82c2aa40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff82c2aa40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001ff82b95e00;
T_6 ;
    %wait E_000001ff82be92b0;
    %load/vec4 v000001ff82c29b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ff82c2b120_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001ff82c29960_0;
    %load/vec4 v000001ff82c2a720_0;
    %add;
    %assign/vec4 v000001ff82c2b120_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001ff82c29960_0;
    %load/vec4 v000001ff82c2a720_0;
    %sub;
    %assign/vec4 v000001ff82c2b120_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001ff82c29960_0;
    %load/vec4 v000001ff82c2a720_0;
    %and;
    %assign/vec4 v000001ff82c2b120_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001ff82c29960_0;
    %load/vec4 v000001ff82c2a720_0;
    %or;
    %assign/vec4 v000001ff82c2b120_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001ff82c29960_0;
    %load/vec4 v000001ff82c2a720_0;
    %xor;
    %assign/vec4 v000001ff82c2b120_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001ff82c29960_0;
    %load/vec4 v000001ff82c2a720_0;
    %or;
    %inv;
    %assign/vec4 v000001ff82c2b120_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001ff82c29960_0;
    %load/vec4 v000001ff82c2a720_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001ff82c2b120_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001ff82c2a720_0;
    %load/vec4 v000001ff82c29960_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001ff82c2b120_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001ff82c29960_0;
    %ix/getv 4, v000001ff82c2a720_0;
    %shiftl 4;
    %assign/vec4 v000001ff82c2b120_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001ff82c29960_0;
    %ix/getv 4, v000001ff82c2a720_0;
    %shiftr 4;
    %assign/vec4 v000001ff82c2b120_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ff82bc5aa0;
T_7 ;
    %wait E_000001ff82be88b0;
    %load/vec4 v000001ff82c2a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ff82c29aa0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ff82c2b080, 4;
    %assign/vec4 v000001ff82c29c80_0, 0;
T_7.0 ;
    %load/vec4 v000001ff82c2a900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ff82c295a0_0;
    %ix/getv 3, v000001ff82c29aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82c2b080, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ff82bc5aa0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff82c29be0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001ff82c29be0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ff82c29be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff82c2b080, 0, 4;
    %load/vec4 v000001ff82c29be0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff82c29be0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001ff82bc5aa0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff82c29be0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001ff82c29be0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001ff82c29be0_0;
    %load/vec4a v000001ff82c2b080, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001ff82c29be0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ff82c29be0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff82c29be0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001ff82bef4a0;
T_10 ;
    %wait E_000001ff82be93f0;
    %load/vec4 v000001ff82c665d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff82c67250_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ff82c67250_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ff82c67250_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ff82bef180;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff82c668f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff82c65ef0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001ff82bef180;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001ff82c668f0_0;
    %inv;
    %assign/vec4 v000001ff82c668f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ff82bef180;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff82c65ef0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff82c65ef0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001ff82c65e50_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
