From 4cb2d1a80742a2ed1ea14494638890c5112dae68 Mon Sep 17 00:00:00 2001
From: Emmanuel Jillela <emmanuel.jillela@intel.com>
Date: Thu, 27 Aug 2015 12:06:16 -0700
Subject: [PATCH 151/441] Fixed NetIP subsystem driver avlanche reg access
 crash.

---
 arch/x86/NetIP_SubSystem/avalanche_intc.c | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

--- a/arch/x86/NetIP_SubSystem/avalanche_intc.c
+++ b/arch/x86/NetIP_SubSystem/avalanche_intc.c
@@ -118,13 +118,13 @@ int avalanche_intc_clear_status( unsigne
 
     /* Got ARM11 interrupt status regsiter */
     /* ARM11 big endian to CPU native endianness */
-    status_reg = be32_to_cpu(__raw_readl(avalanche_hw0_icregs->icestar[irq_index]));
+    status_reg = be32_to_cpu(avalanche_hw0_icregs->icestar[irq_index]);
     if ( (status_reg & (1<<irq_bit)) == 0)
     {
         /* Requested interrupt is enabled */
         status_reg =  (status_reg | (1<<irq_bit));
         /* write value back to controller register */
-        __raw_writel( cpu_to_be32(status_reg), avalanche_hw0_icregs->icestar[irq_index]);
+        avalanche_hw0_icregs->icestar[irq_index] = cpu_to_be32(status_reg);
     }
 
     /* else need not to do anything */
@@ -139,7 +139,7 @@ int avalanche_intc_get_status( unsigned
 
     /* ARM11 big endian to CPU native endianness */
     /* got ARM11 interrupt status regsiter */
-    status_reg = be32_to_cpu(__raw_readl(avalanche_hw0_icregs->icestar[irq_index]));
+    status_reg = be32_to_cpu(avalanche_hw0_icregs->icestar[irq_index]);
     if ( (status_reg & (1<<irq_bit)) == 0)
     {
         /* Requested interrupt is enable */
@@ -164,7 +164,7 @@ int avalanche_intc_init(void)
     
     /* read ATOM_INTC revision register */
     /**ARM11 big endian to CPU  read register and call the corresponding value */
-    cntrl_ver = be32_to_cpu(__raw_readl(avalanche_hw0_icregs->icrevr));
+    cntrl_ver = be32_to_cpu(avalanche_hw0_icregs->icrevr);
     printk("ATOM_INTC Interrupt controller revision : %x\n", cntrl_ver);
     return 0;
 }
