AR johnson_counter behavioral "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Johnson_counter.vhd" sub00/vhpl01 1685268759
EN acnt NULL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/ACNT.vhd" sub00/vhpl14 1685369653
AR updown_counter behavioral "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/updown_counter.vhd" sub00/vhpl05 1685269299
EN updown_wf NULL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/updown_wf.vhw" sub00/vhpl06 1685269469
EN acnt_wf NULL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/acnt_wf.vhw" sub00/vhpl16 1685369655
EN ring_wf NULL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/ring_wf.vhw" sub00/vhpl10 1685271604
EN johnson_counter NULL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Johnson_counter.vhd" sub00/vhpl00 1685268758
AR updown_wf testbench_arch "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/updown_wf.vhw" sub00/vhpl07 1685269470
EN updown_counter NULL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/updown_counter.vhd" sub00/vhpl04 1685269298
AR ring_wf testbench_arch "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/ring_wf.vhw" sub00/vhpl11 1685271605
AR acnt_wf testbench_arch "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/acnt_wf.vhw" sub00/vhpl17 1685369656
EN ring_counter NULL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Ring_counter.vhd" sub00/vhpl08 1685271602
EN jkff NULL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/../../lab 5 - flipflop/flipflop_ise/JKFF.vhd" sub00/vhpl12 1685369651
AR jonshon_wf testbench_arch "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/jonshon_wf.vhw" sub00/vhpl03 1685268891
EN jonshon_wf NULL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/jonshon_wf.vhw" sub00/vhpl02 1685268890
AR jkff rtl "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/../../lab 5 - flipflop/flipflop_ise/JKFF.vhd" sub00/vhpl13 1685369652
AR acnt rtl "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/ACNT.vhd" sub00/vhpl15 1685369654
AR ring_counter behavioral "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Ring_counter.vhd" sub00/vhpl09 1685271603
