 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : IIR_filter
Version: R-2020.09-SP5
Date   : Thu Feb  1 20:41:34 2024
****************************************

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: outData_reg_31_
              (rising edge-triggered flip-flop)
  Endpoint: outData[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  outData_reg_31_/CLK (DFFSR)              0.00       0.00 r
  outData_reg_31_/Q (DFFSR)                0.11       0.11 f
  outData[31] (out)                        0.00       0.11 f
  data arrival time                                   0.11
  -----------------------------------------------------------
  (Path is unconstrained)


1
