$date
	Wed Jan 17 22:51:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 1 ! o_C $end
$var reg 1 " i_A $end
$var reg 1 # i_B $end
$var reg 1 $ i_sel $end
$scope module dut $end
$var wire 1 " i_A $end
$var wire 1 # i_B $end
$var wire 1 $ i_sel $end
$var wire 1 ! o_C $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
1!
$end
#10
0!
1$
#20
1!
0#
1"
#30
