	component niosII_system is
		port (
			clk_clk                            : in    std_logic                     := 'X';             -- clk
			reset_reset_n                      : in    std_logic                     := 'X';             -- reset_n
			sram_0_external_interface_DQ       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_0_external_interface_ADDR     : out   std_logic_vector(17 downto 0);                    -- ADDR
			sram_0_external_interface_LB_N     : out   std_logic;                                        -- LB_N
			sram_0_external_interface_UB_N     : out   std_logic;                                        -- UB_N
			sram_0_external_interface_CE_N     : out   std_logic;                                        -- CE_N
			sram_0_external_interface_OE_N     : out   std_logic;                                        -- OE_N
			sram_0_external_interface_WE_N     : out   std_logic;                                        -- WE_N
			seven_seg_8_0_conduit_end_0_export : out   std_logic_vector(6 downto 0);                     -- export
			my_sev_seg_0_conduit_end_0_export  : out   std_logic_vector(6 downto 0)                      -- export
		);
	end component niosII_system;

