# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_top_ddr3_hdmi_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_top_ddr3_hdmi xil_defaultlib.glbl 
# Start time: 15:00:50 on Oct 29,2019
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_wrlvl(fast)".
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v(670): (vopt-2685) [TFMPC] - Too few port connections for 'bank_mach0'.  Expected 74, found 73.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v(670): (vopt-2718) [TFMPC] - Missing connection for port 'idle'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_tempmon(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_tempmon(fast)".
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(48): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr3_ctrl'.  Expected 39, found 38.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(48): (vopt-2718) [TFMPC] - Missing connection for port 'device_temp'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_rdlvl(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)".
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr_mc_phy'.  Expected 89, found 88.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): (vopt-2718) [TFMPC] - Missing connection for port 'of_data_a_full'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1334): (vopt-2685) [TFMPC] - Too few port connections for 'u_iobuf_dqs'.  Expected 9, found 8.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1334): (vopt-2718) [TFMPC] - Missing connection for port 'IBUFDISABLE'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1334): (vopt-2685) [TFMPC] - Too few port connections for 'u_iobuf_dqs'.  Expected 9, found 8.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1334): (vopt-2718) [TFMPC] - Missing connection for port 'IBUFDISABLE'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1428): (vopt-2685) [TFMPC] - Too few port connections for 'phy_ctl_pre_fifo_0'.  Expected 8, found 7.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1428): (vopt-2718) [TFMPC] - Missing connection for port 'afull'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1445): (vopt-2685) [TFMPC] - Too few port connections for 'phy_ctl_pre_fifo_1'.  Expected 8, found 7.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1445): (vopt-2718) [TFMPC] - Missing connection for port 'afull'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1462): (vopt-2685) [TFMPC] - Too few port connections for 'phy_ctl_pre_fifo_2'.  Expected 8, found 7.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1462): (vopt-2718) [TFMPC] - Missing connection for port 'afull'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_init(fast)".
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(1367): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr_phy_init'.  Expected 131, found 130.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(1367): (vopt-2718) [TFMPC] - Missing connection for port 'complex_oclk_prech_req'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_wrcal(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)".
# Loading work.tb_top_ddr3_hdmi(fast)
# Loading work.top_ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.IBUF(fast__1)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF_INTERMDISABLE(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading sv_std.std
# Loading work.ddr3_model(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(48): [PCDPC] - Port size (28) does not match connection size (1) for port 'app_addr'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(92).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(48): [PCDPC] - Port size (3) does not match connection size (1) for port 'app_cmd'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(93).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(48): [PCDPC] - Port size (128) does not match connection size (1) for port 'app_wdf_data'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(95).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(48): [PCDPC] - Port size (16) does not match connection size (1) for port 'app_wdf_mask'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(48): [PCDPC] - Port size (128) does not match connection size (1) for port 'app_rd_data'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : E:/Material/FPGA/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
add wave -position insertpoint sim:/tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top_ddr3_hdmi(fast)
# Loading work.top_ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.IBUF(fast__1)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF_INTERMDISABLE(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading work.ddr3_model(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(48): [PCDPC] - Port size (28) does not match connection size (1) for port 'app_addr'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(92).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(48): [PCDPC] - Port size (3) does not match connection size (1) for port 'app_cmd'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(93).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(48): [PCDPC] - Port size (128) does not match connection size (1) for port 'app_wdf_data'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(95).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(48): [PCDPC] - Port size (16) does not match connection size (1) for port 'app_wdf_mask'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(48): [PCDPC] - Port size (128) does not match connection size (1) for port 'app_rd_data'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : E:/Material/FPGA/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
# tb_top_ddr3_hdmi.u_comp_ddr3.reset at time 1935100.0 ps WARNING: 200 us is required before RST_N goes inactive.
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task at time 2000814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 3613314.0 ps INFO: Load Mode 3
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 7513314.0 ps INFO: ZQ        long = 1
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 7513314.0 ps INFO: Initialization Sequence is complete
# PHY_INIT: Memory Initialization completed at 9985100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 10093314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11393314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11403314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11433314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11443314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11473314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11483314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11503314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11513314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11523314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11533314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11543314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# PHY_INIT: Phaser_In Phase Locked at 11545100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11553314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11603314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11613314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 12913314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 12913314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 14213314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 15513314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 16813314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 18113314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 19413314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 20713314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 22013314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 23313314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 24613314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 25913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 25923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 25933314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 25943314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 27243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 27253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 27263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 27273314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 28573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 28583314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 28593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 28603314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 29903314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 29913314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 29923314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 29933314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 31233314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 31243314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 31253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 31263314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 32563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 32573314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 32583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 32593314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 33893314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 33903314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 33913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 33923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 35223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 35233314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 35243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 35253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# PHY_INIT: Phaser_In DQSFOUND completed at 35365100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 36553314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 36553314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 37853314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 39288314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# PHY_INIT: Write Leveling completed at 40945100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 41018314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 44953314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 46253314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 47553314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 48853314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 48858314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 48863314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 48873314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 48883314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 50183314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 50188314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 51483314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 51483314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 52783314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 54083314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 55475100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 56663314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 56663314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 57963314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 59263314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 60563314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 61863314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 63163314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 64463314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 65763314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 67063314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 68363314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 69663314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 69668314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 69673314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 69683314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 69693314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 70998314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 72503314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 72503314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 73803314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 75103314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 76403314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 77703314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 79003314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 80303314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 81603314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 82903314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 84203314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT : COMPLEX OCLKDELAY calibration completed at 85585100.0 ps
# PHY_INIT : PRBS/PER_BIT calibration completed at 85585100.0 ps
# PHY_INIT: Read Leveling Stage 1 completed at 85585100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 88063314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 88063314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 DLL Reset = Normal
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 90663314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 91963314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 93263314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 93263314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 94563314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 95863314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 97163314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 97168314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 97173314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 97183314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 97193314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 98493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 98498314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 98943314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 100243314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 100243314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 101543314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 102843314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 104395100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 105423314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 105423314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 106820814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 106980814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107043314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107095814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107120814.0 ps INFO: ZQ        long = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 110030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 110053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 110063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 110105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 111030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 111053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 111063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 111085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 111105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 112030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 112053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 112063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 112085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 112105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 113030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 113053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 113063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 113085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 113105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 114030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 114053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 114063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 114085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 114105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 114230814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 115030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 115053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 115063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 115085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 115105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 116030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 116053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 116063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 116085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 116105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 117030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 117053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 117063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 117085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 117105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 118030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 118053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 118063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 118085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 118105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 119030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 119053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 119063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 119085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 119105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 120030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 120053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 120063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 120085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 120105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 121030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 121053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 121063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 121085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 121105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 121630814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 122030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 122053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 122063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 122085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 122105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 123030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 123053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 123063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 123085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 123105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 124030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 124053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 124063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 124085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 124105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 125030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 125053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 125063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 125085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 125105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 126030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 126053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 126063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 126085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 126105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 127030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 127053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 127063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 127085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 127105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 128030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 128053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 128063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 128085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 128105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 129030814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 129190814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 129213314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 129223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 129245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 129265814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 130230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 130253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 130263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 130285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 130305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 131230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 131253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 131263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 131285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 131305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 132230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 132253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 132263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 132285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 132305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 133230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 133253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 133263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 133285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 133305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 134230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 134253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 134263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 134285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 134305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 135230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 135253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 135263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 135285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 135305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 136230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 136253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 136263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 136285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 136305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 136430814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 137230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 137253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 137263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 137285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 137305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 138230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 138253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 138263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 138285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 138305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 139230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 139253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 139263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 139285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 139305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 140230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 140253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 140263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 140285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 140305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 141230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 141253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 141263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 141285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 141305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 142230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 142253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 142263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 142285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 142305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 143230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 143253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 143263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 143285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 143305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 143830814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 144230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 144253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 144263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 144285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 144305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 145230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 145253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 145263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 145285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 145305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 146230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 146253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 146263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 146285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 146305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 147230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 147253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 147263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 147285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 147305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 148230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 148253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 148263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 148285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 148305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 149230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 149253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 149263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 149285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 149305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 150230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 150253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 150263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 150285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 150305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 151230814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 151390814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 151413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 151423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 151445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 151465814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 152430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 152453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 152463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 152485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 152505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 153430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 153453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 153463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 153485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 153505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 154430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 154453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 154463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 154485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 154505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 155430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 155453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 155463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 155485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 155505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 156430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 156453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 156463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 156485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 156505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 157430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 157453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 157463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 157485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 157505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 158430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 158453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 158463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 158485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 158505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 158630814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 159430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 159453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 159463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 159485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 159505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 160430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 160453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 160463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 160485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 160505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 161430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 161453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 161463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 161485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 161505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 162430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 162453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 162463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 162485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 162505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 163430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 163453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 163463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 163485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 163505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 164430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 164453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 164463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 164485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 164505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 165430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 165453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 165463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 165485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 165505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 166030814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 166430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 166453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 166463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 166485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 166505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 167430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 167453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 167463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 167485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 167505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 168430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 168453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 168463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 168485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 168505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 169430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 169453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 169463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 169485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 169505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 170430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 170453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 170463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 170485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 170505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 171430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 171453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 171463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 171485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 171505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 172430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 172453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 172463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 172485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 172505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 173430814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 173590814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 173613314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 173623314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 173645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 173665814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 174630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 174653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 174663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 174685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 174705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 175630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 175653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 175663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 175685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 175705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 176630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 176653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 176663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 176685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 176705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 177630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 177653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 177663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 177685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 177705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 178630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 178653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 178663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 178685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 178705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 179630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 179653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 179663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 179685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 179705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 180630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 180653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 180663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 180685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 180705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 180830814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 181630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 181653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 181663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 181685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 181705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 182630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 182653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 182663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 182685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 182705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 183630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 183653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 183663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 183685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 183705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 184630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 184653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 184663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 184685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 184705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 185630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 185653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 185663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 185685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 185705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 186630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 186653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 186663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 186685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 186705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 187630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 187653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 187663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 187685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 187705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 188230814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 188630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 188653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 188663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 188685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 188705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 189630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 189653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 189663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 189685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 189705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 190630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 190653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 190663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 190685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 190705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 191630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 191653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 191663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 191685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 191705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 192630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 192653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 192663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 192685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 192705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 193630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 193653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 193663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 193685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 193705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 194630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 194653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 194663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 194685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 194705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 195630814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 195790814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 195813314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 195823314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 195845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 195865814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 196830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 196853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 196863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 196885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 196905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 197830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 197853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 197863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 197885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 197905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 198830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 198853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 198863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 198885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 198905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 199830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 199853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 199863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 199885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 199905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 200830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 200853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 200863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 200885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 200905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 201830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 201853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 201863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 201885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 201905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 202830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 202853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 202863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 202885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 202905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 203030814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 203830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 203853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 203863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 203885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 203905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 204830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 204853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 204863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 204885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 204905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 205830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 205853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 205863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 205885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 205905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 206830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 206853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 206863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 206885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 206905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 207830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 207853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 207863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 207885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 207905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 208830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 208853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 208863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 208885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 208905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 209830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 209853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 209863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 209885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 209905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 210430814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 210830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 210853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 210863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 210885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 210905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 211830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 211853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 211863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 211885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 211905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 212830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 212853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 212863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 212885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 212905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 213830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 213853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 213863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 213885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 213905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 214830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 214853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 214863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 214885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 214905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 215830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 215853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 215863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 215885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 215905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 216830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 216853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 216863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 216885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 216905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 217830814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 217990814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 218013314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 218023314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 218045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 218065814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 219030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 219053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 219063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 219085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 219105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 220030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 220053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 220063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 220085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 220105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 221030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 221053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 221063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 221085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 221105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 222030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 222053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 222063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 222085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 222105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 223030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 223053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 223063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 223085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 223105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 224030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 224053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 224063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 224085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 224105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 225030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 225053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 225063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 225085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 225105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 225230814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 226030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 226053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 226063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 226085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 226105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 227030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 227053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 227063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 227085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 227105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 228030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 228053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 228063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 228085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 228105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 229030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 229053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 229063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 229085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 229105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 230030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 230053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 230063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 230085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 230105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 231030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 231053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 231063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 231085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 231105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 232030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 232053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 232063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 232085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 232105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 232630814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 233030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 233053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 233063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 233085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 233105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 234030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 234053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 234063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 234085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 234105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 235030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 235053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 235063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 235085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 235105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 236030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 236053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 236063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 236085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 236105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 237030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 237053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 237063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 237085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 237105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 238030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 238053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 238063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 238085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 238105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 239030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 239053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 239063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 239085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 239105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 240030814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 240190814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 240213314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 240223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 240245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 240265814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 241230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 241253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 241263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 241285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 241305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 242230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 242253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 242263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 242285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 242305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 243230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 243253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 243263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 243285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 243305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 244230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 244253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 244263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 244285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 244305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 245230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 245253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 245263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 245285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 245305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 246230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 246253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 246263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 246285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 246305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 247230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 247253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 247263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 247285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 247305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 247430814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 248230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 248253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 248263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 248285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 248305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 249230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 249253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 249263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 249285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 249305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 250230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 250253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 250263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 250285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 250305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 251230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 251253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 251263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 251285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 251305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 252230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 252253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 252263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 252285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 252305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 253230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 253253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 253263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 253285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 253305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 254230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 254253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 254263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 254285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 254305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 254830814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 255230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 255253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 255263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 255285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 255305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 256230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 256253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 256263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 256285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 256305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 257230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 257253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 257263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 257285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 257305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 258230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 258253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 258263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 258285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 258305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 259230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 259253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 259263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 259285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 259305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 260230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 260253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 260263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 260285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 260305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 261230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 261253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 261263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 261285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 261305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 262230814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 262390814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 262413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 262423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 262445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 262465814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 263430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 263453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 263463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 263485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 263505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 264430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 264453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 264463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 264485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 264505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 265430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 265453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 265463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 265485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 265505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 266430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 266453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 266463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 266485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 266505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 267430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 267453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 267463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 267485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 267505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 268430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 268453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 268463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 268485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 268505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 269430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 269453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 269463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 269485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 269505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 269630814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 270430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 270453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 270463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 270485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 270505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 271430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 271453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 271463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 271485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 271505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 272430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 272453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 272463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 272485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 272505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 273430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 273453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 273463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 273485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 273505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 274430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 274453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 274463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 274485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 274505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 275430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 275453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 275463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 275485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 275505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 276430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 276453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 276463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 276485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 276505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 277030814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 277430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 277453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 277463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 277485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 277505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 278430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 278453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 278463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 278485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 278505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 279430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 279453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 279463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 279485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 279505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 280430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 280453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 280463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 280485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 280505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 281430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 281453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 281463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 281485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 281505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 282430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 282453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 282463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 282485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 282505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 283430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 283453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 283463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 283485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 283505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 284430814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 284590814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 284613314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 284623314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 284645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 284665814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 285630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 285653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 285663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 285685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 285705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 286630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 286653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 286663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 286685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 286705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 287630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 287653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 287663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 287685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 287705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 288630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 288653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 288663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 288685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 288705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 289630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 289653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 289663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 289685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 289705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 290630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 290653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 290663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 290685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 290705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 291630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 291653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 291663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 291685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 291705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 291830814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 292630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 292653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 292663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 292685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 292705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 293630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 293653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 293663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 293685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 293705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 294630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 294653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 294663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 294685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 294705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 295630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 295653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 295663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 295685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 295705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 296630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 296653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 296663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 296685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 296705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 297630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 297653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 297663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 297685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 297705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 298630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 298653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 298663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 298685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 298705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 299230814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 299630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 299653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 299663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 299685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 299705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 300630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 300653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 300663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 300685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 300705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 301630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 301653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 301663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 301685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 301705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 302630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 302653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 302663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 302685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 302705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 303630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 303653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 303663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 303685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 303705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 304630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 304653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 304663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 304685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 304705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 305630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 305653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 305663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 305685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 305705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 306630814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 306790814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 306813314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 306823314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 306845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 306865814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 307830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 307853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 307863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 307885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 307905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 308830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 308853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 308863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 308885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 308905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 309830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 309853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 309863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 309885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 309905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 310830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 310853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 310863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 310885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 310905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 311830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 311853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 311863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 311885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 311905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 312830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 312853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 312863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 312885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 312905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 313830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 313853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 313863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 313885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 313905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 314030814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 314830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 314853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 314863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 314885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 314905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 315830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 315853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 315863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 315885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 315905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 316830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 316853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 316863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 316885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 316905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 317830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 317853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 317863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 317885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 317905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 318830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 318853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 318863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 318885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 318905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 319830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 319853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 319863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 319885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 319905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 320830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 320853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 320863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 320885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 320905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 321430814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 321830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 321853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 321863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 321885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 321905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 322830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 322853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 322863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 322885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 322905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 323830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 323853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 323863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 323885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 323905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 324830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 324853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 324863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 324885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 324905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 325830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 325853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 325863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 325885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 325905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 326830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 326853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 326863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 326885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 326905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 327830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 327853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 327863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 327885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 327905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 328830814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 328990814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 329013314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 329023314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 329045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 329065814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 330030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 330053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 330063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 330085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 330105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 331030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 331053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 331063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 331085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 331105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 332030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 332053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 332063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 332085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 332105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 333030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 333053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 333063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 333085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 333105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 334030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 334053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 334063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 334085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 334105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 335030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 335053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 335063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 335085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 335105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 336030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 336053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 336063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 336085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 336105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 336230814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 337030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 337053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 337063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 337085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 337105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 338030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 338053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 338063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 338085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 338105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 339030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 339053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 339063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 339085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 339105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 340030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 340053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 340063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 340085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 340105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 341030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 341053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 341063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 341085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 341105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 342030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 342053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 342063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 342085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 342105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 343030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 343053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 343063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 343085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 343105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 343630814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 344030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 344053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 344063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 344085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 344105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 345030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 345053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 345063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 345085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 345105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 346030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 346053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 346063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 346085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 346105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 347030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 347053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 347063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 347085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 347105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 348030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 348053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 348063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 348085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 348105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 349030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 349053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 349063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 349085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 349105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 350030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 350053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 350063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 350085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 350105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 351030814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 351190814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 351213314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 351223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 351245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 351265814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 352230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 352253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 352263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 352285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 352305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 353230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 353253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 353263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 353285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 353305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 354230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 354253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 354263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 354285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 354305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 355230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 355253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 355263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 355285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 355305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 356230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 356253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 356263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 356285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 356305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 357230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 357253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 357263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 357285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 357305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 358230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 358253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 358263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 358285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 358305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 358430814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 359230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 359253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 359263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 359285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 359305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 360230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 360253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 360263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 360285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 360305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 361230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 361253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 361263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 361285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 361305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 362230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 362253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 362263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 362285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 362305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 363230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 363253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 363263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 363285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 363305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 364230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 364253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 364263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 364285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 364305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 365230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 365253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 365263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 365285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 365305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 365830814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 366230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 366253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 366263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 366285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 366305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 367230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 367253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 367263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 367285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 367305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 368230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 368253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 368263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 368285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 368305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 369230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 369253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 369263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 369285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 369305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 370230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 370253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 370263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 370285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 370305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 371230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 371253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 371263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 371285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 371305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 372230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 372253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 372263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 372285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 372305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 373230814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 373390814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 373413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 373423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 373445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 373465814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 374430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 374453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 374463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 374485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 374505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 375430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 375453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 375463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 375485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 375505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 376430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 376453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 376463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 376485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 376505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 377430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 377453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 377463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 377485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 377505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 378430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 378453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 378463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 378485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 378505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 379430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 379453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 379463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 379485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 379505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 380430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 380453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 380463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 380485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 380505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 380630814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 381430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 381453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 381463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 381485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 381505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 382430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 382453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 382463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 382485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 382505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 383430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 383453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 383463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 383485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 383505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 384430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 384453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 384463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 384485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 384505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 385430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 385453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 385463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 385485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 385505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 386430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 386453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 386463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 386485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 386505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 387430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 387453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 387463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 387485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 387505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 388030814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 388430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 388453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 388463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 388485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 388505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 389430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 389453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 389463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 389485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 389505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 390430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 390453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 390463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 390485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 390505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 391430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 391453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 391463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 391485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 391505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 392430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 392453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 392463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 392485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 392505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 393430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 393453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 393463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 393485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 393505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 394430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 394453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 394463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 394485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 394505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 395430814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 395590814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 395613314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 395623314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 395645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 395665814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 396630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 396653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 396663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 396685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 396705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 397630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 397653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 397663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 397685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 397705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 398630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 398653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 398663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 398685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 398705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 399630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 399653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 399663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 399685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 399705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 400630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 400653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 400663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 400685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 400705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 401630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 401653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 401663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 401685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 401705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 402630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 402653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 402663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 402685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 402705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 402830814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 403630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 403653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 403663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 403685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 403705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 404630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 404653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 404663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 404685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 404705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 405630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 405653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 405663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 405685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 405705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 406630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 406653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 406663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 406685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 406705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 407630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 407653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 407663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 407685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 407705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 408630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 408653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 408663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 408685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 408705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 409630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 409653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 409663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 409685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 409705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 410230814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 410630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 410653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 410663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 410685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 410705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 411630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 411653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 411663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 411685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 411705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 412630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 412653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 412663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 412685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 412705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 413630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 413653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 413663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 413685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 413705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 414630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 414653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 414663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 414685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 414705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 415630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 415653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 415663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 415685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 415705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 416630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 416653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 416663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 416685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 416705814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 417630814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 417790814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 417813314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 417823314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 417845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 417865814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 418830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 418853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 418863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 418885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 418905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 419830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 419853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 419863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 419885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 419905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 420830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 420853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 420863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 420885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 420905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 421830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 421853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 421863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 421885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 421905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 422830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 422853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 422863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 422885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 422905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 423830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 423853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 423863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 423885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 423905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 424830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 424853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 424863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 424885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 424905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 425030814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 425830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 425853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 425863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 425885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 425905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 426830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 426853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 426863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 426885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 426905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 427830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 427853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 427863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 427885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 427905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 428830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 428853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 428863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 428885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 428905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 429830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 429853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 429863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 429885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 429905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 430830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 430853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 430863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 430885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 430905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 431830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 431853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 431863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 431885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 431905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 432430814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 432830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 432853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 432863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 432885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 432905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 433830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 433853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 433863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 433885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 433905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 434830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 434853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 434863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 434885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 434905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 435830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 435853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 435863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 435885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 435905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 436830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 436853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 436863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 436885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 436905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 437830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 437853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 437863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 437885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 437905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 438830814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 438853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 438863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 438885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 438905814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 439830814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 439990814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 440013314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 440023314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 440045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 440065814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 441030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 441053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 441063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 441085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 441105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 442030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 442053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 442063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 442085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 442105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 443030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 443053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 443063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 443085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 443105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 444030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 444053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 444063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 444085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 444105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 445030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 445053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 445063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 445085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 445105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 446030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 446053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 446063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 446085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 446105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 447030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 447053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 447063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 447085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 447105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 447230814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 448030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 448053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 448063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 448085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 448105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 449030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 449053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 449063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 449085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 449105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 450030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 450053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 450063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 450085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 450105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 451030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 451053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 451063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 451085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 451105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 452030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 452053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 452063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 452085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 452105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 453030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 453053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 453063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 453085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 453105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 454030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 454053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 454063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 454085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 454105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 454630814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 455030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 455053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 455063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 455085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 455105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 456030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 456053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 456063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 456085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 456105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 457030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 457053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 457063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 457085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 457105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 458030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 458053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 458063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 458085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 458105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 459030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 459053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 459063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 459085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 459105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 460030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 460053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 460063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 460085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 460105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 461030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 461053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 461063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 461085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 461105814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 462030814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 462190814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 462213314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 462223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 462245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 462265814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 463230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 463253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 463263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 463285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 463305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 464230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 464253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 464263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 464285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 464305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 465230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 465253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 465263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 465285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 465305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 466230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 466253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 466263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 466285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 466305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 467230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 467253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 467263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 467285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 467305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 468230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 468253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 468263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 468285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 468305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 469230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 469253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 469263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 469285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 469305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 469430814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 470230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 470253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 470263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 470285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 470305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 471230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 471253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 471263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 471285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 471305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 472230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 472253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 472263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 472285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 472305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 473230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 473253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 473263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 473285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 473305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 474230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 474253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 474263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 474285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 474305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 475230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 475253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 475263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 475285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 475305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 476230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 476253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 476263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 476285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 476305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 476830814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 477230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 477253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 477263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 477285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 477305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 478230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 478253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 478263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 478285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 478305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 479230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 479253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 479263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 479285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 479305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 480230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 480253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 480263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 480285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 480305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 481230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 481253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 481263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 481285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 481305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 482230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 482253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 482263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 482285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 482305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 483230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 483253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 483263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 483285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 483305814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 484230814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 484390814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 484413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 484423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 484445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 484465814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 485430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 485453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 485463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 485485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 485505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 486430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 486453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 486463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 486485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 486505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 487430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 487453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 487463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 487485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 487505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 488430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 488453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 488463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 488485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 488505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 489430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 489453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 489463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 489485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 489505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 490430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 490453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 490463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 490485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 490505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 491430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 491453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 491463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 491485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 491505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 491630814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 492430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 492453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 492463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 492485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 492505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 493430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 493453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 493463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 493485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 493505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 494430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 494453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 494463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 494485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 494505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 495430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 495453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 495463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 495485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 495505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 496430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 496453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 496463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 496485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 496505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 497430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 497453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 497463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 497485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 497505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 498430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 498453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 498463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 498485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 498505814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 499030814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 499430814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 499453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 499463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 499485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 499505814.0 ps INFO: Precharge bank   0
# End time: 15:16:40 on Oct 29,2019, Elapsed time: 0:15:50
# Errors: 1, Warnings: 1
