<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_AA64PFR1_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1</h1><p>The ID_AA64PFR1_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Reserved for future expansion of information about implemented PE features in AArch64 state.</p>

      
        <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D10.4.1</span>.</p>
      <h2>Configuration</h2><h2>Attributes</h2>
            <p>ID_AA64PFR1_EL1 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The ID_AA64PFR1_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="12"><a href="#0_63">RES0</a></td><td class="lr" colspan="4"><a href="#MPAM_frac_19">MPAM_frac</a></td><td class="lr" colspan="4"><a href="#RAS_frac_15">RAS_frac</a></td><td class="lr" colspan="4"><a href="#MTE_11">MTE</a></td><td class="lr" colspan="4"><a href="#SSBS_7">SSBS</a></td><td class="lr" colspan="4"><a href="#BT_3">BT</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:20]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="MPAM_frac_19">MPAM_frac, bits [19:16]
                  <div style="font-size:smaller;"><br />From Armv8.6:
                </div></h4>
          
  <p>MPAM Extension fractional field.</p>

        <table class="valuetable"><tr><th>MPAM_frac</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>If <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.MPAM == <span class="binarynumber">0b0000</span>, MPAM Extension not implemented.</p>
<p>If <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.MPAM == <span class="binarynumber">0b0001</span>, MPAM Extension version 1.0 is implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>If <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.MPAM == <span class="binarynumber">0b0000</span>, implements MPAM version 0.1 which is like version 1.1 but reduces support for Secure PARTIDs.</p>
<p>If <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.MPAM == <span class="binarynumber">0b0001</span>, implements MPAM extension version 1.1 and adds support for TIDR bit in MPAM2_EL2 to provide trapping of <a href="AArch64-mpamidr_el1.html">MPAMIDR_EL1</a> when <a href="AArch64-mpamhcr_el2.html">MPAMHCR_EL2</a> is not present.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>

            <h4 id="0_19"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="RAS_frac_15">RAS_frac, bits [15:12]
                  <div style="font-size:smaller;"><br />From Armv8.4:
                </div></h4>
          
  <p>RAS Extension fractional field.</p>

        <table class="valuetable"><tr><th>RAS_frac</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>If <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.RAS == <span class="binarynumber">0b0001</span>, RAS Extension implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>If <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.RAS == <span class="binarynumber">0b0001</span>, as <span class="binarynumber">0b0000</span> and adds support for:</p>
<ul>
<li>Additional ERXMISC&lt;m&gt;_EL1 System registers.
</li><li>Additional System registers <a href="AArch64-erxpfgcdn_el1.html">ERXPFGCDN_EL1</a>, <a href="AArch64-erxpfgctl_el1.html">ERXPFGCTL_EL1</a>, and <a href="AArch64-erxpfgf_el1.html">ERXPFGF_EL1</a>, and the <a href="AArch64-scr_el3.html">SCR_EL3</a>.FIEN and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.FIEN trap controls, to support the optional RAS Common Fault Injection Model Extension.
</li></ul>
<p>Error records accessed through System registers conform to RAS System Architecture v1.1, which includes simplifications to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>, and support for the optional RAS Timestamp and RAS Common Fault Injection Model Extensions.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>This field is valid only if <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.RAS == <span class="binarynumber">0b0001</span>.</p>

            <h4 id="0_15"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="MTE_11">MTE, bits [11:8]
                  <div style="font-size:smaller;"><br />From Armv8.5:
                </div></h4>
          
  <p>Support for the Memory Tagging Extension.</p>

        <table class="valuetable"><tr><th>MTE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Memory Tagging Extension is not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Memory Tagging Extension instructions accessible at EL0 are implemented. Instructions and System Registers defined by the extension not configurably accessible at EL0 are Unallocated and other System Register fields defined by the extension are <span class="arm-defined-word">RES0</span>.</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>Memory Tagging Extension is implemented.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p><span class="xref">ARMv8.5-MemTag</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>When ID_AA64PFR1_EL1.MTE != <span class="binarynumber">0b0010</span>:</p>
<ul>
<li>
<p>All register fields added to existing System registers and Special-purpose registers as part of the extension are <span class="arm-defined-word">RES0</span>, and treated as 0.</p>

</li><li>
<p>The following System registers are <span class="arm-defined-word">UNDEFINED</span>:</p>
<ul>
<li><a href="AArch64-gmid_el1.html">GMID_EL1</a>, <a href="AArch64-gcr_el1.html">GCR_EL1</a>, <a href="AArch64-rgsr_el1.html">RGSR_EL1</a>, <a href="AArch64-tfsre0_el1.html">TFSRE0_EL1</a>, and TFSR_ELx.
</li></ul>

</li><li>
<p>The following System instructions are <span class="arm-defined-word">UNDEFINED</span>:</p>
<ul>
<li><a href="AArch64-dc-cgsw.html">DC CGSW</a>, <a href="AArch64-dc-cigsw.html">DC CIGSW</a>, <a href="AArch64-dc-igsw.html">DC IGSW</a>, <a href="AArch64-dc-cgdsw.html">DC CGDSW</a>, <a href="AArch64-dc-cigsw.html">DC CIGDSW</a>, <a href="AArch64-dc-igdsw.html">DC IGDSW</a>, <a href="AArch64-dc-igvac.html">DC IGVAC</a>, and <a href="AArch64-dc-igdvac.html">DC IGDVAC</a>.
</li></ul>

</li><li>
<p>The following instructions are <span class="arm-defined-word">UNDEFINED</span>:</p>
<ul>
<li><span class="instruction">LDGM</span>, <span class="instruction">STGM</span>, and <span class="instruction">STZGM</span>.
</li></ul>

</li><li>
<p>The Tagged memory type encoding in MAIR_ELx is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>

</li></ul>

            <h4 id="0_11"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="SSBS_7">SSBS, bits [7:4]
                  <div style="font-size:smaller;"><br />From Armv8.5:
                </div></h4>
          
  <p>Speculative Store Bypassing controls in AArch64 state. Defined values are:</p>

        <table class="valuetable"><tr><th>SSBS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>AArch64 provides no mechanism to control the use of Speculative Store Bypassing.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>AArch64 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypass Safe.</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>AArch64 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypassing Safe, and the MSR and MRS instructions to directly read and write the PSTATE.SSBS field</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>

            <h4 id="0_7"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="BT_3">BT, bits [3:0]
                  <div style="font-size:smaller;"><br />From Armv8.5:
                </div></h4>
          
  <p>Branch Target Identification mechanism support in AArch64 state. Defined values are:</p>

        <table class="valuetable"><tr><th>BT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>The Branch Target Identification mechanism is not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>The Branch Target Identification mechanism is implemented.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p><span class="xref">ARMv8.5-BTI</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.5, the only permitted value is <span class="binarynumber">0b0001</span>.</p>

            <h4 id="0_3"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the ID_AA64PFR1_EL1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, ID_AA64PFR1_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0100</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if IsFeatureImplemented("ARMv8.4-IDST") then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return ID_AA64PFR1_EL1;
elsif PSTATE.EL == EL2 then
    return ID_AA64PFR1_EL1;
elsif PSTATE.EL == EL3 then
    return ID_AA64PFR1_EL1;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
