[2025-09-17 09:43:02] START suite=qualcomm_srv trace=srv14_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv14_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2797351 heartbeat IPC: 3.575 cumulative IPC: 3.575 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5367177 heartbeat IPC: 3.891 cumulative IPC: 3.726 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5367177 cumulative IPC: 3.726 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5367177 cumulative IPC: 3.726 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14470869 heartbeat IPC: 1.098 cumulative IPC: 1.098 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23666581 heartbeat IPC: 1.087 cumulative IPC: 1.093 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 32815883 heartbeat IPC: 1.093 cumulative IPC: 1.093 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 42200797 heartbeat IPC: 1.066 cumulative IPC: 1.086 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 51250774 heartbeat IPC: 1.105 cumulative IPC: 1.09 (Simulation time: 00 hr 07 min 15 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 60294805 heartbeat IPC: 1.106 cumulative IPC: 1.092 (Simulation time: 00 hr 08 min 27 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv14_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000012 cycles: 69339193 heartbeat IPC: 1.106 cumulative IPC: 1.094 (Simulation time: 00 hr 09 min 38 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 78441116 heartbeat IPC: 1.099 cumulative IPC: 1.095 (Simulation time: 00 hr 10 min 52 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 87350039 heartbeat IPC: 1.122 cumulative IPC: 1.098 (Simulation time: 00 hr 12 min 02 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 91063514 cumulative IPC: 1.098 (Simulation time: 00 hr 13 min 15 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 91063514 cumulative IPC: 1.098 (Simulation time: 00 hr 13 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv14_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.098 instructions: 100000000 cycles: 91063514
CPU 0 Branch Prediction Accuracy: 92.53% MPKI: 13.49 Average ROB Occupancy at Mispredict: 30.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06634
BRANCH_INDIRECT: 0.3284
BRANCH_CONDITIONAL: 11.86
BRANCH_DIRECT_CALL: 0.3972
BRANCH_INDIRECT_CALL: 0.472
BRANCH_RETURN: 0.3713


====Backend Stall Breakdown====
ROB_STALL: 224421
LQ_STALL: 0
SQ_STALL: 827686


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 107.68075
REPLAY_LOAD: 54.32696
NON_REPLAY_LOAD: 14.831177

== Total ==
ADDR_TRANS: 45872
REPLAY_LOAD: 28413
NON_REPLAY_LOAD: 150136

== Counts ==
ADDR_TRANS: 426
REPLAY_LOAD: 523
NON_REPLAY_LOAD: 10123

cpu0->cpu0_STLB TOTAL        ACCESS:    2079824 HIT:    2051222 MISS:      28602 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2079824 HIT:    2051222 MISS:      28602 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 157.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9617319 HIT:    8660478 MISS:     956841 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7803413 HIT:    6993542 MISS:     809871 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     599811 HIT:     512944 MISS:      86867 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1149174 HIT:    1139591 MISS:       9583 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      64921 HIT:      14401 MISS:      50520 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14933941 HIT:    7537216 MISS:    7396725 MSHR_MERGE:    1808667
cpu0->cpu0_L1I LOAD         ACCESS:   14933941 HIT:    7537216 MISS:    7396725 MSHR_MERGE:    1808667
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.12 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29522699 HIT:   24909166 MISS:    4613533 MSHR_MERGE:    1733446
cpu0->cpu0_L1D LOAD         ACCESS:   16430399 HIT:   13683838 MISS:    2746561 MSHR_MERGE:     531207
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13021315 HIT:   11219384 MISS:    1801931 MSHR_MERGE:    1202119
cpu0->cpu0_L1D TRANSLATION  ACCESS:      70985 HIT:       5944 MISS:      65041 MSHR_MERGE:        120
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.04 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12271992 HIT:   10201402 MISS:    2070590 MSHR_MERGE:    1045303
cpu0->cpu0_ITLB LOAD         ACCESS:   12271992 HIT:   10201402 MISS:    2070590 MSHR_MERGE:    1045303
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.361 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28054688 HIT:   26625604 MISS:    1429084 MSHR_MERGE:     374547
cpu0->cpu0_DTLB LOAD         ACCESS:   28054688 HIT:   26625604 MISS:    1429084 MSHR_MERGE:     374547
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.86 cycles
cpu0->LLC TOTAL        ACCESS:    1085349 HIT:    1000324 MISS:      85025 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     809871 HIT:     749527 MISS:      60344 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      86867 HIT:      79511 MISS:       7356 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     138091 HIT:     137580 MISS:        511 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      50520 HIT:      33706 MISS:      16814 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1400
  ROW_BUFFER_MISS:      83114
  AVG DBUS CONGESTED CYCLE: 4.618
Channel 0 WQ ROW_BUFFER_HIT:       1062
  ROW_BUFFER_MISS:       7941
  FULL:          0
Channel 0 REFRESHES ISSUED:       7588

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       487946       591713        78560         9490
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           26         2271         3648         1891
  STLB miss resolved @ L2C                0          769         3963         6812         4516
  STLB miss resolved @ LLC                0          562         6492        16953        11220
  STLB miss resolved @ MEM                0            2         2234         8699        13024

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193629        44687      1394358       122288          529
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          836          983           78
  STLB miss resolved @ L2C                0          661         3210         1297           25
  STLB miss resolved @ LLC                0           29         2839         2899          102
  STLB miss resolved @ MEM                0            0          505          578          264
[2025-09-17 09:56:17] END   suite=qualcomm_srv trace=srv14_ap (rc=0)
