
SuperCapBike-Firmware-ATMEGA328.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004c  00800100  00002d84  00002e18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002d84  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000005b  0080014c  0080014c  00002e64  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002e64  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00002e94  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001a8  00000000  00000000  00002ed0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000023cb  00000000  00000000  00003078  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e2f  00000000  00000000  00005443  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001d0a  00000000  00000000  00006272  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000674  00000000  00000000  00007f7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c57  00000000  00000000  000085f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000de1  00000000  00000000  00009247  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000118  00000000  00000000  0000a028  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3d 00 	jmp	0x7a	; 0x7a <__ctors_end>
       4:	0c 94 3e 03 	jmp	0x67c	; 0x67c <__vector_1>
       8:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
       c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      10:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      14:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      18:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      1c:	0c 94 e1 09 	jmp	0x13c2	; 0x13c2 <__vector_7>
      20:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      24:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      28:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      2c:	0c 94 bc 0a 	jmp	0x1578	; 0x1578 <__vector_11>
      30:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      34:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      38:	0c 94 46 09 	jmp	0x128c	; 0x128c <__vector_14>
      3c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      40:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      44:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      48:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      4c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      50:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      54:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      58:	0c 94 89 00 	jmp	0x112	; 0x112 <__vector_22>
      5c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      60:	0c 94 29 01 	jmp	0x252	; 0x252 <__vector_24>
      64:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      68:	59 01       	movw	r10, r18
      6a:	77 01       	movw	r14, r14
      6c:	9c 01       	movw	r18, r24
      6e:	c0 01       	movw	r24, r0
      70:	ea 01       	movw	r28, r20
      72:	0d 02       	muls	r16, r29
      74:	4e 02       	muls	r20, r30
      76:	5c 02       	muls	r21, r28
      78:	58 02       	muls	r21, r24

0000007a <__ctors_end>:
      7a:	11 24       	eor	r1, r1
      7c:	1f be       	out	0x3f, r1	; 63
      7e:	cf ef       	ldi	r28, 0xFF	; 255
      80:	d8 e0       	ldi	r29, 0x08	; 8
      82:	de bf       	out	0x3e, r29	; 62
      84:	cd bf       	out	0x3d, r28	; 61

00000086 <__do_copy_data>:
      86:	11 e0       	ldi	r17, 0x01	; 1
      88:	a0 e0       	ldi	r26, 0x00	; 0
      8a:	b1 e0       	ldi	r27, 0x01	; 1
      8c:	e4 e8       	ldi	r30, 0x84	; 132
      8e:	fd e2       	ldi	r31, 0x2D	; 45
      90:	02 c0       	rjmp	.+4      	; 0x96 <__do_copy_data+0x10>
      92:	05 90       	lpm	r0, Z+
      94:	0d 92       	st	X+, r0
      96:	ac 34       	cpi	r26, 0x4C	; 76
      98:	b1 07       	cpc	r27, r17
      9a:	d9 f7       	brne	.-10     	; 0x92 <__do_copy_data+0xc>

0000009c <__do_clear_bss>:
      9c:	21 e0       	ldi	r18, 0x01	; 1
      9e:	ac e4       	ldi	r26, 0x4C	; 76
      a0:	b1 e0       	ldi	r27, 0x01	; 1
      a2:	01 c0       	rjmp	.+2      	; 0xa6 <.do_clear_bss_start>

000000a4 <.do_clear_bss_loop>:
      a4:	1d 92       	st	X+, r1

000000a6 <.do_clear_bss_start>:
      a6:	a7 3a       	cpi	r26, 0xA7	; 167
      a8:	b2 07       	cpc	r27, r18
      aa:	e1 f7       	brne	.-8      	; 0xa4 <.do_clear_bss_loop>
      ac:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <main>
      b0:	0c 94 c0 16 	jmp	0x2d80	; 0x2d80 <_exit>

000000b4 <__bad_interrupt>:
      b4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000b8 <EEPROM_Ready_ERROR>:

 EEPROM_Ready_ERROR:
	
	; Pop EEPROM_READ / EEPROM_WRITE return address

	POP r18
      b8:	2f 91       	pop	r18
	POP r19 
      ba:	3f 91       	pop	r19

	; Note: R18-R27, R30, R31 are call clobbered (no need to preserve their contents).

	LDI R24, 0xFF 	
      bc:	8f ef       	ldi	r24, 0xFF	; 255
	LDI R25, 0xFF ; Returns -1
      be:	9f ef       	ldi	r25, 0xFF	; 255

	RET
      c0:	08 95       	ret

000000c2 <Check_Address>:


Check_Address:

	LDI r18, ATMEGA328_Address_Mask ; Requested address exceeds EEPROM address space
      c2:	2c ef       	ldi	r18, 0xFC	; 252

	AND r18, Address_H
      c4:	29 23       	and	r18, r25

	CPI r18, 0
      c6:	20 30       	cpi	r18, 0x00	; 0

	BRNE EEPROM_Ready_ERROR
      c8:	b9 f7       	brne	.-18     	; 0xb8 <EEPROM_Ready_ERROR>

	RET
      ca:	08 95       	ret

000000cc <EEPROM_Wait>:

EEPROM_Wait:

	IN r18, EECR
      cc:	2f b3       	in	r18, 0x1f	; 31
	SBRC r18, 1
      ce:	21 fd       	sbrc	r18, 1
	RJMP EEPROM_Wait
      d0:	fd cf       	rjmp	.-6      	; 0xcc <EEPROM_Wait>
	RET 
      d2:	08 95       	ret

000000d4 <Check_EEPROM_State>:

Check_EEPROM_State:

	LDS r19, EEPROM_Enabled
      d4:	30 91 4f 01 	lds	r19, 0x014F	; 0x80014f <EEPROM_Enabled>

	CPI r19, 0
      d8:	30 30       	cpi	r19, 0x00	; 0

	BREQ EEPROM_Ready_ERROR
      da:	71 f3       	breq	.-36     	; 0xb8 <EEPROM_Ready_ERROR>

	SBIC EECR, 1 ; Ensure EEPROM is not being written to
      dc:	f9 99       	sbic	0x1f, 1	; 31
	
	RJMP EEPROM_Ready_ERROR
      de:	ec cf       	rjmp	.-40     	; 0xb8 <EEPROM_Ready_ERROR>

	IN r18, SPMCSR
      e0:	27 b7       	in	r18, 0x37	; 55

	SBRC r18, 0 ; Ensure flash is not being written to by the bootloader (not relevent but mind as well for the future)
      e2:	20 fd       	sbrc	r18, 0

	RJMP EEPROM_Ready_ERROR
      e4:	e9 cf       	rjmp	.-46     	; 0xb8 <EEPROM_Ready_ERROR>

	RJMP Check_Address
      e6:	ed cf       	rjmp	.-38     	; 0xc2 <Check_Address>

000000e8 <EEPROM_Read>:

EEPROM_Read:
	
	RCALL Check_EEPROM_State
      e8:	f5 df       	rcall	.-22     	; 0xd4 <Check_EEPROM_State>

	; valid EEPROM read request

	OUT EEARH, Address_H
      ea:	92 bd       	out	0x22, r25	; 34

	OUT EEARL, Address_L
      ec:	81 bd       	out	0x21, r24	; 33

	; SBI EECR, 3 ; Enable EEPROM interrupts

	CLI ; Disable global interrupt bit
      ee:	f8 94       	cli

	SBI EECR, 0 ; Set read bit
      f0:	f8 9a       	sbi	0x1f, 0	; 31

	; Reads the EEPROM...

	IN EEPROM_Data, EEDR
      f2:	60 b5       	in	r22, 0x20	; 32

	SEI ; Enable interrupts
      f4:	78 94       	sei

	MOV r24, EEPROM_Data 
      f6:	86 2f       	mov	r24, r22
	
	ldi r25, 0 ; return EEDR, EEPROM read successful
      f8:	90 e0       	ldi	r25, 0x00	; 0

	RET
      fa:	08 95       	ret

000000fc <EEPROM_Write>:
			
EEPROM_Write:

	RCALL Check_EEPROM_State
      fc:	eb df       	rcall	.-42     	; 0xd4 <Check_EEPROM_State>

	; valid EEPROM write request

	OUT EEARH, Address_H
      fe:	92 bd       	out	0x22, r25	; 34

	OUT EEARL, Address_L
     100:	81 bd       	out	0x21, r24	; 33

	OUT EEDR, EEPROM_Data
     102:	60 bd       	out	0x20, r22	; 32

	; SBI EECR, 3 ; Enable EEPROM interrupts
	
	CLI 
     104:	f8 94       	cli

	SBI EECR, 2; Set EEPROM master write enable
     106:	fa 9a       	sbi	0x1f, 2	; 31

	SBI EECR, 1 ; Write to EEPROM
     108:	f9 9a       	sbi	0x1f, 1	; 31
	
	; Writes to the EEPROM...

	SEI 
     10a:	78 94       	sei

	RCALL EEPROM_Wait
     10c:	df df       	rcall	.-66     	; 0xcc <EEPROM_Wait>

	ldi r25, 1 ; return 1, EEPROM write successful
     10e:	91 e0       	ldi	r25, 0x01	; 1

	RET
     110:	08 95       	ret

00000112 <__vector_22>:

volatile bool EEPROM_Ready = false; // Not used
volatile uint16_t EEPROM_Address = 0;
volatile bool EEPROM_Enabled = false;

ISR(EE_READY_vect){ // Not used
     112:	1f 92       	push	r1
     114:	0f 92       	push	r0
     116:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
     11a:	0f 92       	push	r0
     11c:	11 24       	eor	r1, r1
     11e:	8f 93       	push	r24
     120:	cf 93       	push	r28
     122:	df 93       	push	r29
     124:	cd b7       	in	r28, 0x3d	; 61
     126:	de b7       	in	r29, 0x3e	; 62
	
	EEPROM_Ready = true;
     128:	81 e0       	ldi	r24, 0x01	; 1
     12a:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__data_end>
		
     12e:	00 00       	nop
     130:	df 91       	pop	r29
     132:	cf 91       	pop	r28
     134:	8f 91       	pop	r24
     136:	0f 90       	pop	r0
     138:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
     13c:	0f 90       	pop	r0
     13e:	1f 90       	pop	r1
     140:	18 95       	reti

00000142 <Log_Error>:
#include "../Headers/Includes.h"
#include "../Headers/I2C.h"
#include "../Headers/Dynamic_Ring_Buffer.h"
#include "../Headers/EEPROM.h"

void Log_Error(Error_Log* Error){
     142:	cf 93       	push	r28
     144:	df 93       	push	r29
     146:	00 d0       	rcall	.+0      	; 0x148 <Log_Error+0x6>
     148:	00 d0       	rcall	.+0      	; 0x14a <Log_Error+0x8>
     14a:	00 d0       	rcall	.+0      	; 0x14c <Log_Error+0xa>
     14c:	cd b7       	in	r28, 0x3d	; 61
     14e:	de b7       	in	r29, 0x3e	; 62
     150:	9e 83       	std	Y+6, r25	; 0x06
     152:	8d 83       	std	Y+5, r24	; 0x05
	
	for(int8_t i = 7; i >= 0; i--){ // Big endian, MSB first.
     154:	87 e0       	ldi	r24, 0x07	; 7
     156:	89 83       	std	Y+1, r24	; 0x01
     158:	2e c0       	rjmp	.+92     	; 0x1b6 <Log_Error+0x74>
		
		while(!EEPROM_Ready);
     15a:	00 00       	nop
     15c:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <__data_end>
     160:	88 23       	and	r24, r24
     162:	e1 f3       	breq	.-8      	; 0x15c <Log_Error+0x1a>
		
		if(Error->Message[i] == '\0') break;
     164:	89 81       	ldd	r24, Y+1	; 0x01
     166:	08 2e       	mov	r0, r24
     168:	00 0c       	add	r0, r0
     16a:	99 0b       	sbc	r25, r25
     16c:	2d 81       	ldd	r18, Y+5	; 0x05
     16e:	3e 81       	ldd	r19, Y+6	; 0x06
     170:	82 0f       	add	r24, r18
     172:	93 1f       	adc	r25, r19
     174:	fc 01       	movw	r30, r24
     176:	80 81       	ld	r24, Z
     178:	88 23       	and	r24, r24
     17a:	09 f1       	breq	.+66     	; 0x1be <Log_Error+0x7c>
		
		EEPROM_Write(EEPROM_Address, Error->Message[i]);
     17c:	89 81       	ldd	r24, Y+1	; 0x01
     17e:	08 2e       	mov	r0, r24
     180:	00 0c       	add	r0, r0
     182:	99 0b       	sbc	r25, r25
     184:	2d 81       	ldd	r18, Y+5	; 0x05
     186:	3e 81       	ldd	r19, Y+6	; 0x06
     188:	82 0f       	add	r24, r18
     18a:	93 1f       	adc	r25, r19
     18c:	fc 01       	movw	r30, r24
     18e:	20 81       	ld	r18, Z
     190:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <EEPROM_Address>
     194:	90 91 4e 01 	lds	r25, 0x014E	; 0x80014e <EEPROM_Address+0x1>
     198:	62 2f       	mov	r22, r18
     19a:	0e 94 7e 00 	call	0xfc	; 0xfc <EEPROM_Write>
		EEPROM_Address++;
     19e:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <EEPROM_Address>
     1a2:	90 91 4e 01 	lds	r25, 0x014E	; 0x80014e <EEPROM_Address+0x1>
     1a6:	01 96       	adiw	r24, 0x01	; 1
     1a8:	90 93 4e 01 	sts	0x014E, r25	; 0x80014e <EEPROM_Address+0x1>
     1ac:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <EEPROM_Address>
#include "../Headers/Dynamic_Ring_Buffer.h"
#include "../Headers/EEPROM.h"

void Log_Error(Error_Log* Error){
	
	for(int8_t i = 7; i >= 0; i--){ // Big endian, MSB first.
     1b0:	89 81       	ldd	r24, Y+1	; 0x01
     1b2:	81 50       	subi	r24, 0x01	; 1
     1b4:	89 83       	std	Y+1, r24	; 0x01
     1b6:	89 81       	ldd	r24, Y+1	; 0x01
     1b8:	88 23       	and	r24, r24
     1ba:	7c f6       	brge	.-98     	; 0x15a <Log_Error+0x18>
     1bc:	01 c0       	rjmp	.+2      	; 0x1c0 <Log_Error+0x7e>
		
		while(!EEPROM_Ready);
		
		if(Error->Message[i] == '\0') break;
     1be:	00 00       	nop
		EEPROM_Write(EEPROM_Address, Error->Message[i]);
		EEPROM_Address++;
		
	}
	
	uint8_t* Time_Ptr = (uint8_t*)&(Error->Time);
     1c0:	8d 81       	ldd	r24, Y+5	; 0x05
     1c2:	9e 81       	ldd	r25, Y+6	; 0x06
     1c4:	08 96       	adiw	r24, 0x08	; 8
     1c6:	9c 83       	std	Y+4, r25	; 0x04
     1c8:	8b 83       	std	Y+3, r24	; 0x03
	
	for(int8_t i = 7; i >= 0; i--){
     1ca:	87 e0       	ldi	r24, 0x07	; 7
     1cc:	8a 83       	std	Y+2, r24	; 0x02
     1ce:	22 c0       	rjmp	.+68     	; 0x214 <Log_Error+0xd2>
		
		while(!EEPROM_Ready);
     1d0:	00 00       	nop
     1d2:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <__data_end>
     1d6:	88 23       	and	r24, r24
     1d8:	e1 f3       	breq	.-8      	; 0x1d2 <Log_Error+0x90>
		EEPROM_Write(EEPROM_Address, Time_Ptr[i]);
     1da:	8a 81       	ldd	r24, Y+2	; 0x02
     1dc:	08 2e       	mov	r0, r24
     1de:	00 0c       	add	r0, r0
     1e0:	99 0b       	sbc	r25, r25
     1e2:	2b 81       	ldd	r18, Y+3	; 0x03
     1e4:	3c 81       	ldd	r19, Y+4	; 0x04
     1e6:	82 0f       	add	r24, r18
     1e8:	93 1f       	adc	r25, r19
     1ea:	fc 01       	movw	r30, r24
     1ec:	20 81       	ld	r18, Z
     1ee:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <EEPROM_Address>
     1f2:	90 91 4e 01 	lds	r25, 0x014E	; 0x80014e <EEPROM_Address+0x1>
     1f6:	62 2f       	mov	r22, r18
     1f8:	0e 94 7e 00 	call	0xfc	; 0xfc <EEPROM_Write>
		EEPROM_Address++;
     1fc:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <EEPROM_Address>
     200:	90 91 4e 01 	lds	r25, 0x014E	; 0x80014e <EEPROM_Address+0x1>
     204:	01 96       	adiw	r24, 0x01	; 1
     206:	90 93 4e 01 	sts	0x014E, r25	; 0x80014e <EEPROM_Address+0x1>
     20a:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <EEPROM_Address>
		
	}
	
	uint8_t* Time_Ptr = (uint8_t*)&(Error->Time);
	
	for(int8_t i = 7; i >= 0; i--){
     20e:	8a 81       	ldd	r24, Y+2	; 0x02
     210:	81 50       	subi	r24, 0x01	; 1
     212:	8a 83       	std	Y+2, r24	; 0x02
     214:	8a 81       	ldd	r24, Y+2	; 0x02
     216:	88 23       	and	r24, r24
     218:	dc f6       	brge	.-74     	; 0x1d0 <Log_Error+0x8e>
		EEPROM_Write(EEPROM_Address, Time_Ptr[i]);
		EEPROM_Address++;
		
	}
	
	TWI_Add_W_To_Queue(p_TWI_Buffer, MCP23017_Address, 0x00, 0b11101111);
     21a:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <p_TWI_Buffer>
     21e:	90 91 9e 01 	lds	r25, 0x019E	; 0x80019e <p_TWI_Buffer+0x1>
     222:	2f ee       	ldi	r18, 0xEF	; 239
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	60 e2       	ldi	r22, 0x20	; 32
     228:	0e 94 23 08 	call	0x1046	; 0x1046 <TWI_Add_W_To_Queue>
	TWI_Add_W_To_Queue(p_TWI_Buffer, MCP23017_Address, 0x14, 0b00010000); // Turn on fault led
     22c:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <p_TWI_Buffer>
     230:	90 91 9e 01 	lds	r25, 0x019E	; 0x80019e <p_TWI_Buffer+0x1>
     234:	20 e1       	ldi	r18, 0x10	; 16
     236:	44 e1       	ldi	r20, 0x14	; 20
     238:	60 e2       	ldi	r22, 0x20	; 32
     23a:	0e 94 23 08 	call	0x1046	; 0x1046 <TWI_Add_W_To_Queue>
		
     23e:	00 00       	nop
     240:	26 96       	adiw	r28, 0x06	; 6
     242:	0f b6       	in	r0, 0x3f	; 63
     244:	f8 94       	cli
     246:	de bf       	out	0x3e, r29	; 62
     248:	0f be       	out	0x3f, r0	; 63
     24a:	cd bf       	out	0x3d, r28	; 61
     24c:	df 91       	pop	r29
     24e:	cf 91       	pop	r28
     250:	08 95       	ret

00000252 <__vector_24>:

volatile TWI_States Next_I2C_State = TWI_IDLE;

volatile TWI_Status I2C_Status = TWI_OK; // Useful for debugging and checking I suppose

ISR(TWI_vect){
     252:	1f 92       	push	r1
     254:	0f 92       	push	r0
     256:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
     25a:	0f 92       	push	r0
     25c:	11 24       	eor	r1, r1
     25e:	2f 93       	push	r18
     260:	3f 93       	push	r19
     262:	4f 93       	push	r20
     264:	5f 93       	push	r21
     266:	6f 93       	push	r22
     268:	7f 93       	push	r23
     26a:	8f 93       	push	r24
     26c:	9f 93       	push	r25
     26e:	af 93       	push	r26
     270:	bf 93       	push	r27
     272:	ef 93       	push	r30
     274:	ff 93       	push	r31
     276:	cf 93       	push	r28
     278:	df 93       	push	r29
     27a:	1f 92       	push	r1
     27c:	cd b7       	in	r28, 0x3d	; 61
     27e:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t Transmit_Code = (1 << TWINT) | (1 << TWEN) | (1 << TWIE); // Clear the interrupt flag, enable TWI and TWI interrupts
     280:	85 e8       	ldi	r24, 0x85	; 133
     282:	89 83       	std	Y+1, r24	; 0x01
	
	switch(Next_I2C_State){
     284:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Next_I2C_State>
     288:	88 2f       	mov	r24, r24
     28a:	90 e0       	ldi	r25, 0x00	; 0
     28c:	09 2e       	mov	r0, r25
     28e:	00 0c       	add	r0, r0
     290:	aa 0b       	sbc	r26, r26
     292:	bb 0b       	sbc	r27, r27
     294:	40 e0       	ldi	r20, 0x00	; 0
     296:	50 e0       	ldi	r21, 0x00	; 0
     298:	28 e0       	ldi	r18, 0x08	; 8
     29a:	30 e0       	ldi	r19, 0x00	; 0
     29c:	84 1b       	sub	r24, r20
     29e:	95 0b       	sbc	r25, r21
     2a0:	28 17       	cp	r18, r24
     2a2:	39 07       	cpc	r19, r25
     2a4:	08 f4       	brcc	.+2      	; 0x2a8 <__vector_24+0x56>
     2a6:	0b c1       	rjmp	.+534    	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
     2a8:	8c 5c       	subi	r24, 0xCC	; 204
     2aa:	9f 4f       	sbci	r25, 0xFF	; 255
     2ac:	fc 01       	movw	r30, r24
     2ae:	0c 94 71 13 	jmp	0x26e2	; 0x26e2 <__tablejump2__>
		
		case TWI_REPEATED_START:
		
			switch(TWSR_Status){
     2b2:	89 eb       	ldi	r24, 0xB9	; 185
     2b4:	90 e0       	ldi	r25, 0x00	; 0
     2b6:	fc 01       	movw	r30, r24
     2b8:	80 81       	ld	r24, Z
     2ba:	88 2f       	mov	r24, r24
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	88 7f       	andi	r24, 0xF8	; 248
     2c0:	99 27       	eor	r25, r25
     2c2:	88 97       	sbiw	r24, 0x28	; 40
     2c4:	71 f4       	brne	.+28     	; 0x2e2 <__vector_24+0x90>
				
				case WRITE_DATA_ACK:
					
					Next_I2C_State = TWI_ADDRESS_READ;
     2c6:	81 e0       	ldi	r24, 0x01	; 1
     2c8:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>
				
					break;
     2cc:	00 00       	nop
					I2C_Status = TWI_FAULT;
					return;
				
			}

			TWCR = Transmit_Code | (1 << TWSTA);
     2ce:	8c eb       	ldi	r24, 0xBC	; 188
     2d0:	90 e0       	ldi	r25, 0x00	; 0
     2d2:	29 81       	ldd	r18, Y+1	; 0x01
     2d4:	20 62       	ori	r18, 0x20	; 32
     2d6:	fc 01       	movw	r30, r24
     2d8:	20 83       	st	Z, r18
			
			I2C_Status = TWI_OK;
     2da:	81 e0       	ldi	r24, 0x01	; 1
     2dc:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <I2C_Status>
			return;
     2e0:	ee c0       	rjmp	.+476    	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
				
					break;
				
				default:
				
					Next_I2C_State = TWI_STOP;
     2e2:	86 e0       	ldi	r24, 0x06	; 6
     2e4:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>
					
					I2C_Status = TWI_FAULT;
     2e8:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <I2C_Status>
					return;
     2ec:	e8 c0       	rjmp	.+464    	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
			I2C_Status = TWI_OK;
			return;
		
		case TWI_ADDRESS_READ:
		
			switch(TWSR_Status){
     2ee:	89 eb       	ldi	r24, 0xB9	; 185
     2f0:	90 e0       	ldi	r25, 0x00	; 0
     2f2:	fc 01       	movw	r30, r24
     2f4:	80 81       	ld	r24, Z
     2f6:	88 2f       	mov	r24, r24
     2f8:	90 e0       	ldi	r25, 0x00	; 0
     2fa:	88 7f       	andi	r24, 0xF8	; 248
     2fc:	99 27       	eor	r25, r25
     2fe:	40 97       	sbiw	r24, 0x10	; 16
     300:	a9 f4       	brne	.+42     	; 0x32c <__vector_24+0xda>
				
				case REPEATED_START:
				
					Next_I2C_State = TWI_READING;
     302:	85 e0       	ldi	r24, 0x05	; 5
     304:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>
					break;
     308:	00 00       	nop
					return;
					
			}
			
			
			TWDR = (I2C_Data.Device_Address << 1) + 1;
     30a:	8b eb       	ldi	r24, 0xBB	; 187
     30c:	90 e0       	ldi	r25, 0x00	; 0
     30e:	20 91 50 01 	lds	r18, 0x0150	; 0x800150 <I2C_Data>
     312:	22 0f       	add	r18, r18
     314:	2f 5f       	subi	r18, 0xFF	; 255
     316:	fc 01       	movw	r30, r24
     318:	20 83       	st	Z, r18
			TWCR = Transmit_Code;
     31a:	8c eb       	ldi	r24, 0xBC	; 188
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	29 81       	ldd	r18, Y+1	; 0x01
     320:	fc 01       	movw	r30, r24
     322:	20 83       	st	Z, r18
			
			I2C_Status = TWI_OK;
     324:	81 e0       	ldi	r24, 0x01	; 1
     326:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <I2C_Status>
			return;
     32a:	c9 c0       	rjmp	.+402    	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
					break;
				
				
				default:
				
					Next_I2C_State = TWI_STOP;
     32c:	86 e0       	ldi	r24, 0x06	; 6
     32e:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>
					
					I2C_Status = TWI_FAULT;
     332:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <I2C_Status>
					return;
     336:	c3 c0       	rjmp	.+390    	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
			I2C_Status = TWI_OK;
			return;
		
		case TWI_ADDRESS_WRITE:
		
			switch(TWSR_Status){
     338:	89 eb       	ldi	r24, 0xB9	; 185
     33a:	90 e0       	ldi	r25, 0x00	; 0
     33c:	fc 01       	movw	r30, r24
     33e:	80 81       	ld	r24, Z
     340:	88 2f       	mov	r24, r24
     342:	90 e0       	ldi	r25, 0x00	; 0
     344:	88 7f       	andi	r24, 0xF8	; 248
     346:	99 27       	eor	r25, r25
     348:	08 97       	sbiw	r24, 0x08	; 8
     34a:	a1 f4       	brne	.+40     	; 0x374 <__vector_24+0x122>
				
				case START:
				
					Next_I2C_State = TWI_ADDRESS_REGISTER;
     34c:	83 e0       	ldi	r24, 0x03	; 3
     34e:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>
					break;
     352:	00 00       	nop
				
					I2C_Status = TWI_FAULT;
					return;
			}

			TWDR = (I2C_Data.Device_Address << 1);
     354:	8b eb       	ldi	r24, 0xBB	; 187
     356:	90 e0       	ldi	r25, 0x00	; 0
     358:	20 91 50 01 	lds	r18, 0x0150	; 0x800150 <I2C_Data>
     35c:	22 0f       	add	r18, r18
     35e:	fc 01       	movw	r30, r24
     360:	20 83       	st	Z, r18
			TWCR = Transmit_Code;
     362:	8c eb       	ldi	r24, 0xBC	; 188
     364:	90 e0       	ldi	r25, 0x00	; 0
     366:	29 81       	ldd	r18, Y+1	; 0x01
     368:	fc 01       	movw	r30, r24
     36a:	20 83       	st	Z, r18

			
			I2C_Status = TWI_OK;
     36c:	81 e0       	ldi	r24, 0x01	; 1
     36e:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <I2C_Status>
			return;
     372:	a5 c0       	rjmp	.+330    	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
					Next_I2C_State = TWI_ADDRESS_REGISTER;
					break;
				
				default:
				
					Next_I2C_State = TWI_STOP;
     374:	86 e0       	ldi	r24, 0x06	; 6
     376:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>
				
					I2C_Status = TWI_FAULT;
     37a:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <I2C_Status>
					return;
     37e:	9f c0       	rjmp	.+318    	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
			I2C_Status = TWI_OK;
			return;
		
		case TWI_ADDRESS_REGISTER:
		
			switch(TWSR_Status){
     380:	89 eb       	ldi	r24, 0xB9	; 185
     382:	90 e0       	ldi	r25, 0x00	; 0
     384:	fc 01       	movw	r30, r24
     386:	80 81       	ld	r24, Z
     388:	88 2f       	mov	r24, r24
     38a:	90 e0       	ldi	r25, 0x00	; 0
     38c:	88 7f       	andi	r24, 0xF8	; 248
     38e:	99 27       	eor	r25, r25
     390:	48 97       	sbiw	r24, 0x18	; 24
     392:	59 f4       	brne	.+22     	; 0x3aa <__vector_24+0x158>

				case WRITE_ADDRESS_ACK: // Same code for sending device address and register address

					if (I2C_Data.Mode == READING_MODE){
     394:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <I2C_Data+0x2>
     398:	88 23       	and	r24, r24
     39a:	19 f4       	brne	.+6      	; 0x3a2 <__vector_24+0x150>
				
						Next_I2C_State = TWI_REPEATED_START;
     39c:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <Next_I2C_State>
				
						Next_I2C_State = TWI_WRITING;
				
					}
			
					break;
     3a0:	0a c0       	rjmp	.+20     	; 0x3b6 <__vector_24+0x164>
				
						Next_I2C_State = TWI_REPEATED_START;
				
					}else{
				
						Next_I2C_State = TWI_WRITING;
     3a2:	84 e0       	ldi	r24, 0x04	; 4
     3a4:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>
				
					}
			
					break;
     3a8:	06 c0       	rjmp	.+12     	; 0x3b6 <__vector_24+0x164>

				default:
			
					Next_I2C_State = TWI_STOP;
     3aa:	86 e0       	ldi	r24, 0x06	; 6
     3ac:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>
			
					I2C_Status = TWI_FAULT;
     3b0:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <I2C_Status>
					return;
     3b4:	84 c0       	rjmp	.+264    	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
				
			}
		
			TWDR = I2C_Data.Register_Address;
     3b6:	8b eb       	ldi	r24, 0xBB	; 187
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	20 91 51 01 	lds	r18, 0x0151	; 0x800151 <I2C_Data+0x1>
     3be:	fc 01       	movw	r30, r24
     3c0:	20 83       	st	Z, r18
			TWCR = Transmit_Code;
     3c2:	8c eb       	ldi	r24, 0xBC	; 188
     3c4:	90 e0       	ldi	r25, 0x00	; 0
     3c6:	29 81       	ldd	r18, Y+1	; 0x01
     3c8:	fc 01       	movw	r30, r24
     3ca:	20 83       	st	Z, r18
		
			I2C_Status = TWI_OK;
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <I2C_Status>
			return;
     3d2:	75 c0       	rjmp	.+234    	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
		
		case TWI_WRITING:
		
			switch(TWSR_Status){
     3d4:	89 eb       	ldi	r24, 0xB9	; 185
     3d6:	90 e0       	ldi	r25, 0x00	; 0
     3d8:	fc 01       	movw	r30, r24
     3da:	80 81       	ld	r24, Z
     3dc:	88 2f       	mov	r24, r24
     3de:	90 e0       	ldi	r25, 0x00	; 0
     3e0:	88 7f       	andi	r24, 0xF8	; 248
     3e2:	99 27       	eor	r25, r25
     3e4:	88 97       	sbiw	r24, 0x28	; 40
     3e6:	99 f4       	brne	.+38     	; 0x40e <__EEPROM_REGION_LENGTH__+0xe>
			
				case WRITE_DATA_ACK: // Same code for sending device address and register address
			
					Next_I2C_State = TWI_STOP;
     3e8:	86 e0       	ldi	r24, 0x06	; 6
     3ea:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>
					break;
     3ee:	00 00       	nop
					I2C_Status = TWI_FAULT;
					return;
			
			}
		
			TWDR = I2C_Data.Data;
     3f0:	8b eb       	ldi	r24, 0xBB	; 187
     3f2:	90 e0       	ldi	r25, 0x00	; 0
     3f4:	20 91 53 01 	lds	r18, 0x0153	; 0x800153 <I2C_Data+0x3>
     3f8:	fc 01       	movw	r30, r24
     3fa:	20 83       	st	Z, r18
			TWCR = Transmit_Code;
     3fc:	8c eb       	ldi	r24, 0xBC	; 188
     3fe:	90 e0       	ldi	r25, 0x00	; 0
     400:	29 81       	ldd	r18, Y+1	; 0x01
     402:	fc 01       	movw	r30, r24
     404:	20 83       	st	Z, r18
		
			I2C_Status = TWI_OK;
     406:	81 e0       	ldi	r24, 0x01	; 1
     408:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <I2C_Status>
			return;
     40c:	58 c0       	rjmp	.+176    	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
					Next_I2C_State = TWI_STOP;
					break;
			
				default:
			
					Next_I2C_State = TWI_STOP;
     40e:	86 e0       	ldi	r24, 0x06	; 6
     410:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>
			
					I2C_Status = TWI_FAULT;
     414:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <I2C_Status>
					return;
     418:	52 c0       	rjmp	.+164    	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
			I2C_Status = TWI_OK;
			return;
		
		case TWI_READING:
		
			switch(TWSR_Status){
     41a:	89 eb       	ldi	r24, 0xB9	; 185
     41c:	90 e0       	ldi	r25, 0x00	; 0
     41e:	fc 01       	movw	r30, r24
     420:	80 81       	ld	r24, Z
     422:	88 2f       	mov	r24, r24
     424:	90 e0       	ldi	r25, 0x00	; 0
     426:	88 7f       	andi	r24, 0xF8	; 248
     428:	99 27       	eor	r25, r25
     42a:	80 34       	cpi	r24, 0x40	; 64
     42c:	91 05       	cpc	r25, r1
     42e:	21 f0       	breq	.+8      	; 0x438 <__EEPROM_REGION_LENGTH__+0x38>
     430:	88 35       	cpi	r24, 0x58	; 88
     432:	91 05       	cpc	r25, r1
     434:	51 f0       	breq	.+20     	; 0x44a <__EEPROM_REGION_LENGTH__+0x4a>
     436:	2c c0       	rjmp	.+88     	; 0x490 <__EEPROM_REGION_LENGTH__+0x90>
			
				case READ_ADDRESS_ACK:
			
					TWCR = Transmit_Code; // Ready to receive the 1 byte
     438:	8c eb       	ldi	r24, 0xBC	; 188
     43a:	90 e0       	ldi	r25, 0x00	; 0
     43c:	29 81       	ldd	r18, Y+1	; 0x01
     43e:	fc 01       	movw	r30, r24
     440:	20 83       	st	Z, r18
			
					I2C_Status = TWI_OK;
     442:	81 e0       	ldi	r24, 0x01	; 1
     444:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <I2C_Status>
					return;
     448:	3a c0       	rjmp	.+116    	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
			
				case BYTE_RECEIVED:
			
					*(I2C_Data.Data_Out) = TWDR;
     44a:	80 91 54 01 	lds	r24, 0x0154	; 0x800154 <I2C_Data+0x4>
     44e:	90 91 55 01 	lds	r25, 0x0155	; 0x800155 <I2C_Data+0x5>
     452:	2b eb       	ldi	r18, 0xBB	; 187
     454:	30 e0       	ldi	r19, 0x00	; 0
     456:	f9 01       	movw	r30, r18
     458:	20 81       	ld	r18, Z
     45a:	fc 01       	movw	r30, r24
     45c:	20 83       	st	Z, r18
			
					//Next_I2C_State = TWI_STOP;
					
					I2C_Status = TWI_OK;
     45e:	81 e0       	ldi	r24, 0x01	; 1
     460:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <I2C_Status>
					
					if(I2C_Data.Callback != NULL){
     464:	80 91 56 01 	lds	r24, 0x0156	; 0x800156 <I2C_Data+0x6>
     468:	90 91 57 01 	lds	r25, 0x0157	; 0x800157 <I2C_Data+0x7>
     46c:	89 2b       	or	r24, r25
     46e:	31 f0       	breq	.+12     	; 0x47c <__EEPROM_REGION_LENGTH__+0x7c>
						I2C_Data.Callback();
     470:	80 91 56 01 	lds	r24, 0x0156	; 0x800156 <I2C_Data+0x6>
     474:	90 91 57 01 	lds	r25, 0x0157	; 0x800157 <I2C_Data+0x7>
     478:	fc 01       	movw	r30, r24
     47a:	09 95       	icall
					}	
					
					TWCR = Transmit_Code | (1 << TWSTO);
     47c:	8c eb       	ldi	r24, 0xBC	; 188
     47e:	90 e0       	ldi	r25, 0x00	; 0
     480:	29 81       	ldd	r18, Y+1	; 0x01
     482:	20 61       	ori	r18, 0x10	; 16
     484:	fc 01       	movw	r30, r24
     486:	20 83       	st	Z, r18
					Next_I2C_State = TWI_IDLE;
     488:	88 e0       	ldi	r24, 0x08	; 8
     48a:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>
					
					return;
     48e:	17 c0       	rjmp	.+46     	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
					
				default:
			
					Next_I2C_State = TWI_STOP;
     490:	86 e0       	ldi	r24, 0x06	; 6
     492:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>

					I2C_Status = TWI_FAULT;
     496:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <I2C_Status>
					return;
     49a:	11 c0       	rjmp	.+34     	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
		
			break; // Just for correctness
		
		case TWI_STOP:
		
			TWCR = Transmit_Code | (1 << TWSTO); 
     49c:	8c eb       	ldi	r24, 0xBC	; 188
     49e:	90 e0       	ldi	r25, 0x00	; 0
     4a0:	29 81       	ldd	r18, Y+1	; 0x01
     4a2:	20 61       	ori	r18, 0x10	; 16
     4a4:	fc 01       	movw	r30, r24
     4a6:	20 83       	st	Z, r18
			Next_I2C_State = TWI_IDLE;
     4a8:	88 e0       	ldi	r24, 0x08	; 8
     4aa:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>
			
			break;
     4ae:	07 c0       	rjmp	.+14     	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
		
		case TWI_IDLE:
			
			I2C_Status = TWI_OK;
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <I2C_Status>
			return;
     4b6:	03 c0       	rjmp	.+6      	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
		
		case TWI_TIMEOUT:
		
			I2C_Status = TWI_FAULT;
     4b8:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <I2C_Status>
			return;
     4bc:	00 00       	nop

	}

	
}
     4be:	0f 90       	pop	r0
     4c0:	df 91       	pop	r29
     4c2:	cf 91       	pop	r28
     4c4:	ff 91       	pop	r31
     4c6:	ef 91       	pop	r30
     4c8:	bf 91       	pop	r27
     4ca:	af 91       	pop	r26
     4cc:	9f 91       	pop	r25
     4ce:	8f 91       	pop	r24
     4d0:	7f 91       	pop	r23
     4d2:	6f 91       	pop	r22
     4d4:	5f 91       	pop	r21
     4d6:	4f 91       	pop	r20
     4d8:	3f 91       	pop	r19
     4da:	2f 91       	pop	r18
     4dc:	0f 90       	pop	r0
     4de:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
     4e2:	0f 90       	pop	r0
     4e4:	1f 90       	pop	r1
     4e6:	18 95       	reti

000004e8 <Start_TWI>:

void Start_TWI(void){
     4e8:	cf 93       	push	r28
     4ea:	df 93       	push	r29
     4ec:	cd b7       	in	r28, 0x3d	; 61
     4ee:	de b7       	in	r29, 0x3e	; 62
	
	TWSR = 0x00;
     4f0:	89 eb       	ldi	r24, 0xB9	; 185
     4f2:	90 e0       	ldi	r25, 0x00	; 0
     4f4:	fc 01       	movw	r30, r24
     4f6:	10 82       	st	Z, r1
	TWBR = 39; // 12 = 400 kHz SCL frequency at F_CLK = 16MHZ, 17 at F_CLK = 20MHz 0 = 1.25Mhz @ F_CLK = 20MHz
     4f8:	88 eb       	ldi	r24, 0xB8	; 184
     4fa:	90 e0       	ldi	r25, 0x00	; 0
     4fc:	27 e2       	ldi	r18, 0x27	; 39
     4fe:	fc 01       	movw	r30, r24
     500:	20 83       	st	Z, r18
		
	Next_I2C_State = TWI_ADDRESS_WRITE;
     502:	82 e0       	ldi	r24, 0x02	; 2
     504:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Next_I2C_State>
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE) | (1 << TWSTA); // Send start
     508:	8c eb       	ldi	r24, 0xBC	; 188
     50a:	90 e0       	ldi	r25, 0x00	; 0
     50c:	25 ea       	ldi	r18, 0xA5	; 165
     50e:	fc 01       	movw	r30, r24
     510:	20 83       	st	Z, r18
	
}
     512:	00 00       	nop
     514:	df 91       	pop	r29
     516:	cf 91       	pop	r28
     518:	08 95       	ret

0000051a <TWI_Write>:


TWI_Status TWI_Write(uint8_t Device_Address, uint8_t Register_Address, uint8_t Data){
     51a:	cf 93       	push	r28
     51c:	df 93       	push	r29
     51e:	00 d0       	rcall	.+0      	; 0x520 <TWI_Write+0x6>
     520:	1f 92       	push	r1
     522:	cd b7       	in	r28, 0x3d	; 61
     524:	de b7       	in	r29, 0x3e	; 62
     526:	89 83       	std	Y+1, r24	; 0x01
     528:	6a 83       	std	Y+2, r22	; 0x02
     52a:	4b 83       	std	Y+3, r20	; 0x03
	
	//while(Next_I2C_State != TWI_IDLE);
	
	I2C_Data.Device_Address = Device_Address;
     52c:	89 81       	ldd	r24, Y+1	; 0x01
     52e:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <I2C_Data>
	I2C_Data.Register_Address = Register_Address;
     532:	8a 81       	ldd	r24, Y+2	; 0x02
     534:	80 93 51 01 	sts	0x0151, r24	; 0x800151 <I2C_Data+0x1>
	I2C_Data.Data = Data;
     538:	8b 81       	ldd	r24, Y+3	; 0x03
     53a:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <I2C_Data+0x3>
	
	I2C_Data.Mode = WRITING_MODE;
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	80 93 52 01 	sts	0x0152, r24	; 0x800152 <I2C_Data+0x2>
	
	Start_TWI();
     544:	0e 94 74 02 	call	0x4e8	; 0x4e8 <Start_TWI>
	
	return TWI_OK;
     548:	81 e0       	ldi	r24, 0x01	; 1

}
     54a:	0f 90       	pop	r0
     54c:	0f 90       	pop	r0
     54e:	0f 90       	pop	r0
     550:	df 91       	pop	r29
     552:	cf 91       	pop	r28
     554:	08 95       	ret

00000556 <TWI_Read>:

TWI_Status TWI_Read(uint8_t Device_Address, uint8_t Register_Address, volatile uint8_t* Data_Out, void (*Callback)(void)){
     556:	cf 93       	push	r28
     558:	df 93       	push	r29
     55a:	00 d0       	rcall	.+0      	; 0x55c <TWI_Read+0x6>
     55c:	00 d0       	rcall	.+0      	; 0x55e <TWI_Read+0x8>
     55e:	00 d0       	rcall	.+0      	; 0x560 <TWI_Read+0xa>
     560:	cd b7       	in	r28, 0x3d	; 61
     562:	de b7       	in	r29, 0x3e	; 62
     564:	89 83       	std	Y+1, r24	; 0x01
     566:	6a 83       	std	Y+2, r22	; 0x02
     568:	5c 83       	std	Y+4, r21	; 0x04
     56a:	4b 83       	std	Y+3, r20	; 0x03
     56c:	3e 83       	std	Y+6, r19	; 0x06
     56e:	2d 83       	std	Y+5, r18	; 0x05
	
	//while(Next_I2C_State != TWI_IDLE);
	
	I2C_Data.Device_Address = Device_Address;
     570:	89 81       	ldd	r24, Y+1	; 0x01
     572:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <I2C_Data>
	I2C_Data.Register_Address = Register_Address;
     576:	8a 81       	ldd	r24, Y+2	; 0x02
     578:	80 93 51 01 	sts	0x0151, r24	; 0x800151 <I2C_Data+0x1>
	I2C_Data.Data_Out = Data_Out;
     57c:	8b 81       	ldd	r24, Y+3	; 0x03
     57e:	9c 81       	ldd	r25, Y+4	; 0x04
     580:	90 93 55 01 	sts	0x0155, r25	; 0x800155 <I2C_Data+0x5>
     584:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <I2C_Data+0x4>
	I2C_Data.Callback = Callback;
     588:	8d 81       	ldd	r24, Y+5	; 0x05
     58a:	9e 81       	ldd	r25, Y+6	; 0x06
     58c:	90 93 57 01 	sts	0x0157, r25	; 0x800157 <I2C_Data+0x7>
     590:	80 93 56 01 	sts	0x0156, r24	; 0x800156 <I2C_Data+0x6>
	
	I2C_Data.Mode = READING_MODE;
     594:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <I2C_Data+0x2>
	
	
	Start_TWI();
     598:	0e 94 74 02 	call	0x4e8	; 0x4e8 <Start_TWI>
	
	return TWI_OK;
     59c:	81 e0       	ldi	r24, 0x01	; 1

     59e:	26 96       	adiw	r28, 0x06	; 6
     5a0:	0f b6       	in	r0, 0x3f	; 63
     5a2:	f8 94       	cli
     5a4:	de bf       	out	0x3e, r29	; 62
     5a6:	0f be       	out	0x3f, r0	; 63
     5a8:	cd bf       	out	0x3d, r28	; 61
     5aa:	df 91       	pop	r29
     5ac:	cf 91       	pop	r28
     5ae:	08 95       	ret

000005b0 <main>:
const Timers Global_Timer = _8_bit2;

Ring_Buffer* p_TWI_Buffer;

int main(void)
{
     5b0:	cf 93       	push	r28
     5b2:	df 93       	push	r29
     5b4:	cd b7       	in	r28, 0x3d	; 61
     5b6:	de b7       	in	r29, 0x3e	; 62
     5b8:	a4 97       	sbiw	r28, 0x24	; 36
     5ba:	0f b6       	in	r0, 0x3f	; 63
     5bc:	f8 94       	cli
     5be:	de bf       	out	0x3e, r29	; 62
     5c0:	0f be       	out	0x3f, r0	; 63
     5c2:	cd bf       	out	0x3d, r28	; 61
	sei();
     5c4:	78 94       	sei
	
	Motor_Status Motor_Setup = Init_Motor();
     5c6:	0e 94 c5 04 	call	0x98a	; 0x98a <Init_Motor>
     5ca:	89 83       	std	Y+1, r24	; 0x01
	
	if(Motor_Setup == Motor_FAULT) return 1;
     5cc:	89 81       	ldd	r24, Y+1	; 0x01
     5ce:	81 30       	cpi	r24, 0x01	; 1
     5d0:	19 f4       	brne	.+6      	; 0x5d8 <main+0x28>
     5d2:	81 e0       	ldi	r24, 0x01	; 1
     5d4:	90 e0       	ldi	r25, 0x00	; 0
     5d6:	49 c0       	rjmp	.+146    	; 0x66a <main+0xba>
	
	MCUCR |= (1 << PUD); // Disable pull up resistors
     5d8:	85 e5       	ldi	r24, 0x55	; 85
     5da:	90 e0       	ldi	r25, 0x00	; 0
     5dc:	25 e5       	ldi	r18, 0x55	; 85
     5de:	30 e0       	ldi	r19, 0x00	; 0
     5e0:	f9 01       	movw	r30, r18
     5e2:	20 81       	ld	r18, Z
     5e4:	20 61       	ori	r18, 0x10	; 16
     5e6:	fc 01       	movw	r30, r24
     5e8:	20 83       	st	Z, r18
	
	//DDRB |= (1 << DDB0) | (1 << DDB1) | (1 << DDB2) | (1 << DDB3);
	//DDRD |= (1 << DDD6)| (1 << DDD7) | (1 << DDD5) | (1 << DDD3);
	
	Timer_Status Timer1_Set = Configure_Timer(1, u_MiliSeconds, Global_Timer); // 8 bit2 is free in my case, not needed for PWM
     5ea:	82 e0       	ldi	r24, 0x02	; 2
     5ec:	28 2f       	mov	r18, r24
     5ee:	48 ee       	ldi	r20, 0xE8	; 232
     5f0:	53 e0       	ldi	r21, 0x03	; 3
     5f2:	60 e0       	ldi	r22, 0x00	; 0
     5f4:	70 e0       	ldi	r23, 0x00	; 0
     5f6:	81 e0       	ldi	r24, 0x01	; 1
     5f8:	90 e0       	ldi	r25, 0x00	; 0
     5fa:	0e 94 bb 0c 	call	0x1976	; 0x1976 <Configure_Timer>
     5fe:	8a 83       	std	Y+2, r24	; 0x02
	
	if(!Timer1_Set){
     600:	8a 81       	ldd	r24, Y+2	; 0x02
     602:	88 23       	and	r24, r24
     604:	69 f4       	brne	.+26     	; 0x620 <main+0x70>
		
		Error_Log Timer_Error = {
     606:	80 e1       	ldi	r24, 0x10	; 16
     608:	ed e0       	ldi	r30, 0x0D	; 13
     60a:	f1 e0       	ldi	r31, 0x01	; 1
     60c:	de 01       	movw	r26, r28
     60e:	55 96       	adiw	r26, 0x15	; 21
     610:	01 90       	ld	r0, Z+
     612:	0d 92       	st	X+, r0
     614:	8a 95       	dec	r24
     616:	e1 f7       	brne	.-8      	; 0x610 <main+0x60>
			.Message = "TIMER1",
			.Time = 0	
		};
		
		Log_Error(&Timer_Error);
     618:	ce 01       	movw	r24, r28
     61a:	45 96       	adiw	r24, 0x15	; 21
     61c:	0e 94 a1 00 	call	0x142	; 0x142 <Log_Error>
	//}*/
		//
	//uint8_t Received_Data = 0;
	//
	Ring_Buffer TWI_Buffer;
	Ring_Buffer* p_TWI_Buffer = &TWI_Buffer; 
     620:	ce 01       	movw	r24, r28
     622:	05 96       	adiw	r24, 0x05	; 5
     624:	9c 83       	std	Y+4, r25	; 0x04
     626:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Buffer_Enabled = true;
     628:	81 e0       	ldi	r24, 0x01	; 1
     62a:	80 93 5a 01 	sts	0x015A, r24	; 0x80015a <TWI_Buffer_Enabled>
	
	Init_Buffer(p_TWI_Buffer, 25, 25);
     62e:	8b 81       	ldd	r24, Y+3	; 0x03
     630:	9c 81       	ldd	r25, Y+4	; 0x04
     632:	49 e1       	ldi	r20, 0x19	; 25
     634:	69 e1       	ldi	r22, 0x19	; 25
     636:	70 e0       	ldi	r23, 0x00	; 0
     638:	0e 94 ad 05 	call	0xb5a	; 0xb5a <Init_Buffer>
	
	//TWI_Read(MCP23017_Address, 0x00, &Received_Data, NULL);
	
	while(1){
		
		if(TWI_Buffer_Enabled && Current_Speed <= 20 && !IsEmpty(p_TWI_Buffer) && Next_I2C_State == TWI_IDLE){
     63c:	80 91 5a 01 	lds	r24, 0x015A	; 0x80015a <TWI_Buffer_Enabled>
     640:	88 23       	and	r24, r24
     642:	e1 f3       	breq	.-8      	; 0x63c <main+0x8c>
     644:	80 91 58 01 	lds	r24, 0x0158	; 0x800158 <Current_Speed>
     648:	85 31       	cpi	r24, 0x15	; 21
     64a:	c0 f7       	brcc	.-16     	; 0x63c <main+0x8c>
     64c:	8b 81       	ldd	r24, Y+3	; 0x03
     64e:	9c 81       	ldd	r25, Y+4	; 0x04
     650:	0e 94 8a 06 	call	0xd14	; 0xd14 <IsEmpty>
     654:	88 23       	and	r24, r24
     656:	91 f7       	brne	.-28     	; 0x63c <main+0x8c>
     658:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Next_I2C_State>
     65c:	88 30       	cpi	r24, 0x08	; 8
     65e:	71 f7       	brne	.-36     	; 0x63c <main+0x8c>
			Fetch_TWI(p_TWI_Buffer);
     660:	8b 81       	ldd	r24, Y+3	; 0x03
     662:	9c 81       	ldd	r25, Y+4	; 0x04
     664:	0e 94 92 08 	call	0x1124	; 0x1124 <Fetch_TWI>
		}

		
	}
     668:	e9 cf       	rjmp	.-46     	; 0x63c <main+0x8c>
		//}
	//
	//} // Part of TWI_Old
	
	return 0;
}
     66a:	a4 96       	adiw	r28, 0x24	; 36
     66c:	0f b6       	in	r0, 0x3f	; 63
     66e:	f8 94       	cli
     670:	de bf       	out	0x3e, r29	; 62
     672:	0f be       	out	0x3f, r0	; 63
     674:	cd bf       	out	0x3d, r28	; 61
     676:	df 91       	pop	r29
     678:	cf 91       	pop	r28
     67a:	08 95       	ret

0000067c <__vector_1>:
	[0b011] = {Phase_C, Phase_B, Phase_A},
	[0b111] = {Phase_Invalid, Phase_Invalid, Phase_Invalid}
	
};

ISR(INT0_vect){
     67c:	1f 92       	push	r1
     67e:	0f 92       	push	r0
     680:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
     684:	0f 92       	push	r0
     686:	11 24       	eor	r1, r1
     688:	2f 93       	push	r18
     68a:	3f 93       	push	r19
     68c:	4f 93       	push	r20
     68e:	5f 93       	push	r21
     690:	6f 93       	push	r22
     692:	7f 93       	push	r23
     694:	8f 93       	push	r24
     696:	9f 93       	push	r25
     698:	af 93       	push	r26
     69a:	bf 93       	push	r27
     69c:	ef 93       	push	r30
     69e:	ff 93       	push	r31
     6a0:	cf 93       	push	r28
     6a2:	df 93       	push	r29
     6a4:	cd b7       	in	r28, 0x3d	; 61
     6a6:	de b7       	in	r29, 0x3e	; 62
	
	if(Next_I2C_State == TWI_IDLE){
     6a8:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Next_I2C_State>
     6ac:	88 30       	cpi	r24, 0x08	; 8
     6ae:	59 f4       	brne	.+22     	; 0x6c6 <__vector_1+0x4a>
		Status = TWI_Read(MCP23017_Address, 0x11, &Hall_State, &Update_Commutation); // Clear interrupt flag (read INTCAPB register)
     6b0:	2a e7       	ldi	r18, 0x7A	; 122
     6b2:	33 e0       	ldi	r19, 0x03	; 3
     6b4:	49 e5       	ldi	r20, 0x59	; 89
     6b6:	51 e0       	ldi	r21, 0x01	; 1
     6b8:	61 e1       	ldi	r22, 0x11	; 17
     6ba:	80 e2       	ldi	r24, 0x20	; 32
     6bc:	0e 94 ab 02 	call	0x556	; 0x556 <TWI_Read>
     6c0:	80 93 9f 01 	sts	0x019F, r24	; 0x80019f <Status>
	}else{
		Status = TWI_FAULT;
	}	
}
     6c4:	02 c0       	rjmp	.+4      	; 0x6ca <__vector_1+0x4e>
ISR(INT0_vect){
	
	if(Next_I2C_State == TWI_IDLE){
		Status = TWI_Read(MCP23017_Address, 0x11, &Hall_State, &Update_Commutation); // Clear interrupt flag (read INTCAPB register)
	}else{
		Status = TWI_FAULT;
     6c6:	10 92 9f 01 	sts	0x019F, r1	; 0x80019f <Status>
	}	
}
     6ca:	00 00       	nop
     6cc:	df 91       	pop	r29
     6ce:	cf 91       	pop	r28
     6d0:	ff 91       	pop	r31
     6d2:	ef 91       	pop	r30
     6d4:	bf 91       	pop	r27
     6d6:	af 91       	pop	r26
     6d8:	9f 91       	pop	r25
     6da:	8f 91       	pop	r24
     6dc:	7f 91       	pop	r23
     6de:	6f 91       	pop	r22
     6e0:	5f 91       	pop	r21
     6e2:	4f 91       	pop	r20
     6e4:	3f 91       	pop	r19
     6e6:	2f 91       	pop	r18
     6e8:	0f 90       	pop	r0
     6ea:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
     6ee:	0f 90       	pop	r0
     6f0:	1f 90       	pop	r1
     6f2:	18 95       	reti

000006f4 <Update_Commutation>:

void Update_Commutation(void){
     6f4:	cf 93       	push	r28
     6f6:	df 93       	push	r29
     6f8:	cd b7       	in	r28, 0x3d	; 61
     6fa:	de b7       	in	r29, 0x3e	; 62
     6fc:	63 97       	sbiw	r28, 0x13	; 19
     6fe:	0f b6       	in	r0, 0x3f	; 63
     700:	f8 94       	cli
     702:	de bf       	out	0x3e, r29	; 62
     704:	0f be       	out	0x3f, r0	; 63
     706:	cd bf       	out	0x3d, r28	; 61
	
	if(!Motor_Enabled) return;
     708:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <Motor_Enabled>
     70c:	88 23       	and	r24, r24
     70e:	09 f4       	brne	.+2      	; 0x712 <Update_Commutation+0x1e>
     710:	30 c1       	rjmp	.+608    	; 0x972 <__stack+0x73>
	
	if(Status == TWI_FAULT){
     712:	80 91 9f 01 	lds	r24, 0x019F	; 0x80019f <Status>
     716:	88 23       	and	r24, r24
     718:	59 f5       	brne	.+86     	; 0x770 <Update_Commutation+0x7c>
		
		Error_Log Motor_Error = {
     71a:	86 e0       	ldi	r24, 0x06	; 6
     71c:	ed e1       	ldi	r30, 0x1D	; 29
     71e:	f1 e0       	ldi	r31, 0x01	; 1
     720:	de 01       	movw	r26, r28
     722:	14 96       	adiw	r26, 0x04	; 4
     724:	01 90       	ld	r0, Z+
     726:	0d 92       	st	X+, r0
     728:	8a 95       	dec	r24
     72a:	e1 f7       	brne	.-8      	; 0x724 <Update_Commutation+0x30>
     72c:	1b 86       	std	Y+11, r1	; 0x0b
     72e:	1a 86       	std	Y+10, r1	; 0x0a
     730:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <Global_Timer>
     734:	28 2f       	mov	r18, r24
     736:	30 e0       	ldi	r19, 0x00	; 0
     738:	40 e0       	ldi	r20, 0x00	; 0
     73a:	50 e0       	ldi	r21, 0x00	; 0
     73c:	60 e0       	ldi	r22, 0x00	; 0
     73e:	70 e0       	ldi	r23, 0x00	; 0
     740:	cb 01       	movw	r24, r22
     742:	2c 87       	std	Y+12, r18	; 0x0c
     744:	3d 87       	std	Y+13, r19	; 0x0d
     746:	4e 87       	std	Y+14, r20	; 0x0e
     748:	5f 87       	std	Y+15, r21	; 0x0f
     74a:	68 8b       	std	Y+16, r22	; 0x10
     74c:	79 8b       	std	Y+17, r23	; 0x11
     74e:	8a 8b       	std	Y+18, r24	; 0x12
     750:	9b 8b       	std	Y+19, r25	; 0x13
			.Message = "MOTOR",
			.Time = Global_Timer
			
		};
		
		Log_Error(&Motor_Error);
     752:	ce 01       	movw	r24, r28
     754:	04 96       	adiw	r24, 0x04	; 4
     756:	0e 94 a1 00 	call	0x142	; 0x142 <Log_Error>
		
		EICRA &= ~(1 << ISC01); // Disable INT0
     75a:	89 e6       	ldi	r24, 0x69	; 105
     75c:	90 e0       	ldi	r25, 0x00	; 0
     75e:	29 e6       	ldi	r18, 0x69	; 105
     760:	30 e0       	ldi	r19, 0x00	; 0
     762:	f9 01       	movw	r30, r18
     764:	20 81       	ld	r18, Z
     766:	2d 7f       	andi	r18, 0xFD	; 253
     768:	fc 01       	movw	r30, r24
     76a:	20 83       	st	Z, r18
		Motor_Enabled = false;
     76c:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <Motor_Enabled>
		
	; // Error state -> Will add error flag and error handling
		
	// ^ Yeah this really slows things down. Design mistake.
	
	uint8_t Phase_Index = (Hall_State>>3) & 0b111;
     770:	80 91 59 01 	lds	r24, 0x0159	; 0x800159 <Hall_State>
     774:	86 95       	lsr	r24
     776:	86 95       	lsr	r24
     778:	86 95       	lsr	r24
     77a:	87 70       	andi	r24, 0x07	; 7
     77c:	89 83       	std	Y+1, r24	; 0x01
	
	if(Phase_Index == 7 || Phase_Index == 0){
     77e:	89 81       	ldd	r24, Y+1	; 0x01
     780:	87 30       	cpi	r24, 0x07	; 7
     782:	09 f4       	brne	.+2      	; 0x786 <Update_Commutation+0x92>
     784:	f8 c0       	rjmp	.+496    	; 0x976 <__stack+0x77>
     786:	89 81       	ldd	r24, Y+1	; 0x01
     788:	88 23       	and	r24, r24
     78a:	09 f4       	brne	.+2      	; 0x78e <Update_Commutation+0x9a>
     78c:	f4 c0       	rjmp	.+488    	; 0x976 <__stack+0x77>
		return; // Error state
	}
			
	const Phase_Logic* Current_Phase = &Commutation_LUT[Phase_Index]; // Not checking for out of bounds. Mask GPB5-3.
     78e:	89 81       	ldd	r24, Y+1	; 0x01
     790:	28 2f       	mov	r18, r24
     792:	30 e0       	ldi	r19, 0x00	; 0
     794:	c9 01       	movw	r24, r18
     796:	88 0f       	add	r24, r24
     798:	99 1f       	adc	r25, r25
     79a:	82 0f       	add	r24, r18
     79c:	93 1f       	adc	r25, r19
     79e:	8c 5c       	subi	r24, 0xCC	; 204
     7a0:	9e 4f       	sbci	r25, 0xFE	; 254
     7a2:	9b 83       	std	Y+3, r25	; 0x03
     7a4:	8a 83       	std	Y+2, r24	; 0x02
	
	PORTD &= ~((1 << PORTD0) | (1 << PORTD1) | (1 << PORTD4)); // Ensure all IR2014's are in shutdown state
     7a6:	8b e2       	ldi	r24, 0x2B	; 43
     7a8:	90 e0       	ldi	r25, 0x00	; 0
     7aa:	2b e2       	ldi	r18, 0x2B	; 43
     7ac:	30 e0       	ldi	r19, 0x00	; 0
     7ae:	f9 01       	movw	r30, r18
     7b0:	20 81       	ld	r18, Z
     7b2:	2c 7e       	andi	r18, 0xEC	; 236
     7b4:	fc 01       	movw	r30, r24
     7b6:	20 83       	st	Z, r18
	
	switch(Current_Phase->High){
     7b8:	8a 81       	ldd	r24, Y+2	; 0x02
     7ba:	9b 81       	ldd	r25, Y+3	; 0x03
     7bc:	fc 01       	movw	r30, r24
     7be:	80 81       	ld	r24, Z
     7c0:	88 2f       	mov	r24, r24
     7c2:	90 e0       	ldi	r25, 0x00	; 0
     7c4:	82 30       	cpi	r24, 0x02	; 2
     7c6:	91 05       	cpc	r25, r1
     7c8:	a9 f0       	breq	.+42     	; 0x7f4 <Update_Commutation+0x100>
     7ca:	83 30       	cpi	r24, 0x03	; 3
     7cc:	91 05       	cpc	r25, r1
     7ce:	09 f1       	breq	.+66     	; 0x812 <__DATA_REGION_LENGTH__+0x12>
     7d0:	01 97       	sbiw	r24, 0x01	; 1
     7d2:	09 f0       	breq	.+2      	; 0x7d6 <Update_Commutation+0xe2>
			
			break;
			
		default:
		
			return; // Error state
     7d4:	d1 c0       	rjmp	.+418    	; 0x978 <__stack+0x79>
	
	switch(Current_Phase->High){
		
		case Phase_A:
		
			DDRD |= (1 << DDD6); // IN_1 as output
     7d6:	8a e2       	ldi	r24, 0x2A	; 42
     7d8:	90 e0       	ldi	r25, 0x00	; 0
     7da:	2a e2       	ldi	r18, 0x2A	; 42
     7dc:	30 e0       	ldi	r19, 0x00	; 0
     7de:	f9 01       	movw	r30, r18
     7e0:	20 81       	ld	r18, Z
     7e2:	20 64       	ori	r18, 0x40	; 64
     7e4:	fc 01       	movw	r30, r24
     7e6:	20 83       	st	Z, r18
			Toggle_PWM(&IN_1, ON);
     7e8:	61 e0       	ldi	r22, 0x01	; 1
     7ea:	81 ea       	ldi	r24, 0xA1	; 161
     7ec:	91 e0       	ldi	r25, 0x01	; 1
     7ee:	0e 94 07 11 	call	0x220e	; 0x220e <Toggle_PWM>
			
			break;
     7f2:	1e c0       	rjmp	.+60     	; 0x830 <__DATA_REGION_LENGTH__+0x30>
		
		case Phase_B:
			
			DDRD |= (1 << DDD5); // IN2
     7f4:	8a e2       	ldi	r24, 0x2A	; 42
     7f6:	90 e0       	ldi	r25, 0x00	; 0
     7f8:	2a e2       	ldi	r18, 0x2A	; 42
     7fa:	30 e0       	ldi	r19, 0x00	; 0
     7fc:	f9 01       	movw	r30, r18
     7fe:	20 81       	ld	r18, Z
     800:	20 62       	ori	r18, 0x20	; 32
     802:	fc 01       	movw	r30, r24
     804:	20 83       	st	Z, r18
			Toggle_PWM(&IN_2, ON);
     806:	61 e0       	ldi	r22, 0x01	; 1
     808:	80 ea       	ldi	r24, 0xA0	; 160
     80a:	91 e0       	ldi	r25, 0x01	; 1
     80c:	0e 94 07 11 	call	0x220e	; 0x220e <Toggle_PWM>
			
			break;
     810:	0f c0       	rjmp	.+30     	; 0x830 <__DATA_REGION_LENGTH__+0x30>
			
		case Phase_C:
			
			DDRB |= (1 << DDB1); // IN3
     812:	84 e2       	ldi	r24, 0x24	; 36
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	24 e2       	ldi	r18, 0x24	; 36
     818:	30 e0       	ldi	r19, 0x00	; 0
     81a:	f9 01       	movw	r30, r18
     81c:	20 81       	ld	r18, Z
     81e:	22 60       	ori	r18, 0x02	; 2
     820:	fc 01       	movw	r30, r24
     822:	20 83       	st	Z, r18
			Toggle_PWM(&IN_3, ON);
     824:	61 e0       	ldi	r22, 0x01	; 1
     826:	82 ea       	ldi	r24, 0xA2	; 162
     828:	91 e0       	ldi	r25, 0x01	; 1
     82a:	0e 94 07 11 	call	0x220e	; 0x220e <Toggle_PWM>
			
			break;
     82e:	00 00       	nop
		
			return; // Error state
			
	}
	
	switch(Current_Phase->Low){
     830:	8a 81       	ldd	r24, Y+2	; 0x02
     832:	9b 81       	ldd	r25, Y+3	; 0x03
     834:	fc 01       	movw	r30, r24
     836:	81 81       	ldd	r24, Z+1	; 0x01
     838:	88 2f       	mov	r24, r24
     83a:	90 e0       	ldi	r25, 0x00	; 0
     83c:	82 30       	cpi	r24, 0x02	; 2
     83e:	91 05       	cpc	r25, r1
     840:	f1 f0       	breq	.+60     	; 0x87e <__DATA_REGION_LENGTH__+0x7e>
     842:	83 30       	cpi	r24, 0x03	; 3
     844:	91 05       	cpc	r25, r1
     846:	99 f1       	breq	.+102    	; 0x8ae <__DATA_REGION_LENGTH__+0xae>
     848:	01 97       	sbiw	r24, 0x01	; 1
     84a:	09 f0       	breq	.+2      	; 0x84e <__DATA_REGION_LENGTH__+0x4e>
		
			break;
		
		default:
		
			return; // Error state
     84c:	95 c0       	rjmp	.+298    	; 0x978 <__stack+0x79>
	
	switch(Current_Phase->Low){
		
		case Phase_A:
		
			Toggle_PWM(&IN_1, OFF); // Note: if the COMnX bit(s) are set, the functionality of the PORTx register is overridden
     84e:	60 e0       	ldi	r22, 0x00	; 0
     850:	81 ea       	ldi	r24, 0xA1	; 161
     852:	91 e0       	ldi	r25, 0x01	; 1
     854:	0e 94 07 11 	call	0x220e	; 0x220e <Toggle_PWM>
			
			DDRD |= (1 << DDD6); // Set output, digital LOW:
     858:	8a e2       	ldi	r24, 0x2A	; 42
     85a:	90 e0       	ldi	r25, 0x00	; 0
     85c:	2a e2       	ldi	r18, 0x2A	; 42
     85e:	30 e0       	ldi	r19, 0x00	; 0
     860:	f9 01       	movw	r30, r18
     862:	20 81       	ld	r18, Z
     864:	20 64       	ori	r18, 0x40	; 64
     866:	fc 01       	movw	r30, r24
     868:	20 83       	st	Z, r18
			
			PORTD &= ~(1 << PORTD6); // IN_1
     86a:	8b e2       	ldi	r24, 0x2B	; 43
     86c:	90 e0       	ldi	r25, 0x00	; 0
     86e:	2b e2       	ldi	r18, 0x2B	; 43
     870:	30 e0       	ldi	r19, 0x00	; 0
     872:	f9 01       	movw	r30, r18
     874:	20 81       	ld	r18, Z
     876:	2f 7b       	andi	r18, 0xBF	; 191
     878:	fc 01       	movw	r30, r24
     87a:	20 83       	st	Z, r18
		
			break;
     87c:	30 c0       	rjmp	.+96     	; 0x8de <__DATA_REGION_LENGTH__+0xde>
		
		case Phase_B:
		
			Toggle_PWM(&IN_2, OFF);
     87e:	60 e0       	ldi	r22, 0x00	; 0
     880:	80 ea       	ldi	r24, 0xA0	; 160
     882:	91 e0       	ldi	r25, 0x01	; 1
     884:	0e 94 07 11 	call	0x220e	; 0x220e <Toggle_PWM>
			
			DDRD |= (1 << DDD5);
     888:	8a e2       	ldi	r24, 0x2A	; 42
     88a:	90 e0       	ldi	r25, 0x00	; 0
     88c:	2a e2       	ldi	r18, 0x2A	; 42
     88e:	30 e0       	ldi	r19, 0x00	; 0
     890:	f9 01       	movw	r30, r18
     892:	20 81       	ld	r18, Z
     894:	20 62       	ori	r18, 0x20	; 32
     896:	fc 01       	movw	r30, r24
     898:	20 83       	st	Z, r18
			
			PORTD &= ~(1 << PORTD5); // IN_2
     89a:	8b e2       	ldi	r24, 0x2B	; 43
     89c:	90 e0       	ldi	r25, 0x00	; 0
     89e:	2b e2       	ldi	r18, 0x2B	; 43
     8a0:	30 e0       	ldi	r19, 0x00	; 0
     8a2:	f9 01       	movw	r30, r18
     8a4:	20 81       	ld	r18, Z
     8a6:	2f 7d       	andi	r18, 0xDF	; 223
     8a8:	fc 01       	movw	r30, r24
     8aa:	20 83       	st	Z, r18
		
			break;
     8ac:	18 c0       	rjmp	.+48     	; 0x8de <__DATA_REGION_LENGTH__+0xde>
		
		case Phase_C:
		
			Toggle_PWM(&IN_3, OFF);
     8ae:	60 e0       	ldi	r22, 0x00	; 0
     8b0:	82 ea       	ldi	r24, 0xA2	; 162
     8b2:	91 e0       	ldi	r25, 0x01	; 1
     8b4:	0e 94 07 11 	call	0x220e	; 0x220e <Toggle_PWM>
			
			DDRB |= (1 << DDB1);
     8b8:	84 e2       	ldi	r24, 0x24	; 36
     8ba:	90 e0       	ldi	r25, 0x00	; 0
     8bc:	24 e2       	ldi	r18, 0x24	; 36
     8be:	30 e0       	ldi	r19, 0x00	; 0
     8c0:	f9 01       	movw	r30, r18
     8c2:	20 81       	ld	r18, Z
     8c4:	22 60       	ori	r18, 0x02	; 2
     8c6:	fc 01       	movw	r30, r24
     8c8:	20 83       	st	Z, r18
			
			PORTB &= ~(1 << PORTB1); // IN_3
     8ca:	85 e2       	ldi	r24, 0x25	; 37
     8cc:	90 e0       	ldi	r25, 0x00	; 0
     8ce:	25 e2       	ldi	r18, 0x25	; 37
     8d0:	30 e0       	ldi	r19, 0x00	; 0
     8d2:	f9 01       	movw	r30, r18
     8d4:	20 81       	ld	r18, Z
     8d6:	2d 7f       	andi	r18, 0xFD	; 253
     8d8:	fc 01       	movw	r30, r24
     8da:	20 83       	st	Z, r18
		
			break;
     8dc:	00 00       	nop
		
			return; // Error state
		
	}
	
	switch(Current_Phase->High_Z){ 
     8de:	8a 81       	ldd	r24, Y+2	; 0x02
     8e0:	9b 81       	ldd	r25, Y+3	; 0x03
     8e2:	fc 01       	movw	r30, r24
     8e4:	82 81       	ldd	r24, Z+2	; 0x02
     8e6:	88 2f       	mov	r24, r24
     8e8:	90 e0       	ldi	r25, 0x00	; 0
     8ea:	82 30       	cpi	r24, 0x02	; 2
     8ec:	91 05       	cpc	r25, r1
     8ee:	c9 f0       	breq	.+50     	; 0x922 <__stack+0x23>
     8f0:	83 30       	cpi	r24, 0x03	; 3
     8f2:	91 05       	cpc	r25, r1
     8f4:	49 f1       	breq	.+82     	; 0x948 <__stack+0x49>
     8f6:	01 97       	sbiw	r24, 0x01	; 1
     8f8:	09 f0       	breq	.+2      	; 0x8fc <__DATA_REGION_LENGTH__+0xfc>
			
			break;
			
		default:
		
			return; // Error state
     8fa:	3e c0       	rjmp	.+124    	; 0x978 <__stack+0x79>
	
	switch(Current_Phase->High_Z){ 
		
		case Phase_A: // Shutdown U1 IR2104
			
			PORTD &= ~(1 << PORTD0); //D0: U1
     8fc:	8b e2       	ldi	r24, 0x2B	; 43
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	2b e2       	ldi	r18, 0x2B	; 43
     902:	30 e0       	ldi	r19, 0x00	; 0
     904:	f9 01       	movw	r30, r18
     906:	20 81       	ld	r18, Z
     908:	2e 7f       	andi	r18, 0xFE	; 254
     90a:	fc 01       	movw	r30, r24
     90c:	20 83       	st	Z, r18
			
			PORTD |= (1 << PORTD1) | (1 << PORTD4); // D1: U3, D4: U2
     90e:	8b e2       	ldi	r24, 0x2B	; 43
     910:	90 e0       	ldi	r25, 0x00	; 0
     912:	2b e2       	ldi	r18, 0x2B	; 43
     914:	30 e0       	ldi	r19, 0x00	; 0
     916:	f9 01       	movw	r30, r18
     918:	20 81       	ld	r18, Z
     91a:	22 61       	ori	r18, 0x12	; 18
     91c:	fc 01       	movw	r30, r24
     91e:	20 83       	st	Z, r18
			
			break;
     920:	26 c0       	rjmp	.+76     	; 0x96e <__stack+0x6f>
			
		case Phase_B: // Shutdown U2 
			
			PORTD &= ~(1 << PORTD4); 
     922:	8b e2       	ldi	r24, 0x2B	; 43
     924:	90 e0       	ldi	r25, 0x00	; 0
     926:	2b e2       	ldi	r18, 0x2B	; 43
     928:	30 e0       	ldi	r19, 0x00	; 0
     92a:	f9 01       	movw	r30, r18
     92c:	20 81       	ld	r18, Z
     92e:	2f 7e       	andi	r18, 0xEF	; 239
     930:	fc 01       	movw	r30, r24
     932:	20 83       	st	Z, r18
			
			PORTD |= (1 << PORTD1) | (1 << PORTD0);
     934:	8b e2       	ldi	r24, 0x2B	; 43
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	2b e2       	ldi	r18, 0x2B	; 43
     93a:	30 e0       	ldi	r19, 0x00	; 0
     93c:	f9 01       	movw	r30, r18
     93e:	20 81       	ld	r18, Z
     940:	23 60       	ori	r18, 0x03	; 3
     942:	fc 01       	movw	r30, r24
     944:	20 83       	st	Z, r18
			
			break;
     946:	13 c0       	rjmp	.+38     	; 0x96e <__stack+0x6f>
				
		case Phase_C: // Shutdown U3
			
			PORTD &= ~(1 << PORTD1); 
     948:	8b e2       	ldi	r24, 0x2B	; 43
     94a:	90 e0       	ldi	r25, 0x00	; 0
     94c:	2b e2       	ldi	r18, 0x2B	; 43
     94e:	30 e0       	ldi	r19, 0x00	; 0
     950:	f9 01       	movw	r30, r18
     952:	20 81       	ld	r18, Z
     954:	2d 7f       	andi	r18, 0xFD	; 253
     956:	fc 01       	movw	r30, r24
     958:	20 83       	st	Z, r18
			
			PORTD |= (1 << PORTD0) | (1 << PORTD4);
     95a:	8b e2       	ldi	r24, 0x2B	; 43
     95c:	90 e0       	ldi	r25, 0x00	; 0
     95e:	2b e2       	ldi	r18, 0x2B	; 43
     960:	30 e0       	ldi	r19, 0x00	; 0
     962:	f9 01       	movw	r30, r18
     964:	20 81       	ld	r18, Z
     966:	21 61       	ori	r18, 0x11	; 17
     968:	fc 01       	movw	r30, r24
     96a:	20 83       	st	Z, r18
			
			break;
     96c:	00 00       	nop
			return; // Error state
			
	}
	
	
	return;
     96e:	00 00       	nop
     970:	03 c0       	rjmp	.+6      	; 0x978 <__stack+0x79>
	}	
}

void Update_Commutation(void){
	
	if(!Motor_Enabled) return;
     972:	00 00       	nop
     974:	01 c0       	rjmp	.+2      	; 0x978 <__stack+0x79>
	// ^ Yeah this really slows things down. Design mistake.
	
	uint8_t Phase_Index = (Hall_State>>3) & 0b111;
	
	if(Phase_Index == 7 || Phase_Index == 0){
		return; // Error state
     976:	00 00       	nop
	}
	
	
	return;
	
}
     978:	63 96       	adiw	r28, 0x13	; 19
     97a:	0f b6       	in	r0, 0x3f	; 63
     97c:	f8 94       	cli
     97e:	de bf       	out	0x3e, r29	; 62
     980:	0f be       	out	0x3f, r0	; 63
     982:	cd bf       	out	0x3d, r28	; 61
     984:	df 91       	pop	r29
     986:	cf 91       	pop	r28
     988:	08 95       	ret

0000098a <Init_Motor>:

Motor_Status Init_Motor(void){
     98a:	cf 93       	push	r28
     98c:	df 93       	push	r29
     98e:	cd b7       	in	r28, 0x3d	; 61
     990:	de b7       	in	r29, 0x3e	; 62
     992:	27 97       	sbiw	r28, 0x07	; 7
     994:	0f b6       	in	r0, 0x3f	; 63
     996:	f8 94       	cli
     998:	de bf       	out	0x3e, r29	; 62
     99a:	0f be       	out	0x3f, r0	; 63
     99c:	cd bf       	out	0x3d, r28	; 61
	
	DDRB |= (1 << DDB4) | (1 << DDB1); // Set MOS_DRIVER, IN_3 as a outputs	
     99e:	84 e2       	ldi	r24, 0x24	; 36
     9a0:	90 e0       	ldi	r25, 0x00	; 0
     9a2:	24 e2       	ldi	r18, 0x24	; 36
     9a4:	30 e0       	ldi	r19, 0x00	; 0
     9a6:	f9 01       	movw	r30, r18
     9a8:	20 81       	ld	r18, Z
     9aa:	22 61       	ori	r18, 0x12	; 18
     9ac:	fc 01       	movw	r30, r24
     9ae:	20 83       	st	Z, r18
	DDRD |= (1 << DDD7) | (1 <<DDD5) | (1 << DDD6) | (1 << DDD0) | (1 << DDD1) | (1 << DDD4); // Set RELAYS, IN_2, IN_1 , SD_U1, SD_U3, SD_U2 as outputs
     9b0:	8a e2       	ldi	r24, 0x2A	; 42
     9b2:	90 e0       	ldi	r25, 0x00	; 0
     9b4:	2a e2       	ldi	r18, 0x2A	; 42
     9b6:	30 e0       	ldi	r19, 0x00	; 0
     9b8:	f9 01       	movw	r30, r18
     9ba:	20 81       	ld	r18, Z
     9bc:	23 6f       	ori	r18, 0xF3	; 243
     9be:	fc 01       	movw	r30, r24
     9c0:	20 83       	st	Z, r18
	
	PORTD &= ~((1 << PORTD0) | (1 << PORTD1) | (1 << PORTD4)); // Ensure all IR2014's are in shutdown state
     9c2:	8b e2       	ldi	r24, 0x2B	; 43
     9c4:	90 e0       	ldi	r25, 0x00	; 0
     9c6:	2b e2       	ldi	r18, 0x2B	; 43
     9c8:	30 e0       	ldi	r19, 0x00	; 0
     9ca:	f9 01       	movw	r30, r18
     9cc:	20 81       	ld	r18, Z
     9ce:	2c 7e       	andi	r18, 0xEC	; 236
     9d0:	fc 01       	movw	r30, r24
     9d2:	20 83       	st	Z, r18
	
	DDRD &= ~((1 << DDD5) | (1 << DDD6));
     9d4:	8a e2       	ldi	r24, 0x2A	; 42
     9d6:	90 e0       	ldi	r25, 0x00	; 0
     9d8:	2a e2       	ldi	r18, 0x2A	; 42
     9da:	30 e0       	ldi	r19, 0x00	; 0
     9dc:	f9 01       	movw	r30, r18
     9de:	20 81       	ld	r18, Z
     9e0:	2f 79       	andi	r18, 0x9F	; 159
     9e2:	fc 01       	movw	r30, r24
     9e4:	20 83       	st	Z, r18
	DDRB &= ~(1<<DDB1); // Set IN_1, IN_2 and IN_3 as High-Z
     9e6:	84 e2       	ldi	r24, 0x24	; 36
     9e8:	90 e0       	ldi	r25, 0x00	; 0
     9ea:	24 e2       	ldi	r18, 0x24	; 36
     9ec:	30 e0       	ldi	r19, 0x00	; 0
     9ee:	f9 01       	movw	r30, r18
     9f0:	20 81       	ld	r18, Z
     9f2:	2d 7f       	andi	r18, 0xFD	; 253
     9f4:	fc 01       	movw	r30, r24
     9f6:	20 83       	st	Z, r18
	
	TWI_Write(MCP23017_Address, 0x01, 0xFF);         // IODIRB: Set all Port B to inputs
     9f8:	4f ef       	ldi	r20, 0xFF	; 255
     9fa:	61 e0       	ldi	r22, 0x01	; 1
     9fc:	80 e2       	ldi	r24, 0x20	; 32
     9fe:	0e 94 8d 02 	call	0x51a	; 0x51a <TWI_Write>
	while(Next_I2C_State != TWI_IDLE);
     a02:	00 00       	nop
     a04:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Next_I2C_State>
     a08:	88 30       	cpi	r24, 0x08	; 8
     a0a:	e1 f7       	brne	.-8      	; 0xa04 <Init_Motor+0x7a>

	TWI_Write(MCP23017_Address, 0x0B, 0b00000010);   // IOCON: INTB is active-high, push-pull
     a0c:	42 e0       	ldi	r20, 0x02	; 2
     a0e:	6b e0       	ldi	r22, 0x0B	; 11
     a10:	80 e2       	ldi	r24, 0x20	; 32
     a12:	0e 94 8d 02 	call	0x51a	; 0x51a <TWI_Write>
	while(Next_I2C_State != TWI_IDLE);
     a16:	00 00       	nop
     a18:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Next_I2C_State>
     a1c:	88 30       	cpi	r24, 0x08	; 8
     a1e:	e1 f7       	brne	.-8      	; 0xa18 <Init_Motor+0x8e>
	
	TWI_Write(MCP23017_Address, 0x0B, 0b00000100); // Active-low, open-drain
     a20:	44 e0       	ldi	r20, 0x04	; 4
     a22:	6b e0       	ldi	r22, 0x0B	; 11
     a24:	80 e2       	ldi	r24, 0x20	; 32
     a26:	0e 94 8d 02 	call	0x51a	; 0x51a <TWI_Write>
	while(Next_I2C_State != TWI_IDLE);
     a2a:	00 00       	nop
     a2c:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Next_I2C_State>
     a30:	88 30       	cpi	r24, 0x08	; 8
     a32:	e1 f7       	brne	.-8      	; 0xa2c <Init_Motor+0xa2>

	TWI_Write(MCP23017_Address, 0x07, 0b00000010);   // DEFVALB: Set compare value for GPIOB1 to HIGH
     a34:	42 e0       	ldi	r20, 0x02	; 2
     a36:	67 e0       	ldi	r22, 0x07	; 7
     a38:	80 e2       	ldi	r24, 0x20	; 32
     a3a:	0e 94 8d 02 	call	0x51a	; 0x51a <TWI_Write>
	while(Next_I2C_State != TWI_IDLE);
     a3e:	00 00       	nop
     a40:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Next_I2C_State>
     a44:	88 30       	cpi	r24, 0x08	; 8
     a46:	e1 f7       	brne	.-8      	; 0xa40 <Init_Motor+0xb6>

	TWI_Write(MCP23017_Address, 0x09, 0b00000010);   // INTCONB: Compare GPIOB1 against DEFVALB
     a48:	42 e0       	ldi	r20, 0x02	; 2
     a4a:	69 e0       	ldi	r22, 0x09	; 9
     a4c:	80 e2       	ldi	r24, 0x20	; 32
     a4e:	0e 94 8d 02 	call	0x51a	; 0x51a <TWI_Write>
	while(Next_I2C_State != TWI_IDLE);
     a52:	00 00       	nop
     a54:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Next_I2C_State>
     a58:	88 30       	cpi	r24, 0x08	; 8
     a5a:	e1 f7       	brne	.-8      	; 0xa54 <Init_Motor+0xca>

	uint8_t dummy_read;
	TWI_Read(MCP23017_Address, 0x11, &dummy_read, NULL);  // Read INTCAPB to clear interrupt flag
     a5c:	ce 01       	movw	r24, r28
     a5e:	07 96       	adiw	r24, 0x07	; 7
     a60:	20 e0       	ldi	r18, 0x00	; 0
     a62:	30 e0       	ldi	r19, 0x00	; 0
     a64:	ac 01       	movw	r20, r24
     a66:	61 e1       	ldi	r22, 0x11	; 17
     a68:	80 e2       	ldi	r24, 0x20	; 32
     a6a:	0e 94 ab 02 	call	0x556	; 0x556 <TWI_Read>
	while(Next_I2C_State != TWI_IDLE);
     a6e:	00 00       	nop
     a70:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Next_I2C_State>
     a74:	88 30       	cpi	r24, 0x08	; 8
     a76:	e1 f7       	brne	.-8      	; 0xa70 <Init_Motor+0xe6>
	
	TWI_Write(MCP23017_Address, 0x05, 0b00111000); 
     a78:	48 e3       	ldi	r20, 0x38	; 56
     a7a:	65 e0       	ldi	r22, 0x05	; 5
     a7c:	80 e2       	ldi	r24, 0x20	; 32
     a7e:	0e 94 8d 02 	call	0x51a	; 0x51a <TWI_Write>
	while(Next_I2C_State != TWI_IDLE);
     a82:	00 00       	nop
     a84:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Next_I2C_State>
     a88:	88 30       	cpi	r24, 0x08	; 8
     a8a:	e1 f7       	brne	.-8      	; 0xa84 <Init_Motor+0xfa>

	IN_1.Pin = PD6_OC0A;
     a8c:	83 e0       	ldi	r24, 0x03	; 3
     a8e:	80 93 a1 01 	sts	0x01A1, r24	; 0x8001a1 <IN_1>
	
	Timer_Status Timer1_Set = Toggle_PWM(&IN_1, OFF); // Just to make sure the pin can be toggled, and to have the pin initalized in a safe state
     a92:	60 e0       	ldi	r22, 0x00	; 0
     a94:	81 ea       	ldi	r24, 0xA1	; 161
     a96:	91 e0       	ldi	r25, 0x01	; 1
     a98:	0e 94 07 11 	call	0x220e	; 0x220e <Toggle_PWM>
     a9c:	89 83       	std	Y+1, r24	; 0x01
	
	Timer_Status Timer1_Config = Configure_PWM(&IN_1, 1, 10); // Testing with 10% duty cycle
     a9e:	4a e0       	ldi	r20, 0x0A	; 10
     aa0:	61 e0       	ldi	r22, 0x01	; 1
     aa2:	70 e0       	ldi	r23, 0x00	; 0
     aa4:	81 ea       	ldi	r24, 0xA1	; 161
     aa6:	91 e0       	ldi	r25, 0x01	; 1
     aa8:	0e 94 74 12 	call	0x24e8	; 0x24e8 <Configure_PWM>
     aac:	8a 83       	std	Y+2, r24	; 0x02
	
	if(Timer1_Set == TIMER_FAULT || Timer1_Config == TIMER_FAULT) return Motor_FAULT;
     aae:	89 81       	ldd	r24, Y+1	; 0x01
     ab0:	88 23       	and	r24, r24
     ab2:	19 f0       	breq	.+6      	; 0xaba <Init_Motor+0x130>
     ab4:	8a 81       	ldd	r24, Y+2	; 0x02
     ab6:	88 23       	and	r24, r24
     ab8:	11 f4       	brne	.+4      	; 0xabe <Init_Motor+0x134>
     aba:	81 e0       	ldi	r24, 0x01	; 1
     abc:	45 c0       	rjmp	.+138    	; 0xb48 <Init_Motor+0x1be>
	
	IN_2.Pin = PD5_OC0B;
     abe:	82 e0       	ldi	r24, 0x02	; 2
     ac0:	80 93 a0 01 	sts	0x01A0, r24	; 0x8001a0 <IN_2>
	
	Timer_Status Timer2_Set = Toggle_PWM(&IN_2, OFF);
     ac4:	60 e0       	ldi	r22, 0x00	; 0
     ac6:	80 ea       	ldi	r24, 0xA0	; 160
     ac8:	91 e0       	ldi	r25, 0x01	; 1
     aca:	0e 94 07 11 	call	0x220e	; 0x220e <Toggle_PWM>
     ace:	8b 83       	std	Y+3, r24	; 0x03
	
	Timer_Status Timer2_Config = Configure_PWM(&IN_2, 1, 10);
     ad0:	4a e0       	ldi	r20, 0x0A	; 10
     ad2:	61 e0       	ldi	r22, 0x01	; 1
     ad4:	70 e0       	ldi	r23, 0x00	; 0
     ad6:	80 ea       	ldi	r24, 0xA0	; 160
     ad8:	91 e0       	ldi	r25, 0x01	; 1
     ada:	0e 94 74 12 	call	0x24e8	; 0x24e8 <Configure_PWM>
     ade:	8c 83       	std	Y+4, r24	; 0x04

	if(Timer2_Set == TIMER_FAULT || Timer2_Config == TIMER_FAULT) return Motor_FAULT;
     ae0:	8b 81       	ldd	r24, Y+3	; 0x03
     ae2:	88 23       	and	r24, r24
     ae4:	19 f0       	breq	.+6      	; 0xaec <Init_Motor+0x162>
     ae6:	8c 81       	ldd	r24, Y+4	; 0x04
     ae8:	88 23       	and	r24, r24
     aea:	11 f4       	brne	.+4      	; 0xaf0 <Init_Motor+0x166>
     aec:	81 e0       	ldi	r24, 0x01	; 1
     aee:	2c c0       	rjmp	.+88     	; 0xb48 <Init_Motor+0x1be>
	
	IN_3.Pin = PB1_OC1A;
     af0:	10 92 a2 01 	sts	0x01A2, r1	; 0x8001a2 <IN_3>
	
	Timer_Status Timer3_Set = Toggle_PWM(&IN_3, OFF);
     af4:	60 e0       	ldi	r22, 0x00	; 0
     af6:	82 ea       	ldi	r24, 0xA2	; 162
     af8:	91 e0       	ldi	r25, 0x01	; 1
     afa:	0e 94 07 11 	call	0x220e	; 0x220e <Toggle_PWM>
     afe:	8d 83       	std	Y+5, r24	; 0x05
	
	Timer_Status Timer3_Config = Configure_PWM(&IN_3, 1, 10);
     b00:	4a e0       	ldi	r20, 0x0A	; 10
     b02:	61 e0       	ldi	r22, 0x01	; 1
     b04:	70 e0       	ldi	r23, 0x00	; 0
     b06:	82 ea       	ldi	r24, 0xA2	; 162
     b08:	91 e0       	ldi	r25, 0x01	; 1
     b0a:	0e 94 74 12 	call	0x24e8	; 0x24e8 <Configure_PWM>
     b0e:	8e 83       	std	Y+6, r24	; 0x06
	
	if(Timer3_Set == TIMER_FAULT || Timer3_Config == TIMER_FAULT) return Motor_FAULT;
     b10:	8d 81       	ldd	r24, Y+5	; 0x05
     b12:	88 23       	and	r24, r24
     b14:	19 f0       	breq	.+6      	; 0xb1c <Init_Motor+0x192>
     b16:	8e 81       	ldd	r24, Y+6	; 0x06
     b18:	88 23       	and	r24, r24
     b1a:	11 f4       	brne	.+4      	; 0xb20 <Init_Motor+0x196>
     b1c:	81 e0       	ldi	r24, 0x01	; 1
     b1e:	14 c0       	rjmp	.+40     	; 0xb48 <Init_Motor+0x1be>
	
	sei(); // Ensure interrupts are enabled
     b20:	78 94       	sei
		
	EICRA |= (1 << ISC01); // The falling edge of INT0 generates an interrupt
     b22:	89 e6       	ldi	r24, 0x69	; 105
     b24:	90 e0       	ldi	r25, 0x00	; 0
     b26:	29 e6       	ldi	r18, 0x69	; 105
     b28:	30 e0       	ldi	r19, 0x00	; 0
     b2a:	f9 01       	movw	r30, r18
     b2c:	20 81       	ld	r18, Z
     b2e:	22 60       	ori	r18, 0x02	; 2
     b30:	fc 01       	movw	r30, r24
     b32:	20 83       	st	Z, r18
	EIMSK |= (1 << INT0);
     b34:	8d e3       	ldi	r24, 0x3D	; 61
     b36:	90 e0       	ldi	r25, 0x00	; 0
     b38:	2d e3       	ldi	r18, 0x3D	; 61
     b3a:	30 e0       	ldi	r19, 0x00	; 0
     b3c:	f9 01       	movw	r30, r18
     b3e:	20 81       	ld	r18, Z
     b40:	21 60       	ori	r18, 0x01	; 1
     b42:	fc 01       	movw	r30, r24
     b44:	20 83       	st	Z, r18
	
	return Motor_OK;
     b46:	80 e0       	ldi	r24, 0x00	; 0
	
}
     b48:	27 96       	adiw	r28, 0x07	; 7
     b4a:	0f b6       	in	r0, 0x3f	; 63
     b4c:	f8 94       	cli
     b4e:	de bf       	out	0x3e, r29	; 62
     b50:	0f be       	out	0x3f, r0	; 63
     b52:	cd bf       	out	0x3d, r28	; 61
     b54:	df 91       	pop	r29
     b56:	cf 91       	pop	r28
     b58:	08 95       	ret

00000b5a <Init_Buffer>:
	if(Status_Check == BUFFER_FAULT) return BUFFER_FAULT;
	
	return BUFFER_OK;
	
	
}
     b5a:	cf 93       	push	r28
     b5c:	df 93       	push	r29
     b5e:	cd b7       	in	r28, 0x3d	; 61
     b60:	de b7       	in	r29, 0x3e	; 62
     b62:	27 97       	sbiw	r28, 0x07	; 7
     b64:	0f b6       	in	r0, 0x3f	; 63
     b66:	f8 94       	cli
     b68:	de bf       	out	0x3e, r29	; 62
     b6a:	0f be       	out	0x3f, r0	; 63
     b6c:	cd bf       	out	0x3d, r28	; 61
     b6e:	9c 83       	std	Y+4, r25	; 0x04
     b70:	8b 83       	std	Y+3, r24	; 0x03
     b72:	7e 83       	std	Y+6, r23	; 0x06
     b74:	6d 83       	std	Y+5, r22	; 0x05
     b76:	4f 83       	std	Y+7, r20	; 0x07
     b78:	8d 81       	ldd	r24, Y+5	; 0x05
     b7a:	9e 81       	ldd	r25, Y+6	; 0x06
     b7c:	89 2b       	or	r24, r25
     b7e:	19 f0       	breq	.+6      	; 0xb86 <Init_Buffer+0x2c>
     b80:	8f 81       	ldd	r24, Y+7	; 0x07
     b82:	88 23       	and	r24, r24
     b84:	11 f4       	brne	.+4      	; 0xb8a <Init_Buffer+0x30>
     b86:	80 e0       	ldi	r24, 0x00	; 0
     b88:	51 c0       	rjmp	.+162    	; 0xc2c <Init_Buffer+0xd2>
     b8a:	8d 81       	ldd	r24, Y+5	; 0x05
     b8c:	9e 81       	ldd	r25, Y+6	; 0x06
     b8e:	99 23       	and	r25, r25
     b90:	14 f4       	brge	.+4      	; 0xb96 <Init_Buffer+0x3c>
     b92:	80 e0       	ldi	r24, 0x00	; 0
     b94:	4b c0       	rjmp	.+150    	; 0xc2c <Init_Buffer+0xd2>
     b96:	2d 81       	ldd	r18, Y+5	; 0x05
     b98:	3e 81       	ldd	r19, Y+6	; 0x06
     b9a:	c9 01       	movw	r24, r18
     b9c:	88 0f       	add	r24, r24
     b9e:	99 1f       	adc	r25, r25
     ba0:	82 0f       	add	r24, r18
     ba2:	93 1f       	adc	r25, r19
     ba4:	0e 94 99 14 	call	0x2932	; 0x2932 <malloc>
     ba8:	9a 83       	std	Y+2, r25	; 0x02
     baa:	89 83       	std	Y+1, r24	; 0x01
     bac:	89 81       	ldd	r24, Y+1	; 0x01
     bae:	9a 81       	ldd	r25, Y+2	; 0x02
     bb0:	89 2b       	or	r24, r25
     bb2:	11 f4       	brne	.+4      	; 0xbb8 <Init_Buffer+0x5e>
     bb4:	80 e0       	ldi	r24, 0x00	; 0
     bb6:	3a c0       	rjmp	.+116    	; 0xc2c <Init_Buffer+0xd2>
     bb8:	8b 81       	ldd	r24, Y+3	; 0x03
     bba:	9c 81       	ldd	r25, Y+4	; 0x04
     bbc:	29 81       	ldd	r18, Y+1	; 0x01
     bbe:	3a 81       	ldd	r19, Y+2	; 0x02
     bc0:	fc 01       	movw	r30, r24
     bc2:	31 83       	std	Z+1, r19	; 0x01
     bc4:	20 83       	st	Z, r18
     bc6:	8b 81       	ldd	r24, Y+3	; 0x03
     bc8:	9c 81       	ldd	r25, Y+4	; 0x04
     bca:	fc 01       	movw	r30, r24
     bcc:	13 82       	std	Z+3, r1	; 0x03
     bce:	12 82       	std	Z+2, r1	; 0x02
     bd0:	8b 81       	ldd	r24, Y+3	; 0x03
     bd2:	9c 81       	ldd	r25, Y+4	; 0x04
     bd4:	fc 01       	movw	r30, r24
     bd6:	15 82       	std	Z+5, r1	; 0x05
     bd8:	14 82       	std	Z+4, r1	; 0x04
     bda:	2d 81       	ldd	r18, Y+5	; 0x05
     bdc:	3e 81       	ldd	r19, Y+6	; 0x06
     bde:	c9 01       	movw	r24, r18
     be0:	88 0f       	add	r24, r24
     be2:	99 1f       	adc	r25, r25
     be4:	28 0f       	add	r18, r24
     be6:	39 1f       	adc	r19, r25
     be8:	8b 81       	ldd	r24, Y+3	; 0x03
     bea:	9c 81       	ldd	r25, Y+4	; 0x04
     bec:	fc 01       	movw	r30, r24
     bee:	37 83       	std	Z+7, r19	; 0x07
     bf0:	26 83       	std	Z+6, r18	; 0x06
     bf2:	9f 81       	ldd	r25, Y+7	; 0x07
     bf4:	89 2f       	mov	r24, r25
     bf6:	88 0f       	add	r24, r24
     bf8:	28 2f       	mov	r18, r24
     bfa:	29 0f       	add	r18, r25
     bfc:	8b 81       	ldd	r24, Y+3	; 0x03
     bfe:	9c 81       	ldd	r25, Y+4	; 0x04
     c00:	fc 01       	movw	r30, r24
     c02:	20 87       	std	Z+8, r18	; 0x08
     c04:	8b 81       	ldd	r24, Y+3	; 0x03
     c06:	9c 81       	ldd	r25, Y+4	; 0x04
     c08:	fc 01       	movw	r30, r24
     c0a:	12 86       	std	Z+10, r1	; 0x0a
     c0c:	11 86       	std	Z+9, r1	; 0x09
     c0e:	8b 81       	ldd	r24, Y+3	; 0x03
     c10:	9c 81       	ldd	r25, Y+4	; 0x04
     c12:	fc 01       	movw	r30, r24
     c14:	14 86       	std	Z+12, r1	; 0x0c
     c16:	13 86       	std	Z+11, r1	; 0x0b
     c18:	8b 81       	ldd	r24, Y+3	; 0x03
     c1a:	9c 81       	ldd	r25, Y+4	; 0x04
     c1c:	fc 01       	movw	r30, r24
     c1e:	16 86       	std	Z+14, r1	; 0x0e
     c20:	15 86       	std	Z+13, r1	; 0x0d
     c22:	8b 81       	ldd	r24, Y+3	; 0x03
     c24:	9c 81       	ldd	r25, Y+4	; 0x04
     c26:	fc 01       	movw	r30, r24
     c28:	17 86       	std	Z+15, r1	; 0x0f
     c2a:	81 e0       	ldi	r24, 0x01	; 1
     c2c:	27 96       	adiw	r28, 0x07	; 7
     c2e:	0f b6       	in	r0, 0x3f	; 63
     c30:	f8 94       	cli
     c32:	de bf       	out	0x3e, r29	; 62
     c34:	0f be       	out	0x3f, r0	; 63
     c36:	cd bf       	out	0x3d, r28	; 61
     c38:	df 91       	pop	r29
     c3a:	cf 91       	pop	r28
     c3c:	08 95       	ret

00000c3e <Increase_Buffer>:
     c3e:	cf 93       	push	r28
     c40:	df 93       	push	r29
     c42:	cd b7       	in	r28, 0x3d	; 61
     c44:	de b7       	in	r29, 0x3e	; 62
     c46:	27 97       	sbiw	r28, 0x07	; 7
     c48:	0f b6       	in	r0, 0x3f	; 63
     c4a:	f8 94       	cli
     c4c:	de bf       	out	0x3e, r29	; 62
     c4e:	0f be       	out	0x3f, r0	; 63
     c50:	cd bf       	out	0x3d, r28	; 61
     c52:	9f 83       	std	Y+7, r25	; 0x07
     c54:	8e 83       	std	Y+6, r24	; 0x06
     c56:	8e 81       	ldd	r24, Y+6	; 0x06
     c58:	9f 81       	ldd	r25, Y+7	; 0x07
     c5a:	89 2b       	or	r24, r25
     c5c:	11 f4       	brne	.+4      	; 0xc62 <Increase_Buffer+0x24>
     c5e:	80 e0       	ldi	r24, 0x00	; 0
     c60:	50 c0       	rjmp	.+160    	; 0xd02 <Increase_Buffer+0xc4>
     c62:	8e 81       	ldd	r24, Y+6	; 0x06
     c64:	9f 81       	ldd	r25, Y+7	; 0x07
     c66:	fc 01       	movw	r30, r24
     c68:	86 81       	ldd	r24, Z+6	; 0x06
     c6a:	97 81       	ldd	r25, Z+7	; 0x07
     c6c:	9a 83       	std	Y+2, r25	; 0x02
     c6e:	89 83       	std	Y+1, r24	; 0x01
     c70:	8e 81       	ldd	r24, Y+6	; 0x06
     c72:	9f 81       	ldd	r25, Y+7	; 0x07
     c74:	fc 01       	movw	r30, r24
     c76:	80 85       	ldd	r24, Z+8	; 0x08
     c78:	8b 83       	std	Y+3, r24	; 0x03
     c7a:	89 81       	ldd	r24, Y+1	; 0x01
     c7c:	9a 81       	ldd	r25, Y+2	; 0x02
     c7e:	9c 01       	movw	r18, r24
     c80:	40 e0       	ldi	r20, 0x00	; 0
     c82:	50 e0       	ldi	r21, 0x00	; 0
     c84:	8b 81       	ldd	r24, Y+3	; 0x03
     c86:	88 2f       	mov	r24, r24
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	a0 e0       	ldi	r26, 0x00	; 0
     c8c:	b0 e0       	ldi	r27, 0x00	; 0
     c8e:	82 0f       	add	r24, r18
     c90:	93 1f       	adc	r25, r19
     c92:	a4 1f       	adc	r26, r20
     c94:	b5 1f       	adc	r27, r21
     c96:	00 97       	sbiw	r24, 0x00	; 0
     c98:	a1 40       	sbci	r26, 0x01	; 1
     c9a:	b1 05       	cpc	r27, r1
     c9c:	28 f4       	brcc	.+10     	; 0xca8 <Increase_Buffer+0x6a>
     c9e:	89 81       	ldd	r24, Y+1	; 0x01
     ca0:	9a 81       	ldd	r25, Y+2	; 0x02
     ca2:	81 15       	cp	r24, r1
     ca4:	98 40       	sbci	r25, 0x08	; 8
     ca6:	10 f0       	brcs	.+4      	; 0xcac <Increase_Buffer+0x6e>
     ca8:	80 e0       	ldi	r24, 0x00	; 0
     caa:	2b c0       	rjmp	.+86     	; 0xd02 <Increase_Buffer+0xc4>
     cac:	8b 81       	ldd	r24, Y+3	; 0x03
     cae:	28 2f       	mov	r18, r24
     cb0:	30 e0       	ldi	r19, 0x00	; 0
     cb2:	89 81       	ldd	r24, Y+1	; 0x01
     cb4:	9a 81       	ldd	r25, Y+2	; 0x02
     cb6:	28 0f       	add	r18, r24
     cb8:	39 1f       	adc	r19, r25
     cba:	8e 81       	ldd	r24, Y+6	; 0x06
     cbc:	9f 81       	ldd	r25, Y+7	; 0x07
     cbe:	fc 01       	movw	r30, r24
     cc0:	80 81       	ld	r24, Z
     cc2:	91 81       	ldd	r25, Z+1	; 0x01
     cc4:	b9 01       	movw	r22, r18
     cc6:	0e 94 ba 15 	call	0x2b74	; 0x2b74 <realloc>
     cca:	9d 83       	std	Y+5, r25	; 0x05
     ccc:	8c 83       	std	Y+4, r24	; 0x04
     cce:	8c 81       	ldd	r24, Y+4	; 0x04
     cd0:	9d 81       	ldd	r25, Y+5	; 0x05
     cd2:	89 2b       	or	r24, r25
     cd4:	11 f4       	brne	.+4      	; 0xcda <Increase_Buffer+0x9c>
     cd6:	80 e0       	ldi	r24, 0x00	; 0
     cd8:	14 c0       	rjmp	.+40     	; 0xd02 <Increase_Buffer+0xc4>
     cda:	8e 81       	ldd	r24, Y+6	; 0x06
     cdc:	9f 81       	ldd	r25, Y+7	; 0x07
     cde:	2c 81       	ldd	r18, Y+4	; 0x04
     ce0:	3d 81       	ldd	r19, Y+5	; 0x05
     ce2:	fc 01       	movw	r30, r24
     ce4:	31 83       	std	Z+1, r19	; 0x01
     ce6:	20 83       	st	Z, r18
     ce8:	8b 81       	ldd	r24, Y+3	; 0x03
     cea:	28 2f       	mov	r18, r24
     cec:	30 e0       	ldi	r19, 0x00	; 0
     cee:	89 81       	ldd	r24, Y+1	; 0x01
     cf0:	9a 81       	ldd	r25, Y+2	; 0x02
     cf2:	28 0f       	add	r18, r24
     cf4:	39 1f       	adc	r19, r25
     cf6:	8e 81       	ldd	r24, Y+6	; 0x06
     cf8:	9f 81       	ldd	r25, Y+7	; 0x07
     cfa:	fc 01       	movw	r30, r24
     cfc:	37 83       	std	Z+7, r19	; 0x07
     cfe:	26 83       	std	Z+6, r18	; 0x06
     d00:	81 e0       	ldi	r24, 0x01	; 1
     d02:	27 96       	adiw	r28, 0x07	; 7
     d04:	0f b6       	in	r0, 0x3f	; 63
     d06:	f8 94       	cli
     d08:	de bf       	out	0x3e, r29	; 62
     d0a:	0f be       	out	0x3f, r0	; 63
     d0c:	cd bf       	out	0x3d, r28	; 61
     d0e:	df 91       	pop	r29
     d10:	cf 91       	pop	r28
     d12:	08 95       	ret

00000d14 <IsEmpty>:
     d14:	cf 93       	push	r28
     d16:	df 93       	push	r29
     d18:	00 d0       	rcall	.+0      	; 0xd1a <IsEmpty+0x6>
     d1a:	cd b7       	in	r28, 0x3d	; 61
     d1c:	de b7       	in	r29, 0x3e	; 62
     d1e:	9a 83       	std	Y+2, r25	; 0x02
     d20:	89 83       	std	Y+1, r24	; 0x01
     d22:	89 81       	ldd	r24, Y+1	; 0x01
     d24:	9a 81       	ldd	r25, Y+2	; 0x02
     d26:	fc 01       	movw	r30, r24
     d28:	87 85       	ldd	r24, Z+15	; 0x0f
     d2a:	88 23       	and	r24, r24
     d2c:	79 f4       	brne	.+30     	; 0xd4c <IsEmpty+0x38>
     d2e:	89 81       	ldd	r24, Y+1	; 0x01
     d30:	9a 81       	ldd	r25, Y+2	; 0x02
     d32:	fc 01       	movw	r30, r24
     d34:	22 81       	ldd	r18, Z+2	; 0x02
     d36:	33 81       	ldd	r19, Z+3	; 0x03
     d38:	89 81       	ldd	r24, Y+1	; 0x01
     d3a:	9a 81       	ldd	r25, Y+2	; 0x02
     d3c:	fc 01       	movw	r30, r24
     d3e:	84 81       	ldd	r24, Z+4	; 0x04
     d40:	95 81       	ldd	r25, Z+5	; 0x05
     d42:	28 17       	cp	r18, r24
     d44:	39 07       	cpc	r19, r25
     d46:	11 f4       	brne	.+4      	; 0xd4c <IsEmpty+0x38>
     d48:	81 e0       	ldi	r24, 0x01	; 1
     d4a:	01 c0       	rjmp	.+2      	; 0xd4e <IsEmpty+0x3a>
     d4c:	80 e0       	ldi	r24, 0x00	; 0
     d4e:	0f 90       	pop	r0
     d50:	0f 90       	pop	r0
     d52:	df 91       	pop	r29
     d54:	cf 91       	pop	r28
     d56:	08 95       	ret

00000d58 <Write_to_Buffer>:
     d58:	cf 93       	push	r28
     d5a:	df 93       	push	r29
     d5c:	cd b7       	in	r28, 0x3d	; 61
     d5e:	de b7       	in	r29, 0x3e	; 62
     d60:	2a 97       	sbiw	r28, 0x0a	; 10
     d62:	0f b6       	in	r0, 0x3f	; 63
     d64:	f8 94       	cli
     d66:	de bf       	out	0x3e, r29	; 62
     d68:	0f be       	out	0x3f, r0	; 63
     d6a:	cd bf       	out	0x3d, r28	; 61
     d6c:	98 87       	std	Y+8, r25	; 0x08
     d6e:	8f 83       	std	Y+7, r24	; 0x07
     d70:	7a 87       	std	Y+10, r23	; 0x0a
     d72:	69 87       	std	Y+9, r22	; 0x09
     d74:	8f 81       	ldd	r24, Y+7	; 0x07
     d76:	98 85       	ldd	r25, Y+8	; 0x08
     d78:	fc 01       	movw	r30, r24
     d7a:	84 81       	ldd	r24, Z+4	; 0x04
     d7c:	95 81       	ldd	r25, Z+5	; 0x05
     d7e:	9a 83       	std	Y+2, r25	; 0x02
     d80:	89 83       	std	Y+1, r24	; 0x01
     d82:	8f 81       	ldd	r24, Y+7	; 0x07
     d84:	98 85       	ldd	r25, Y+8	; 0x08
     d86:	fc 01       	movw	r30, r24
     d88:	82 81       	ldd	r24, Z+2	; 0x02
     d8a:	93 81       	ldd	r25, Z+3	; 0x03
     d8c:	9c 83       	std	Y+4, r25	; 0x04
     d8e:	8b 83       	std	Y+3, r24	; 0x03
     d90:	8f 81       	ldd	r24, Y+7	; 0x07
     d92:	98 85       	ldd	r25, Y+8	; 0x08
     d94:	fc 01       	movw	r30, r24
     d96:	86 81       	ldd	r24, Z+6	; 0x06
     d98:	97 81       	ldd	r25, Z+7	; 0x07
     d9a:	9e 83       	std	Y+6, r25	; 0x06
     d9c:	8d 83       	std	Y+5, r24	; 0x05
     d9e:	29 81       	ldd	r18, Y+1	; 0x01
     da0:	3a 81       	ldd	r19, Y+2	; 0x02
     da2:	8d 81       	ldd	r24, Y+5	; 0x05
     da4:	9e 81       	ldd	r25, Y+6	; 0x06
     da6:	28 17       	cp	r18, r24
     da8:	39 07       	cpc	r19, r25
     daa:	51 f4       	brne	.+20     	; 0xdc0 <Write_to_Buffer+0x68>
     dac:	8f 81       	ldd	r24, Y+7	; 0x07
     dae:	98 85       	ldd	r25, Y+8	; 0x08
     db0:	fc 01       	movw	r30, r24
     db2:	15 82       	std	Z+5, r1	; 0x05
     db4:	14 82       	std	Z+4, r1	; 0x04
     db6:	8f 81       	ldd	r24, Y+7	; 0x07
     db8:	98 85       	ldd	r25, Y+8	; 0x08
     dba:	21 e0       	ldi	r18, 0x01	; 1
     dbc:	fc 01       	movw	r30, r24
     dbe:	27 87       	std	Z+15, r18	; 0x0f
     dc0:	8f 81       	ldd	r24, Y+7	; 0x07
     dc2:	98 85       	ldd	r25, Y+8	; 0x08
     dc4:	fc 01       	movw	r30, r24
     dc6:	87 85       	ldd	r24, Z+15	; 0x0f
     dc8:	81 30       	cpi	r24, 0x01	; 1
     dca:	e1 f5       	brne	.+120    	; 0xe44 <Write_to_Buffer+0xec>
     dcc:	2b 81       	ldd	r18, Y+3	; 0x03
     dce:	3c 81       	ldd	r19, Y+4	; 0x04
     dd0:	89 81       	ldd	r24, Y+1	; 0x01
     dd2:	9a 81       	ldd	r25, Y+2	; 0x02
     dd4:	28 17       	cp	r18, r24
     dd6:	39 07       	cpc	r19, r25
     dd8:	a9 f5       	brne	.+106    	; 0xe44 <Write_to_Buffer+0xec>
     dda:	8f 81       	ldd	r24, Y+7	; 0x07
     ddc:	98 85       	ldd	r25, Y+8	; 0x08
     dde:	0e 94 1f 06 	call	0xc3e	; 0xc3e <Increase_Buffer>
     de2:	81 30       	cpi	r24, 0x01	; 1
     de4:	69 f5       	brne	.+90     	; 0xe40 <Write_to_Buffer+0xe8>
     de6:	8f 81       	ldd	r24, Y+7	; 0x07
     de8:	98 85       	ldd	r25, Y+8	; 0x08
     dea:	22 e0       	ldi	r18, 0x02	; 2
     dec:	fc 01       	movw	r30, r24
     dee:	27 87       	std	Z+15, r18	; 0x0f
     df0:	8f 81       	ldd	r24, Y+7	; 0x07
     df2:	98 85       	ldd	r25, Y+8	; 0x08
     df4:	29 81       	ldd	r18, Y+1	; 0x01
     df6:	3a 81       	ldd	r19, Y+2	; 0x02
     df8:	fc 01       	movw	r30, r24
     dfa:	36 87       	std	Z+14, r19	; 0x0e
     dfc:	25 87       	std	Z+13, r18	; 0x0d
     dfe:	8f 81       	ldd	r24, Y+7	; 0x07
     e00:	98 85       	ldd	r25, Y+8	; 0x08
     e02:	2d 81       	ldd	r18, Y+5	; 0x05
     e04:	3e 81       	ldd	r19, Y+6	; 0x06
     e06:	fc 01       	movw	r30, r24
     e08:	32 87       	std	Z+10, r19	; 0x0a
     e0a:	21 87       	std	Z+9, r18	; 0x09
     e0c:	8f 81       	ldd	r24, Y+7	; 0x07
     e0e:	98 85       	ldd	r25, Y+8	; 0x08
     e10:	2d 81       	ldd	r18, Y+5	; 0x05
     e12:	3e 81       	ldd	r19, Y+6	; 0x06
     e14:	fc 01       	movw	r30, r24
     e16:	34 87       	std	Z+12, r19	; 0x0c
     e18:	23 87       	std	Z+11, r18	; 0x0b
     e1a:	8f 81       	ldd	r24, Y+7	; 0x07
     e1c:	98 85       	ldd	r25, Y+8	; 0x08
     e1e:	fc 01       	movw	r30, r24
     e20:	26 81       	ldd	r18, Z+6	; 0x06
     e22:	37 81       	ldd	r19, Z+7	; 0x07
     e24:	8f 81       	ldd	r24, Y+7	; 0x07
     e26:	98 85       	ldd	r25, Y+8	; 0x08
     e28:	fc 01       	movw	r30, r24
     e2a:	80 85       	ldd	r24, Z+8	; 0x08
     e2c:	88 2f       	mov	r24, r24
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	28 1b       	sub	r18, r24
     e32:	39 0b       	sbc	r19, r25
     e34:	8f 81       	ldd	r24, Y+7	; 0x07
     e36:	98 85       	ldd	r25, Y+8	; 0x08
     e38:	fc 01       	movw	r30, r24
     e3a:	35 83       	std	Z+5, r19	; 0x05
     e3c:	24 83       	std	Z+4, r18	; 0x04
     e3e:	02 c0       	rjmp	.+4      	; 0xe44 <Write_to_Buffer+0xec>
     e40:	80 e0       	ldi	r24, 0x00	; 0
     e42:	2a c0       	rjmp	.+84     	; 0xe98 <Write_to_Buffer+0x140>
     e44:	8f 81       	ldd	r24, Y+7	; 0x07
     e46:	98 85       	ldd	r25, Y+8	; 0x08
     e48:	fc 01       	movw	r30, r24
     e4a:	40 81       	ld	r20, Z
     e4c:	51 81       	ldd	r21, Z+1	; 0x01
     e4e:	8f 81       	ldd	r24, Y+7	; 0x07
     e50:	98 85       	ldd	r25, Y+8	; 0x08
     e52:	fc 01       	movw	r30, r24
     e54:	24 81       	ldd	r18, Z+4	; 0x04
     e56:	35 81       	ldd	r19, Z+5	; 0x05
     e58:	c9 01       	movw	r24, r18
     e5a:	88 0f       	add	r24, r24
     e5c:	99 1f       	adc	r25, r25
     e5e:	82 0f       	add	r24, r18
     e60:	93 1f       	adc	r25, r19
     e62:	9a 01       	movw	r18, r20
     e64:	28 0f       	add	r18, r24
     e66:	39 1f       	adc	r19, r25
     e68:	89 85       	ldd	r24, Y+9	; 0x09
     e6a:	9a 85       	ldd	r25, Y+10	; 0x0a
     e6c:	fc 01       	movw	r30, r24
     e6e:	80 81       	ld	r24, Z
     e70:	91 81       	ldd	r25, Z+1	; 0x01
     e72:	a2 81       	ldd	r26, Z+2	; 0x02
     e74:	f9 01       	movw	r30, r18
     e76:	80 83       	st	Z, r24
     e78:	91 83       	std	Z+1, r25	; 0x01
     e7a:	a2 83       	std	Z+2, r26	; 0x02
     e7c:	8f 81       	ldd	r24, Y+7	; 0x07
     e7e:	98 85       	ldd	r25, Y+8	; 0x08
     e80:	fc 01       	movw	r30, r24
     e82:	84 81       	ldd	r24, Z+4	; 0x04
     e84:	95 81       	ldd	r25, Z+5	; 0x05
     e86:	9c 01       	movw	r18, r24
     e88:	2f 5f       	subi	r18, 0xFF	; 255
     e8a:	3f 4f       	sbci	r19, 0xFF	; 255
     e8c:	8f 81       	ldd	r24, Y+7	; 0x07
     e8e:	98 85       	ldd	r25, Y+8	; 0x08
     e90:	fc 01       	movw	r30, r24
     e92:	35 83       	std	Z+5, r19	; 0x05
     e94:	24 83       	std	Z+4, r18	; 0x04
     e96:	81 e0       	ldi	r24, 0x01	; 1
     e98:	2a 96       	adiw	r28, 0x0a	; 10
     e9a:	0f b6       	in	r0, 0x3f	; 63
     e9c:	f8 94       	cli
     e9e:	de bf       	out	0x3e, r29	; 62
     ea0:	0f be       	out	0x3f, r0	; 63
     ea2:	cd bf       	out	0x3d, r28	; 61
     ea4:	df 91       	pop	r29
     ea6:	cf 91       	pop	r28
     ea8:	08 95       	ret

00000eaa <Read_from_Buffer>:
     eaa:	cf 93       	push	r28
     eac:	df 93       	push	r29
     eae:	00 d0       	rcall	.+0      	; 0xeb0 <Read_from_Buffer+0x6>
     eb0:	00 d0       	rcall	.+0      	; 0xeb2 <Read_from_Buffer+0x8>
     eb2:	00 d0       	rcall	.+0      	; 0xeb4 <Read_from_Buffer+0xa>
     eb4:	cd b7       	in	r28, 0x3d	; 61
     eb6:	de b7       	in	r29, 0x3e	; 62
     eb8:	9c 83       	std	Y+4, r25	; 0x04
     eba:	8b 83       	std	Y+3, r24	; 0x03
     ebc:	7e 83       	std	Y+6, r23	; 0x06
     ebe:	6d 83       	std	Y+5, r22	; 0x05
     ec0:	8b 81       	ldd	r24, Y+3	; 0x03
     ec2:	9c 81       	ldd	r25, Y+4	; 0x04
     ec4:	fc 01       	movw	r30, r24
     ec6:	82 81       	ldd	r24, Z+2	; 0x02
     ec8:	93 81       	ldd	r25, Z+3	; 0x03
     eca:	9a 83       	std	Y+2, r25	; 0x02
     ecc:	89 83       	std	Y+1, r24	; 0x01
     ece:	8b 81       	ldd	r24, Y+3	; 0x03
     ed0:	9c 81       	ldd	r25, Y+4	; 0x04
     ed2:	0e 94 8a 06 	call	0xd14	; 0xd14 <IsEmpty>
     ed6:	81 30       	cpi	r24, 0x01	; 1
     ed8:	11 f4       	brne	.+4      	; 0xede <Read_from_Buffer+0x34>
     eda:	82 e0       	ldi	r24, 0x02	; 2
     edc:	ab c0       	rjmp	.+342    	; 0x1034 <Read_from_Buffer+0x18a>
     ede:	8b 81       	ldd	r24, Y+3	; 0x03
     ee0:	9c 81       	ldd	r25, Y+4	; 0x04
     ee2:	fc 01       	movw	r30, r24
     ee4:	40 81       	ld	r20, Z
     ee6:	51 81       	ldd	r21, Z+1	; 0x01
     ee8:	8b 81       	ldd	r24, Y+3	; 0x03
     eea:	9c 81       	ldd	r25, Y+4	; 0x04
     eec:	fc 01       	movw	r30, r24
     eee:	22 81       	ldd	r18, Z+2	; 0x02
     ef0:	33 81       	ldd	r19, Z+3	; 0x03
     ef2:	c9 01       	movw	r24, r18
     ef4:	88 0f       	add	r24, r24
     ef6:	99 1f       	adc	r25, r25
     ef8:	82 0f       	add	r24, r18
     efa:	93 1f       	adc	r25, r19
     efc:	84 0f       	add	r24, r20
     efe:	95 1f       	adc	r25, r21
     f00:	2d 81       	ldd	r18, Y+5	; 0x05
     f02:	3e 81       	ldd	r19, Y+6	; 0x06
     f04:	fc 01       	movw	r30, r24
     f06:	80 81       	ld	r24, Z
     f08:	91 81       	ldd	r25, Z+1	; 0x01
     f0a:	a2 81       	ldd	r26, Z+2	; 0x02
     f0c:	f9 01       	movw	r30, r18
     f0e:	80 83       	st	Z, r24
     f10:	91 83       	std	Z+1, r25	; 0x01
     f12:	a2 83       	std	Z+2, r26	; 0x02
     f14:	8b 81       	ldd	r24, Y+3	; 0x03
     f16:	9c 81       	ldd	r25, Y+4	; 0x04
     f18:	fc 01       	movw	r30, r24
     f1a:	87 85       	ldd	r24, Z+15	; 0x0f
     f1c:	88 2f       	mov	r24, r24
     f1e:	90 e0       	ldi	r25, 0x00	; 0
     f20:	81 30       	cpi	r24, 0x01	; 1
     f22:	91 05       	cpc	r25, r1
     f24:	a1 f0       	breq	.+40     	; 0xf4e <Read_from_Buffer+0xa4>
     f26:	82 30       	cpi	r24, 0x02	; 2
     f28:	91 05       	cpc	r25, r1
     f2a:	91 f1       	breq	.+100    	; 0xf90 <Read_from_Buffer+0xe6>
     f2c:	89 2b       	or	r24, r25
     f2e:	09 f0       	breq	.+2      	; 0xf32 <Read_from_Buffer+0x88>
     f30:	6d c0       	rjmp	.+218    	; 0x100c <Read_from_Buffer+0x162>
     f32:	8b 81       	ldd	r24, Y+3	; 0x03
     f34:	9c 81       	ldd	r25, Y+4	; 0x04
     f36:	fc 01       	movw	r30, r24
     f38:	82 81       	ldd	r24, Z+2	; 0x02
     f3a:	93 81       	ldd	r25, Z+3	; 0x03
     f3c:	9c 01       	movw	r18, r24
     f3e:	2f 5f       	subi	r18, 0xFF	; 255
     f40:	3f 4f       	sbci	r19, 0xFF	; 255
     f42:	8b 81       	ldd	r24, Y+3	; 0x03
     f44:	9c 81       	ldd	r25, Y+4	; 0x04
     f46:	fc 01       	movw	r30, r24
     f48:	33 83       	std	Z+3, r19	; 0x03
     f4a:	22 83       	std	Z+2, r18	; 0x02
     f4c:	61 c0       	rjmp	.+194    	; 0x1010 <Read_from_Buffer+0x166>
     f4e:	8b 81       	ldd	r24, Y+3	; 0x03
     f50:	9c 81       	ldd	r25, Y+4	; 0x04
     f52:	fc 01       	movw	r30, r24
     f54:	86 81       	ldd	r24, Z+6	; 0x06
     f56:	97 81       	ldd	r25, Z+7	; 0x07
     f58:	9c 01       	movw	r18, r24
     f5a:	21 50       	subi	r18, 0x01	; 1
     f5c:	31 09       	sbc	r19, r1
     f5e:	89 81       	ldd	r24, Y+1	; 0x01
     f60:	9a 81       	ldd	r25, Y+2	; 0x02
     f62:	28 17       	cp	r18, r24
     f64:	39 07       	cpc	r19, r25
     f66:	31 f4       	brne	.+12     	; 0xf74 <Read_from_Buffer+0xca>
     f68:	8b 81       	ldd	r24, Y+3	; 0x03
     f6a:	9c 81       	ldd	r25, Y+4	; 0x04
     f6c:	fc 01       	movw	r30, r24
     f6e:	13 82       	std	Z+3, r1	; 0x03
     f70:	12 82       	std	Z+2, r1	; 0x02
     f72:	4e c0       	rjmp	.+156    	; 0x1010 <Read_from_Buffer+0x166>
     f74:	8b 81       	ldd	r24, Y+3	; 0x03
     f76:	9c 81       	ldd	r25, Y+4	; 0x04
     f78:	fc 01       	movw	r30, r24
     f7a:	82 81       	ldd	r24, Z+2	; 0x02
     f7c:	93 81       	ldd	r25, Z+3	; 0x03
     f7e:	9c 01       	movw	r18, r24
     f80:	2f 5f       	subi	r18, 0xFF	; 255
     f82:	3f 4f       	sbci	r19, 0xFF	; 255
     f84:	8b 81       	ldd	r24, Y+3	; 0x03
     f86:	9c 81       	ldd	r25, Y+4	; 0x04
     f88:	fc 01       	movw	r30, r24
     f8a:	33 83       	std	Z+3, r19	; 0x03
     f8c:	22 83       	std	Z+2, r18	; 0x02
     f8e:	40 c0       	rjmp	.+128    	; 0x1010 <Read_from_Buffer+0x166>
     f90:	8b 81       	ldd	r24, Y+3	; 0x03
     f92:	9c 81       	ldd	r25, Y+4	; 0x04
     f94:	fc 01       	movw	r30, r24
     f96:	81 85       	ldd	r24, Z+9	; 0x09
     f98:	92 85       	ldd	r25, Z+10	; 0x0a
     f9a:	9c 01       	movw	r18, r24
     f9c:	21 50       	subi	r18, 0x01	; 1
     f9e:	31 09       	sbc	r19, r1
     fa0:	89 81       	ldd	r24, Y+1	; 0x01
     fa2:	9a 81       	ldd	r25, Y+2	; 0x02
     fa4:	28 17       	cp	r18, r24
     fa6:	39 07       	cpc	r19, r25
     fa8:	31 f4       	brne	.+12     	; 0xfb6 <Read_from_Buffer+0x10c>
     faa:	8b 81       	ldd	r24, Y+3	; 0x03
     fac:	9c 81       	ldd	r25, Y+4	; 0x04
     fae:	fc 01       	movw	r30, r24
     fb0:	13 82       	std	Z+3, r1	; 0x03
     fb2:	12 82       	std	Z+2, r1	; 0x02
     fb4:	2d c0       	rjmp	.+90     	; 0x1010 <Read_from_Buffer+0x166>
     fb6:	8b 81       	ldd	r24, Y+3	; 0x03
     fb8:	9c 81       	ldd	r25, Y+4	; 0x04
     fba:	fc 01       	movw	r30, r24
     fbc:	85 85       	ldd	r24, Z+13	; 0x0d
     fbe:	96 85       	ldd	r25, Z+14	; 0x0e
     fc0:	9c 01       	movw	r18, r24
     fc2:	21 50       	subi	r18, 0x01	; 1
     fc4:	31 09       	sbc	r19, r1
     fc6:	89 81       	ldd	r24, Y+1	; 0x01
     fc8:	9a 81       	ldd	r25, Y+2	; 0x02
     fca:	28 17       	cp	r18, r24
     fcc:	39 07       	cpc	r19, r25
     fce:	81 f4       	brne	.+32     	; 0xff0 <Read_from_Buffer+0x146>
     fd0:	8b 81       	ldd	r24, Y+3	; 0x03
     fd2:	9c 81       	ldd	r25, Y+4	; 0x04
     fd4:	fc 01       	movw	r30, r24
     fd6:	23 85       	ldd	r18, Z+11	; 0x0b
     fd8:	34 85       	ldd	r19, Z+12	; 0x0c
     fda:	8b 81       	ldd	r24, Y+3	; 0x03
     fdc:	9c 81       	ldd	r25, Y+4	; 0x04
     fde:	fc 01       	movw	r30, r24
     fe0:	33 83       	std	Z+3, r19	; 0x03
     fe2:	22 83       	std	Z+2, r18	; 0x02
     fe4:	8b 81       	ldd	r24, Y+3	; 0x03
     fe6:	9c 81       	ldd	r25, Y+4	; 0x04
     fe8:	21 e0       	ldi	r18, 0x01	; 1
     fea:	fc 01       	movw	r30, r24
     fec:	27 87       	std	Z+15, r18	; 0x0f
     fee:	10 c0       	rjmp	.+32     	; 0x1010 <Read_from_Buffer+0x166>
     ff0:	8b 81       	ldd	r24, Y+3	; 0x03
     ff2:	9c 81       	ldd	r25, Y+4	; 0x04
     ff4:	fc 01       	movw	r30, r24
     ff6:	82 81       	ldd	r24, Z+2	; 0x02
     ff8:	93 81       	ldd	r25, Z+3	; 0x03
     ffa:	9c 01       	movw	r18, r24
     ffc:	2f 5f       	subi	r18, 0xFF	; 255
     ffe:	3f 4f       	sbci	r19, 0xFF	; 255
    1000:	8b 81       	ldd	r24, Y+3	; 0x03
    1002:	9c 81       	ldd	r25, Y+4	; 0x04
    1004:	fc 01       	movw	r30, r24
    1006:	33 83       	std	Z+3, r19	; 0x03
    1008:	22 83       	std	Z+2, r18	; 0x02
    100a:	02 c0       	rjmp	.+4      	; 0x1010 <Read_from_Buffer+0x166>
    100c:	80 e0       	ldi	r24, 0x00	; 0
    100e:	12 c0       	rjmp	.+36     	; 0x1034 <Read_from_Buffer+0x18a>
    1010:	8b 81       	ldd	r24, Y+3	; 0x03
    1012:	9c 81       	ldd	r25, Y+4	; 0x04
    1014:	fc 01       	movw	r30, r24
    1016:	22 81       	ldd	r18, Z+2	; 0x02
    1018:	33 81       	ldd	r19, Z+3	; 0x03
    101a:	8b 81       	ldd	r24, Y+3	; 0x03
    101c:	9c 81       	ldd	r25, Y+4	; 0x04
    101e:	fc 01       	movw	r30, r24
    1020:	84 81       	ldd	r24, Z+4	; 0x04
    1022:	95 81       	ldd	r25, Z+5	; 0x05
    1024:	28 17       	cp	r18, r24
    1026:	39 07       	cpc	r19, r25
    1028:	21 f4       	brne	.+8      	; 0x1032 <Read_from_Buffer+0x188>
    102a:	8b 81       	ldd	r24, Y+3	; 0x03
    102c:	9c 81       	ldd	r25, Y+4	; 0x04
    102e:	fc 01       	movw	r30, r24
    1030:	17 86       	std	Z+15, r1	; 0x0f
    1032:	81 e0       	ldi	r24, 0x01	; 1
    1034:	26 96       	adiw	r28, 0x06	; 6
    1036:	0f b6       	in	r0, 0x3f	; 63
    1038:	f8 94       	cli
    103a:	de bf       	out	0x3e, r29	; 62
    103c:	0f be       	out	0x3f, r0	; 63
    103e:	cd bf       	out	0x3d, r28	; 61
    1040:	df 91       	pop	r29
    1042:	cf 91       	pop	r28
    1044:	08 95       	ret

00001046 <TWI_Add_W_To_Queue>:
    1046:	cf 93       	push	r28
    1048:	df 93       	push	r29
    104a:	cd b7       	in	r28, 0x3d	; 61
    104c:	de b7       	in	r29, 0x3e	; 62
    104e:	2c 97       	sbiw	r28, 0x0c	; 12
    1050:	0f b6       	in	r0, 0x3f	; 63
    1052:	f8 94       	cli
    1054:	de bf       	out	0x3e, r29	; 62
    1056:	0f be       	out	0x3f, r0	; 63
    1058:	cd bf       	out	0x3d, r28	; 61
    105a:	99 87       	std	Y+9, r25	; 0x09
    105c:	88 87       	std	Y+8, r24	; 0x08
    105e:	6a 87       	std	Y+10, r22	; 0x0a
    1060:	4b 87       	std	Y+11, r20	; 0x0b
    1062:	2c 87       	std	Y+12, r18	; 0x0c
    1064:	88 85       	ldd	r24, Y+8	; 0x08
    1066:	99 85       	ldd	r25, Y+9	; 0x09
    1068:	0e 94 8a 06 	call	0xd14	; 0xd14 <IsEmpty>
    106c:	88 23       	and	r24, r24
    106e:	59 f0       	breq	.+22     	; 0x1086 <TWI_Add_W_To_Queue+0x40>
    1070:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Next_I2C_State>
    1074:	88 30       	cpi	r24, 0x08	; 8
    1076:	39 f4       	brne	.+14     	; 0x1086 <TWI_Add_W_To_Queue+0x40>
    1078:	4c 85       	ldd	r20, Y+12	; 0x0c
    107a:	6b 85       	ldd	r22, Y+11	; 0x0b
    107c:	8a 85       	ldd	r24, Y+10	; 0x0a
    107e:	0e 94 8d 02 	call	0x51a	; 0x51a <TWI_Write>
    1082:	81 e0       	ldi	r24, 0x01	; 1
    1084:	46 c0       	rjmp	.+140    	; 0x1112 <TWI_Add_W_To_Queue+0xcc>
    1086:	1d 82       	std	Y+5, r1	; 0x05
    1088:	1e 82       	std	Y+6, r1	; 0x06
    108a:	1f 82       	std	Y+7, r1	; 0x07
    108c:	81 e0       	ldi	r24, 0x01	; 1
    108e:	8d 83       	std	Y+5, r24	; 0x05
    1090:	81 e0       	ldi	r24, 0x01	; 1
    1092:	8e 83       	std	Y+6, r24	; 0x06
    1094:	9e 01       	movw	r18, r28
    1096:	2b 5f       	subi	r18, 0xFB	; 251
    1098:	3f 4f       	sbci	r19, 0xFF	; 255
    109a:	88 85       	ldd	r24, Y+8	; 0x08
    109c:	99 85       	ldd	r25, Y+9	; 0x09
    109e:	b9 01       	movw	r22, r18
    10a0:	0e 94 ac 06 	call	0xd58	; 0xd58 <Write_to_Buffer>
    10a4:	89 83       	std	Y+1, r24	; 0x01
    10a6:	89 81       	ldd	r24, Y+1	; 0x01
    10a8:	88 23       	and	r24, r24
    10aa:	11 f4       	brne	.+4      	; 0x10b0 <TWI_Add_W_To_Queue+0x6a>
    10ac:	80 e0       	ldi	r24, 0x00	; 0
    10ae:	31 c0       	rjmp	.+98     	; 0x1112 <TWI_Add_W_To_Queue+0xcc>
    10b0:	8a 85       	ldd	r24, Y+10	; 0x0a
    10b2:	8e 83       	std	Y+6, r24	; 0x06
    10b4:	9e 01       	movw	r18, r28
    10b6:	2b 5f       	subi	r18, 0xFB	; 251
    10b8:	3f 4f       	sbci	r19, 0xFF	; 255
    10ba:	88 85       	ldd	r24, Y+8	; 0x08
    10bc:	99 85       	ldd	r25, Y+9	; 0x09
    10be:	b9 01       	movw	r22, r18
    10c0:	0e 94 ac 06 	call	0xd58	; 0xd58 <Write_to_Buffer>
    10c4:	8a 83       	std	Y+2, r24	; 0x02
    10c6:	8a 81       	ldd	r24, Y+2	; 0x02
    10c8:	88 23       	and	r24, r24
    10ca:	11 f4       	brne	.+4      	; 0x10d0 <TWI_Add_W_To_Queue+0x8a>
    10cc:	80 e0       	ldi	r24, 0x00	; 0
    10ce:	21 c0       	rjmp	.+66     	; 0x1112 <TWI_Add_W_To_Queue+0xcc>
    10d0:	8b 85       	ldd	r24, Y+11	; 0x0b
    10d2:	8e 83       	std	Y+6, r24	; 0x06
    10d4:	9e 01       	movw	r18, r28
    10d6:	2b 5f       	subi	r18, 0xFB	; 251
    10d8:	3f 4f       	sbci	r19, 0xFF	; 255
    10da:	88 85       	ldd	r24, Y+8	; 0x08
    10dc:	99 85       	ldd	r25, Y+9	; 0x09
    10de:	b9 01       	movw	r22, r18
    10e0:	0e 94 ac 06 	call	0xd58	; 0xd58 <Write_to_Buffer>
    10e4:	8b 83       	std	Y+3, r24	; 0x03
    10e6:	8b 81       	ldd	r24, Y+3	; 0x03
    10e8:	88 23       	and	r24, r24
    10ea:	11 f4       	brne	.+4      	; 0x10f0 <TWI_Add_W_To_Queue+0xaa>
    10ec:	80 e0       	ldi	r24, 0x00	; 0
    10ee:	11 c0       	rjmp	.+34     	; 0x1112 <TWI_Add_W_To_Queue+0xcc>
    10f0:	8c 85       	ldd	r24, Y+12	; 0x0c
    10f2:	8e 83       	std	Y+6, r24	; 0x06
    10f4:	9e 01       	movw	r18, r28
    10f6:	2b 5f       	subi	r18, 0xFB	; 251
    10f8:	3f 4f       	sbci	r19, 0xFF	; 255
    10fa:	88 85       	ldd	r24, Y+8	; 0x08
    10fc:	99 85       	ldd	r25, Y+9	; 0x09
    10fe:	b9 01       	movw	r22, r18
    1100:	0e 94 ac 06 	call	0xd58	; 0xd58 <Write_to_Buffer>
    1104:	8c 83       	std	Y+4, r24	; 0x04
    1106:	8c 81       	ldd	r24, Y+4	; 0x04
    1108:	88 23       	and	r24, r24
    110a:	11 f4       	brne	.+4      	; 0x1110 <TWI_Add_W_To_Queue+0xca>
    110c:	80 e0       	ldi	r24, 0x00	; 0
    110e:	01 c0       	rjmp	.+2      	; 0x1112 <TWI_Add_W_To_Queue+0xcc>
    1110:	81 e0       	ldi	r24, 0x01	; 1
    1112:	2c 96       	adiw	r28, 0x0c	; 12
    1114:	0f b6       	in	r0, 0x3f	; 63
    1116:	f8 94       	cli
    1118:	de bf       	out	0x3e, r29	; 62
    111a:	0f be       	out	0x3f, r0	; 63
    111c:	cd bf       	out	0x3d, r28	; 61
    111e:	df 91       	pop	r29
    1120:	cf 91       	pop	r28
    1122:	08 95       	ret

00001124 <Fetch_TWI>:


Ring_Buffer_Status Fetch_TWI(Ring_Buffer* Buffer){
    1124:	cf 93       	push	r28
    1126:	df 93       	push	r29
    1128:	cd b7       	in	r28, 0x3d	; 61
    112a:	de b7       	in	r29, 0x3e	; 62
    112c:	29 97       	sbiw	r28, 0x09	; 9
    112e:	0f b6       	in	r0, 0x3f	; 63
    1130:	f8 94       	cli
    1132:	de bf       	out	0x3e, r29	; 62
    1134:	0f be       	out	0x3f, r0	; 63
    1136:	cd bf       	out	0x3d, r28	; 61
    1138:	99 87       	std	Y+9, r25	; 0x09
    113a:	88 87       	std	Y+8, r24	; 0x08
	
	if(IsEmpty(Buffer) == true){ 
    113c:	88 85       	ldd	r24, Y+8	; 0x08
    113e:	99 85       	ldd	r25, Y+9	; 0x09
    1140:	0e 94 8a 06 	call	0xd14	; 0xd14 <IsEmpty>
    1144:	81 30       	cpi	r24, 0x01	; 1
    1146:	11 f4       	brne	.+4      	; 0x114c <Fetch_TWI+0x28>
		return BUFFER_EMPTY;
    1148:	82 e0       	ldi	r24, 0x02	; 2
    114a:	97 c0       	rjmp	.+302    	; 0x127a <Fetch_TWI+0x156>
	}
	
	Buffer_Item Buffer_Out;
	
	if(Buffer == NULL){
    114c:	88 85       	ldd	r24, Y+8	; 0x08
    114e:	99 85       	ldd	r25, Y+9	; 0x09
    1150:	89 2b       	or	r24, r25
    1152:	11 f4       	brne	.+4      	; 0x1158 <Fetch_TWI+0x34>
		return BUFFER_FAULT;
    1154:	80 e0       	ldi	r24, 0x00	; 0
    1156:	91 c0       	rjmp	.+290    	; 0x127a <Fetch_TWI+0x156>
	uint8_t Device_Address;
	uint8_t Register_Address;
	
	TWI_Modes TWI_Mode;
	
	Ring_Buffer_Status Status_Check = Read_from_Buffer(Buffer, &Buffer_Out);
    1158:	9e 01       	movw	r18, r28
    115a:	2b 5f       	subi	r18, 0xFB	; 251
    115c:	3f 4f       	sbci	r19, 0xFF	; 255
    115e:	88 85       	ldd	r24, Y+8	; 0x08
    1160:	99 85       	ldd	r25, Y+9	; 0x09
    1162:	b9 01       	movw	r22, r18
    1164:	0e 94 55 07 	call	0xeaa	; 0xeaa <Read_from_Buffer>
    1168:	89 83       	std	Y+1, r24	; 0x01
	if(Status_Check == BUFFER_FAULT || Status_Check == BUFFER_EMPTY) return BUFFER_FAULT;
    116a:	89 81       	ldd	r24, Y+1	; 0x01
    116c:	88 23       	and	r24, r24
    116e:	19 f0       	breq	.+6      	; 0x1176 <Fetch_TWI+0x52>
    1170:	89 81       	ldd	r24, Y+1	; 0x01
    1172:	82 30       	cpi	r24, 0x02	; 2
    1174:	11 f4       	brne	.+4      	; 0x117a <Fetch_TWI+0x56>
    1176:	80 e0       	ldi	r24, 0x00	; 0
    1178:	80 c0       	rjmp	.+256    	; 0x127a <Fetch_TWI+0x156>
	
	if(Buffer_Out.Item_Type == BUFFER_TYPE_PTR) return BUFFER_FAULT; // Maybe I check this too much, but better safe then sorry.
    117a:	8d 81       	ldd	r24, Y+5	; 0x05
    117c:	88 23       	and	r24, r24
    117e:	11 f4       	brne	.+4      	; 0x1184 <Fetch_TWI+0x60>
    1180:	80 e0       	ldi	r24, 0x00	; 0
    1182:	7b c0       	rjmp	.+246    	; 0x127a <Fetch_TWI+0x156>
	
	if(Buffer_Out.Item.Byte != WRITING_MODE && Buffer_Out.Item.Byte != READING_MODE) return BUFFER_FAULT;
    1184:	8e 81       	ldd	r24, Y+6	; 0x06
    1186:	81 30       	cpi	r24, 0x01	; 1
    1188:	29 f0       	breq	.+10     	; 0x1194 <Fetch_TWI+0x70>
    118a:	8e 81       	ldd	r24, Y+6	; 0x06
    118c:	88 23       	and	r24, r24
    118e:	11 f0       	breq	.+4      	; 0x1194 <Fetch_TWI+0x70>
    1190:	80 e0       	ldi	r24, 0x00	; 0
    1192:	73 c0       	rjmp	.+230    	; 0x127a <Fetch_TWI+0x156>
	
	TWI_Mode = Buffer_Out.Item.Byte;
    1194:	8e 81       	ldd	r24, Y+6	; 0x06
    1196:	8a 83       	std	Y+2, r24	; 0x02
	
	Status_Check = Read_from_Buffer(Buffer, &Buffer_Out); // Probably should check if this fails... SO MANY TO CHECK.
    1198:	9e 01       	movw	r18, r28
    119a:	2b 5f       	subi	r18, 0xFB	; 251
    119c:	3f 4f       	sbci	r19, 0xFF	; 255
    119e:	88 85       	ldd	r24, Y+8	; 0x08
    11a0:	99 85       	ldd	r25, Y+9	; 0x09
    11a2:	b9 01       	movw	r22, r18
    11a4:	0e 94 55 07 	call	0xeaa	; 0xeaa <Read_from_Buffer>
    11a8:	89 83       	std	Y+1, r24	; 0x01
	if(Status_Check == BUFFER_FAULT || Status_Check == BUFFER_EMPTY) return BUFFER_FAULT; // I can probably make this cleaner somehow. Low priority.
    11aa:	89 81       	ldd	r24, Y+1	; 0x01
    11ac:	88 23       	and	r24, r24
    11ae:	19 f0       	breq	.+6      	; 0x11b6 <Fetch_TWI+0x92>
    11b0:	89 81       	ldd	r24, Y+1	; 0x01
    11b2:	82 30       	cpi	r24, 0x02	; 2
    11b4:	11 f4       	brne	.+4      	; 0x11ba <Fetch_TWI+0x96>
    11b6:	80 e0       	ldi	r24, 0x00	; 0
    11b8:	60 c0       	rjmp	.+192    	; 0x127a <Fetch_TWI+0x156>
	
	if(Buffer_Out.Item_Type == BUFFER_TYPE_PTR) return BUFFER_FAULT;
    11ba:	8d 81       	ldd	r24, Y+5	; 0x05
    11bc:	88 23       	and	r24, r24
    11be:	11 f4       	brne	.+4      	; 0x11c4 <Fetch_TWI+0xa0>
    11c0:	80 e0       	ldi	r24, 0x00	; 0
    11c2:	5b c0       	rjmp	.+182    	; 0x127a <Fetch_TWI+0x156>
	
	Device_Address = Buffer_Out.Item.Byte;
    11c4:	8e 81       	ldd	r24, Y+6	; 0x06
    11c6:	8b 83       	std	Y+3, r24	; 0x03
	
	Status_Check = Read_from_Buffer(Buffer, &Buffer_Out);
    11c8:	9e 01       	movw	r18, r28
    11ca:	2b 5f       	subi	r18, 0xFB	; 251
    11cc:	3f 4f       	sbci	r19, 0xFF	; 255
    11ce:	88 85       	ldd	r24, Y+8	; 0x08
    11d0:	99 85       	ldd	r25, Y+9	; 0x09
    11d2:	b9 01       	movw	r22, r18
    11d4:	0e 94 55 07 	call	0xeaa	; 0xeaa <Read_from_Buffer>
    11d8:	89 83       	std	Y+1, r24	; 0x01
	if(Status_Check == BUFFER_FAULT || Status_Check == BUFFER_EMPTY) return BUFFER_FAULT;
    11da:	89 81       	ldd	r24, Y+1	; 0x01
    11dc:	88 23       	and	r24, r24
    11de:	19 f0       	breq	.+6      	; 0x11e6 <Fetch_TWI+0xc2>
    11e0:	89 81       	ldd	r24, Y+1	; 0x01
    11e2:	82 30       	cpi	r24, 0x02	; 2
    11e4:	11 f4       	brne	.+4      	; 0x11ea <Fetch_TWI+0xc6>
    11e6:	80 e0       	ldi	r24, 0x00	; 0
    11e8:	48 c0       	rjmp	.+144    	; 0x127a <Fetch_TWI+0x156>
	
	if(Buffer_Out.Item_Type == BUFFER_TYPE_PTR) return BUFFER_FAULT;
    11ea:	8d 81       	ldd	r24, Y+5	; 0x05
    11ec:	88 23       	and	r24, r24
    11ee:	11 f4       	brne	.+4      	; 0x11f4 <Fetch_TWI+0xd0>
    11f0:	80 e0       	ldi	r24, 0x00	; 0
    11f2:	43 c0       	rjmp	.+134    	; 0x127a <Fetch_TWI+0x156>
		
	Register_Address = Buffer_Out.Item.Byte;
    11f4:	8e 81       	ldd	r24, Y+6	; 0x06
    11f6:	8c 83       	std	Y+4, r24	; 0x04
	
	
	if(TWI_Mode == READING_MODE){
    11f8:	8a 81       	ldd	r24, Y+2	; 0x02
    11fa:	88 23       	and	r24, r24
    11fc:	09 f5       	brne	.+66     	; 0x1240 <Fetch_TWI+0x11c>
		
		Status_Check = Read_from_Buffer(Buffer, &Buffer_Out);
    11fe:	9e 01       	movw	r18, r28
    1200:	2b 5f       	subi	r18, 0xFB	; 251
    1202:	3f 4f       	sbci	r19, 0xFF	; 255
    1204:	88 85       	ldd	r24, Y+8	; 0x08
    1206:	99 85       	ldd	r25, Y+9	; 0x09
    1208:	b9 01       	movw	r22, r18
    120a:	0e 94 55 07 	call	0xeaa	; 0xeaa <Read_from_Buffer>
    120e:	89 83       	std	Y+1, r24	; 0x01
		if(Status_Check == BUFFER_FAULT || Status_Check == BUFFER_EMPTY) return BUFFER_FAULT;
    1210:	89 81       	ldd	r24, Y+1	; 0x01
    1212:	88 23       	and	r24, r24
    1214:	19 f0       	breq	.+6      	; 0x121c <Fetch_TWI+0xf8>
    1216:	89 81       	ldd	r24, Y+1	; 0x01
    1218:	82 30       	cpi	r24, 0x02	; 2
    121a:	11 f4       	brne	.+4      	; 0x1220 <Fetch_TWI+0xfc>
    121c:	80 e0       	ldi	r24, 0x00	; 0
    121e:	2d c0       	rjmp	.+90     	; 0x127a <Fetch_TWI+0x156>
		
		if(Buffer_Out.Item_Type == BUFFER_TYPE_BYTE) return BUFFER_FAULT;
    1220:	8d 81       	ldd	r24, Y+5	; 0x05
    1222:	81 30       	cpi	r24, 0x01	; 1
    1224:	11 f4       	brne	.+4      	; 0x122a <Fetch_TWI+0x106>
    1226:	80 e0       	ldi	r24, 0x00	; 0
    1228:	28 c0       	rjmp	.+80     	; 0x127a <Fetch_TWI+0x156>
		
		TWI_Read(Device_Address, Register_Address, Buffer_Out.Item.Ptr, NULL);
    122a:	8e 81       	ldd	r24, Y+6	; 0x06
    122c:	9f 81       	ldd	r25, Y+7	; 0x07
    122e:	20 e0       	ldi	r18, 0x00	; 0
    1230:	30 e0       	ldi	r19, 0x00	; 0
    1232:	ac 01       	movw	r20, r24
    1234:	6c 81       	ldd	r22, Y+4	; 0x04
    1236:	8b 81       	ldd	r24, Y+3	; 0x03
    1238:	0e 94 ab 02 	call	0x556	; 0x556 <TWI_Read>
		
		return BUFFER_OK;
    123c:	81 e0       	ldi	r24, 0x01	; 1
    123e:	1d c0       	rjmp	.+58     	; 0x127a <Fetch_TWI+0x156>

	}
	
	Status_Check = Read_from_Buffer(Buffer, &Buffer_Out);
    1240:	9e 01       	movw	r18, r28
    1242:	2b 5f       	subi	r18, 0xFB	; 251
    1244:	3f 4f       	sbci	r19, 0xFF	; 255
    1246:	88 85       	ldd	r24, Y+8	; 0x08
    1248:	99 85       	ldd	r25, Y+9	; 0x09
    124a:	b9 01       	movw	r22, r18
    124c:	0e 94 55 07 	call	0xeaa	; 0xeaa <Read_from_Buffer>
    1250:	89 83       	std	Y+1, r24	; 0x01
	if(Status_Check == BUFFER_FAULT || Status_Check == BUFFER_EMPTY) return BUFFER_FAULT;
    1252:	89 81       	ldd	r24, Y+1	; 0x01
    1254:	88 23       	and	r24, r24
    1256:	19 f0       	breq	.+6      	; 0x125e <Fetch_TWI+0x13a>
    1258:	89 81       	ldd	r24, Y+1	; 0x01
    125a:	82 30       	cpi	r24, 0x02	; 2
    125c:	11 f4       	brne	.+4      	; 0x1262 <Fetch_TWI+0x13e>
    125e:	80 e0       	ldi	r24, 0x00	; 0
    1260:	0c c0       	rjmp	.+24     	; 0x127a <Fetch_TWI+0x156>

	if(Buffer_Out.Item_Type == BUFFER_TYPE_PTR) return BUFFER_FAULT;
    1262:	8d 81       	ldd	r24, Y+5	; 0x05
    1264:	88 23       	and	r24, r24
    1266:	11 f4       	brne	.+4      	; 0x126c <Fetch_TWI+0x148>
    1268:	80 e0       	ldi	r24, 0x00	; 0
    126a:	07 c0       	rjmp	.+14     	; 0x127a <Fetch_TWI+0x156>
	
	TWI_Write(Device_Address, Register_Address, Buffer_Out.Item.Byte);
    126c:	8e 81       	ldd	r24, Y+6	; 0x06
    126e:	48 2f       	mov	r20, r24
    1270:	6c 81       	ldd	r22, Y+4	; 0x04
    1272:	8b 81       	ldd	r24, Y+3	; 0x03
    1274:	0e 94 8d 02 	call	0x51a	; 0x51a <TWI_Write>
		
	return BUFFER_OK;
    1278:	81 e0       	ldi	r24, 0x01	; 1

}
    127a:	29 96       	adiw	r28, 0x09	; 9
    127c:	0f b6       	in	r0, 0x3f	; 63
    127e:	f8 94       	cli
    1280:	de bf       	out	0x3e, r29	; 62
    1282:	0f be       	out	0x3f, r0	; 63
    1284:	cd bf       	out	0x3d, r28	; 61
    1286:	df 91       	pop	r29
    1288:	cf 91       	pop	r28
    128a:	08 95       	ret

0000128c <__vector_14>:

//------- Timer Definitions:

const uint8_t Max_ISR_Cycles = 150; // Max time the ISR will take to increment System_Ticks.

ISR(TIMER0_COMPA_vect){
    128c:	1f 92       	push	r1
    128e:	0f 92       	push	r0
    1290:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    1294:	0f 92       	push	r0
    1296:	11 24       	eor	r1, r1
    1298:	ef 92       	push	r14
    129a:	ff 92       	push	r15
    129c:	0f 93       	push	r16
    129e:	1f 93       	push	r17
    12a0:	2f 93       	push	r18
    12a2:	3f 93       	push	r19
    12a4:	4f 93       	push	r20
    12a6:	5f 93       	push	r21
    12a8:	8f 93       	push	r24
    12aa:	9f 93       	push	r25
    12ac:	af 93       	push	r26
    12ae:	bf 93       	push	r27
    12b0:	ef 93       	push	r30
    12b2:	ff 93       	push	r31
    12b4:	cf 93       	push	r28
    12b6:	df 93       	push	r29
    12b8:	1f 92       	push	r1
    12ba:	cd b7       	in	r28, 0x3d	; 61
    12bc:	de b7       	in	r29, 0x3e	; 62
		
	if(Remaining_Ticks[_8_bit1] == 0){
    12be:	80 91 83 01 	lds	r24, 0x0183	; 0x800183 <Remaining_Ticks+0x4>
    12c2:	90 91 84 01 	lds	r25, 0x0184	; 0x800184 <Remaining_Ticks+0x5>
    12c6:	a0 91 85 01 	lds	r26, 0x0185	; 0x800185 <Remaining_Ticks+0x6>
    12ca:	b0 91 86 01 	lds	r27, 0x0186	; 0x800186 <Remaining_Ticks+0x7>
    12ce:	89 2b       	or	r24, r25
    12d0:	8a 2b       	or	r24, r26
    12d2:	8b 2b       	or	r24, r27
    12d4:	19 f5       	brne	.+70     	; 0x131c <__vector_14+0x90>
		
		//PORTD ^= (1 << PORTD6);
				
		if(Calculated_Ticks[_8_bit1] > 0){
    12d6:	80 91 77 01 	lds	r24, 0x0177	; 0x800177 <Calculated_Ticks+0x4>
    12da:	90 91 78 01 	lds	r25, 0x0178	; 0x800178 <Calculated_Ticks+0x5>
    12de:	a0 91 79 01 	lds	r26, 0x0179	; 0x800179 <Calculated_Ticks+0x6>
    12e2:	b0 91 7a 01 	lds	r27, 0x017A	; 0x80017a <Calculated_Ticks+0x7>
    12e6:	89 2b       	or	r24, r25
    12e8:	8a 2b       	or	r24, r26
    12ea:	8b 2b       	or	r24, r27
    12ec:	09 f4       	brne	.+2      	; 0x12f0 <__vector_14+0x64>
    12ee:	51 c0       	rjmp	.+162    	; 0x1392 <__vector_14+0x106>
			
			Remaining_Ticks[_8_bit1] = Calculated_Ticks[_8_bit1]; // Reset the counter
    12f0:	80 91 77 01 	lds	r24, 0x0177	; 0x800177 <Calculated_Ticks+0x4>
    12f4:	90 91 78 01 	lds	r25, 0x0178	; 0x800178 <Calculated_Ticks+0x5>
    12f8:	a0 91 79 01 	lds	r26, 0x0179	; 0x800179 <Calculated_Ticks+0x6>
    12fc:	b0 91 7a 01 	lds	r27, 0x017A	; 0x80017a <Calculated_Ticks+0x7>
    1300:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <Remaining_Ticks+0x4>
    1304:	90 93 84 01 	sts	0x0184, r25	; 0x800184 <Remaining_Ticks+0x5>
    1308:	a0 93 85 01 	sts	0x0185, r26	; 0x800185 <Remaining_Ticks+0x6>
    130c:	b0 93 86 01 	sts	0x0186, r27	; 0x800186 <Remaining_Ticks+0x7>
			OCR0A = 0xFF;
    1310:	87 e4       	ldi	r24, 0x47	; 71
    1312:	90 e0       	ldi	r25, 0x00	; 0
    1314:	2f ef       	ldi	r18, 0xFF	; 255
    1316:	fc 01       	movw	r30, r24
    1318:	20 83       	st	Z, r18
		OCR0A = NextOCR;
		Remaining_Ticks[_8_bit1] -= NextOCR;
		
	}
	
}
    131a:	3b c0       	rjmp	.+118    	; 0x1392 <__vector_14+0x106>
			
		}
		
	}else{

		uint8_t NextOCR = (Remaining_Ticks[_8_bit1] > 0xFF) ? 0xFF : (uint8_t)Remaining_Ticks[_8_bit1];
    131c:	80 91 83 01 	lds	r24, 0x0183	; 0x800183 <Remaining_Ticks+0x4>
    1320:	90 91 84 01 	lds	r25, 0x0184	; 0x800184 <Remaining_Ticks+0x5>
    1324:	a0 91 85 01 	lds	r26, 0x0185	; 0x800185 <Remaining_Ticks+0x6>
    1328:	b0 91 86 01 	lds	r27, 0x0186	; 0x800186 <Remaining_Ticks+0x7>
    132c:	8f 3f       	cpi	r24, 0xFF	; 255
    132e:	91 05       	cpc	r25, r1
    1330:	a1 05       	cpc	r26, r1
    1332:	b1 05       	cpc	r27, r1
    1334:	09 f0       	breq	.+2      	; 0x1338 <__vector_14+0xac>
    1336:	48 f4       	brcc	.+18     	; 0x134a <__vector_14+0xbe>
    1338:	80 91 83 01 	lds	r24, 0x0183	; 0x800183 <Remaining_Ticks+0x4>
    133c:	90 91 84 01 	lds	r25, 0x0184	; 0x800184 <Remaining_Ticks+0x5>
    1340:	a0 91 85 01 	lds	r26, 0x0185	; 0x800185 <Remaining_Ticks+0x6>
    1344:	b0 91 86 01 	lds	r27, 0x0186	; 0x800186 <Remaining_Ticks+0x7>
    1348:	01 c0       	rjmp	.+2      	; 0x134c <__vector_14+0xc0>
    134a:	8f ef       	ldi	r24, 0xFF	; 255
    134c:	89 83       	std	Y+1, r24	; 0x01

		OCR0A = NextOCR;
    134e:	87 e4       	ldi	r24, 0x47	; 71
    1350:	90 e0       	ldi	r25, 0x00	; 0
    1352:	29 81       	ldd	r18, Y+1	; 0x01
    1354:	fc 01       	movw	r30, r24
    1356:	20 83       	st	Z, r18
		Remaining_Ticks[_8_bit1] -= NextOCR;
    1358:	20 91 83 01 	lds	r18, 0x0183	; 0x800183 <Remaining_Ticks+0x4>
    135c:	30 91 84 01 	lds	r19, 0x0184	; 0x800184 <Remaining_Ticks+0x5>
    1360:	40 91 85 01 	lds	r20, 0x0185	; 0x800185 <Remaining_Ticks+0x6>
    1364:	50 91 86 01 	lds	r21, 0x0186	; 0x800186 <Remaining_Ticks+0x7>
    1368:	89 81       	ldd	r24, Y+1	; 0x01
    136a:	88 2f       	mov	r24, r24
    136c:	90 e0       	ldi	r25, 0x00	; 0
    136e:	a0 e0       	ldi	r26, 0x00	; 0
    1370:	b0 e0       	ldi	r27, 0x00	; 0
    1372:	79 01       	movw	r14, r18
    1374:	8a 01       	movw	r16, r20
    1376:	e8 1a       	sub	r14, r24
    1378:	f9 0a       	sbc	r15, r25
    137a:	0a 0b       	sbc	r16, r26
    137c:	1b 0b       	sbc	r17, r27
    137e:	d8 01       	movw	r26, r16
    1380:	c7 01       	movw	r24, r14
    1382:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <Remaining_Ticks+0x4>
    1386:	90 93 84 01 	sts	0x0184, r25	; 0x800184 <Remaining_Ticks+0x5>
    138a:	a0 93 85 01 	sts	0x0185, r26	; 0x800185 <Remaining_Ticks+0x6>
    138e:	b0 93 86 01 	sts	0x0186, r27	; 0x800186 <Remaining_Ticks+0x7>
		
	}
	
}
    1392:	00 00       	nop
    1394:	0f 90       	pop	r0
    1396:	df 91       	pop	r29
    1398:	cf 91       	pop	r28
    139a:	ff 91       	pop	r31
    139c:	ef 91       	pop	r30
    139e:	bf 91       	pop	r27
    13a0:	af 91       	pop	r26
    13a2:	9f 91       	pop	r25
    13a4:	8f 91       	pop	r24
    13a6:	5f 91       	pop	r21
    13a8:	4f 91       	pop	r20
    13aa:	3f 91       	pop	r19
    13ac:	2f 91       	pop	r18
    13ae:	1f 91       	pop	r17
    13b0:	0f 91       	pop	r16
    13b2:	ff 90       	pop	r15
    13b4:	ef 90       	pop	r14
    13b6:	0f 90       	pop	r0
    13b8:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    13bc:	0f 90       	pop	r0
    13be:	1f 90       	pop	r1
    13c0:	18 95       	reti

000013c2 <__vector_7>:

ISR(TIMER2_COMPA_vect){
    13c2:	1f 92       	push	r1
    13c4:	0f 92       	push	r0
    13c6:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    13ca:	0f 92       	push	r0
    13cc:	11 24       	eor	r1, r1
    13ce:	af 92       	push	r10
    13d0:	bf 92       	push	r11
    13d2:	cf 92       	push	r12
    13d4:	df 92       	push	r13
    13d6:	ef 92       	push	r14
    13d8:	ff 92       	push	r15
    13da:	0f 93       	push	r16
    13dc:	1f 93       	push	r17
    13de:	2f 93       	push	r18
    13e0:	3f 93       	push	r19
    13e2:	4f 93       	push	r20
    13e4:	5f 93       	push	r21
    13e6:	6f 93       	push	r22
    13e8:	7f 93       	push	r23
    13ea:	8f 93       	push	r24
    13ec:	9f 93       	push	r25
    13ee:	af 93       	push	r26
    13f0:	bf 93       	push	r27
    13f2:	ef 93       	push	r30
    13f4:	ff 93       	push	r31
    13f6:	cf 93       	push	r28
    13f8:	df 93       	push	r29
    13fa:	1f 92       	push	r1
    13fc:	cd b7       	in	r28, 0x3d	; 61
    13fe:	de b7       	in	r29, 0x3e	; 62
	
	if(Remaining_Ticks[_8_bit2] == 0){
    1400:	80 91 87 01 	lds	r24, 0x0187	; 0x800187 <Remaining_Ticks+0x8>
    1404:	90 91 88 01 	lds	r25, 0x0188	; 0x800188 <Remaining_Ticks+0x9>
    1408:	a0 91 89 01 	lds	r26, 0x0189	; 0x800189 <Remaining_Ticks+0xa>
    140c:	b0 91 8a 01 	lds	r27, 0x018A	; 0x80018a <Remaining_Ticks+0xb>
    1410:	89 2b       	or	r24, r25
    1412:	8a 2b       	or	r24, r26
    1414:	8b 2b       	or	r24, r27
    1416:	09 f0       	breq	.+2      	; 0x141a <__vector_7+0x58>
    1418:	56 c0       	rjmp	.+172    	; 0x14c6 <__vector_7+0x104>
		
		//PORTD ^= (1 << PORTD7);
		
		System_Ticks[_8_bit2]++; 
    141a:	a0 90 6b 01 	lds	r10, 0x016B	; 0x80016b <System_Ticks+0x10>
    141e:	b0 90 6c 01 	lds	r11, 0x016C	; 0x80016c <System_Ticks+0x11>
    1422:	c0 90 6d 01 	lds	r12, 0x016D	; 0x80016d <System_Ticks+0x12>
    1426:	d0 90 6e 01 	lds	r13, 0x016E	; 0x80016e <System_Ticks+0x13>
    142a:	e0 90 6f 01 	lds	r14, 0x016F	; 0x80016f <System_Ticks+0x14>
    142e:	f0 90 70 01 	lds	r15, 0x0170	; 0x800170 <System_Ticks+0x15>
    1432:	00 91 71 01 	lds	r16, 0x0171	; 0x800171 <System_Ticks+0x16>
    1436:	10 91 72 01 	lds	r17, 0x0172	; 0x800172 <System_Ticks+0x17>
    143a:	2a 2d       	mov	r18, r10
    143c:	3b 2d       	mov	r19, r11
    143e:	4c 2d       	mov	r20, r12
    1440:	5d 2d       	mov	r21, r13
    1442:	6e 2d       	mov	r22, r14
    1444:	7f 2d       	mov	r23, r15
    1446:	80 2f       	mov	r24, r16
    1448:	91 2f       	mov	r25, r17
    144a:	a1 e0       	ldi	r26, 0x01	; 1
    144c:	0e 94 61 14 	call	0x28c2	; 0x28c2 <__adddi3_s8>
    1450:	a2 2e       	mov	r10, r18
    1452:	b3 2e       	mov	r11, r19
    1454:	c4 2e       	mov	r12, r20
    1456:	d5 2e       	mov	r13, r21
    1458:	e6 2e       	mov	r14, r22
    145a:	f7 2e       	mov	r15, r23
    145c:	08 2f       	mov	r16, r24
    145e:	19 2f       	mov	r17, r25
    1460:	a0 92 6b 01 	sts	0x016B, r10	; 0x80016b <System_Ticks+0x10>
    1464:	b0 92 6c 01 	sts	0x016C, r11	; 0x80016c <System_Ticks+0x11>
    1468:	c0 92 6d 01 	sts	0x016D, r12	; 0x80016d <System_Ticks+0x12>
    146c:	d0 92 6e 01 	sts	0x016E, r13	; 0x80016e <System_Ticks+0x13>
    1470:	e0 92 6f 01 	sts	0x016F, r14	; 0x80016f <System_Ticks+0x14>
    1474:	f0 92 70 01 	sts	0x0170, r15	; 0x800170 <System_Ticks+0x15>
    1478:	00 93 71 01 	sts	0x0171, r16	; 0x800171 <System_Ticks+0x16>
    147c:	10 93 72 01 	sts	0x0172, r17	; 0x800172 <System_Ticks+0x17>

		if(Calculated_Ticks[_8_bit2] > 0){
    1480:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <Calculated_Ticks+0x8>
    1484:	90 91 7c 01 	lds	r25, 0x017C	; 0x80017c <Calculated_Ticks+0x9>
    1488:	a0 91 7d 01 	lds	r26, 0x017D	; 0x80017d <Calculated_Ticks+0xa>
    148c:	b0 91 7e 01 	lds	r27, 0x017E	; 0x80017e <Calculated_Ticks+0xb>
    1490:	89 2b       	or	r24, r25
    1492:	8a 2b       	or	r24, r26
    1494:	8b 2b       	or	r24, r27
    1496:	09 f4       	brne	.+2      	; 0x149a <__vector_7+0xd8>
    1498:	51 c0       	rjmp	.+162    	; 0x153c <__vector_7+0x17a>
			
			Remaining_Ticks[_8_bit2] = Calculated_Ticks[_8_bit2]; 
    149a:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <Calculated_Ticks+0x8>
    149e:	90 91 7c 01 	lds	r25, 0x017C	; 0x80017c <Calculated_Ticks+0x9>
    14a2:	a0 91 7d 01 	lds	r26, 0x017D	; 0x80017d <Calculated_Ticks+0xa>
    14a6:	b0 91 7e 01 	lds	r27, 0x017E	; 0x80017e <Calculated_Ticks+0xb>
    14aa:	80 93 87 01 	sts	0x0187, r24	; 0x800187 <Remaining_Ticks+0x8>
    14ae:	90 93 88 01 	sts	0x0188, r25	; 0x800188 <Remaining_Ticks+0x9>
    14b2:	a0 93 89 01 	sts	0x0189, r26	; 0x800189 <Remaining_Ticks+0xa>
    14b6:	b0 93 8a 01 	sts	0x018A, r27	; 0x80018a <Remaining_Ticks+0xb>
			OCR2A = 0xFF;
    14ba:	83 eb       	ldi	r24, 0xB3	; 179
    14bc:	90 e0       	ldi	r25, 0x00	; 0
    14be:	2f ef       	ldi	r18, 0xFF	; 255
    14c0:	fc 01       	movw	r30, r24
    14c2:	20 83       	st	Z, r18
		OCR2A = NextOCR;
		Remaining_Ticks[_8_bit2] -= NextOCR;
		
	}

}
    14c4:	3b c0       	rjmp	.+118    	; 0x153c <__vector_7+0x17a>
			
		}
		
	}else{

		uint8_t NextOCR = (Remaining_Ticks[_8_bit2] > 0xFF) ? 0xFF : (uint8_t)Remaining_Ticks[_8_bit2];
    14c6:	80 91 87 01 	lds	r24, 0x0187	; 0x800187 <Remaining_Ticks+0x8>
    14ca:	90 91 88 01 	lds	r25, 0x0188	; 0x800188 <Remaining_Ticks+0x9>
    14ce:	a0 91 89 01 	lds	r26, 0x0189	; 0x800189 <Remaining_Ticks+0xa>
    14d2:	b0 91 8a 01 	lds	r27, 0x018A	; 0x80018a <Remaining_Ticks+0xb>
    14d6:	8f 3f       	cpi	r24, 0xFF	; 255
    14d8:	91 05       	cpc	r25, r1
    14da:	a1 05       	cpc	r26, r1
    14dc:	b1 05       	cpc	r27, r1
    14de:	09 f0       	breq	.+2      	; 0x14e2 <__vector_7+0x120>
    14e0:	48 f4       	brcc	.+18     	; 0x14f4 <__vector_7+0x132>
    14e2:	80 91 87 01 	lds	r24, 0x0187	; 0x800187 <Remaining_Ticks+0x8>
    14e6:	90 91 88 01 	lds	r25, 0x0188	; 0x800188 <Remaining_Ticks+0x9>
    14ea:	a0 91 89 01 	lds	r26, 0x0189	; 0x800189 <Remaining_Ticks+0xa>
    14ee:	b0 91 8a 01 	lds	r27, 0x018A	; 0x80018a <Remaining_Ticks+0xb>
    14f2:	01 c0       	rjmp	.+2      	; 0x14f6 <__vector_7+0x134>
    14f4:	8f ef       	ldi	r24, 0xFF	; 255
    14f6:	89 83       	std	Y+1, r24	; 0x01

		OCR2A = NextOCR;
    14f8:	83 eb       	ldi	r24, 0xB3	; 179
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	29 81       	ldd	r18, Y+1	; 0x01
    14fe:	fc 01       	movw	r30, r24
    1500:	20 83       	st	Z, r18
		Remaining_Ticks[_8_bit2] -= NextOCR;
    1502:	20 91 87 01 	lds	r18, 0x0187	; 0x800187 <Remaining_Ticks+0x8>
    1506:	30 91 88 01 	lds	r19, 0x0188	; 0x800188 <Remaining_Ticks+0x9>
    150a:	40 91 89 01 	lds	r20, 0x0189	; 0x800189 <Remaining_Ticks+0xa>
    150e:	50 91 8a 01 	lds	r21, 0x018A	; 0x80018a <Remaining_Ticks+0xb>
    1512:	89 81       	ldd	r24, Y+1	; 0x01
    1514:	88 2f       	mov	r24, r24
    1516:	90 e0       	ldi	r25, 0x00	; 0
    1518:	a0 e0       	ldi	r26, 0x00	; 0
    151a:	b0 e0       	ldi	r27, 0x00	; 0
    151c:	79 01       	movw	r14, r18
    151e:	8a 01       	movw	r16, r20
    1520:	e8 1a       	sub	r14, r24
    1522:	f9 0a       	sbc	r15, r25
    1524:	0a 0b       	sbc	r16, r26
    1526:	1b 0b       	sbc	r17, r27
    1528:	d8 01       	movw	r26, r16
    152a:	c7 01       	movw	r24, r14
    152c:	80 93 87 01 	sts	0x0187, r24	; 0x800187 <Remaining_Ticks+0x8>
    1530:	90 93 88 01 	sts	0x0188, r25	; 0x800188 <Remaining_Ticks+0x9>
    1534:	a0 93 89 01 	sts	0x0189, r26	; 0x800189 <Remaining_Ticks+0xa>
    1538:	b0 93 8a 01 	sts	0x018A, r27	; 0x80018a <Remaining_Ticks+0xb>
		
	}

}
    153c:	00 00       	nop
    153e:	0f 90       	pop	r0
    1540:	df 91       	pop	r29
    1542:	cf 91       	pop	r28
    1544:	ff 91       	pop	r31
    1546:	ef 91       	pop	r30
    1548:	bf 91       	pop	r27
    154a:	af 91       	pop	r26
    154c:	9f 91       	pop	r25
    154e:	8f 91       	pop	r24
    1550:	7f 91       	pop	r23
    1552:	6f 91       	pop	r22
    1554:	5f 91       	pop	r21
    1556:	4f 91       	pop	r20
    1558:	3f 91       	pop	r19
    155a:	2f 91       	pop	r18
    155c:	1f 91       	pop	r17
    155e:	0f 91       	pop	r16
    1560:	ff 90       	pop	r15
    1562:	ef 90       	pop	r14
    1564:	df 90       	pop	r13
    1566:	cf 90       	pop	r12
    1568:	bf 90       	pop	r11
    156a:	af 90       	pop	r10
    156c:	0f 90       	pop	r0
    156e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    1572:	0f 90       	pop	r0
    1574:	1f 90       	pop	r1
    1576:	18 95       	reti

00001578 <__vector_11>:


ISR(TIMER1_COMPA_vect){
    1578:	1f 92       	push	r1
    157a:	0f 92       	push	r0
    157c:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    1580:	0f 92       	push	r0
    1582:	11 24       	eor	r1, r1
    1584:	af 92       	push	r10
    1586:	bf 92       	push	r11
    1588:	cf 92       	push	r12
    158a:	df 92       	push	r13
    158c:	ef 92       	push	r14
    158e:	ff 92       	push	r15
    1590:	0f 93       	push	r16
    1592:	1f 93       	push	r17
    1594:	2f 93       	push	r18
    1596:	3f 93       	push	r19
    1598:	4f 93       	push	r20
    159a:	5f 93       	push	r21
    159c:	6f 93       	push	r22
    159e:	7f 93       	push	r23
    15a0:	8f 93       	push	r24
    15a2:	9f 93       	push	r25
    15a4:	af 93       	push	r26
    15a6:	bf 93       	push	r27
    15a8:	ef 93       	push	r30
    15aa:	ff 93       	push	r31
    15ac:	cf 93       	push	r28
    15ae:	df 93       	push	r29
    15b0:	00 d0       	rcall	.+0      	; 0x15b2 <__vector_11+0x3a>
    15b2:	cd b7       	in	r28, 0x3d	; 61
    15b4:	de b7       	in	r29, 0x3e	; 62
	
	if(Remaining_Ticks[_16_bit] == 0){
    15b6:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <Remaining_Ticks>
    15ba:	90 91 80 01 	lds	r25, 0x0180	; 0x800180 <Remaining_Ticks+0x1>
    15be:	a0 91 81 01 	lds	r26, 0x0181	; 0x800181 <Remaining_Ticks+0x2>
    15c2:	b0 91 82 01 	lds	r27, 0x0182	; 0x800182 <Remaining_Ticks+0x3>
    15c6:	89 2b       	or	r24, r25
    15c8:	8a 2b       	or	r24, r26
    15ca:	8b 2b       	or	r24, r27
    15cc:	09 f0       	breq	.+2      	; 0x15d0 <__vector_11+0x58>
    15ce:	5b c0       	rjmp	.+182    	; 0x1686 <__vector_11+0x10e>
		
		//PORTB ^= (1 << PORTB0);
		
		System_Ticks[_16_bit]++;
    15d0:	a0 90 5b 01 	lds	r10, 0x015B	; 0x80015b <System_Ticks>
    15d4:	b0 90 5c 01 	lds	r11, 0x015C	; 0x80015c <System_Ticks+0x1>
    15d8:	c0 90 5d 01 	lds	r12, 0x015D	; 0x80015d <System_Ticks+0x2>
    15dc:	d0 90 5e 01 	lds	r13, 0x015E	; 0x80015e <System_Ticks+0x3>
    15e0:	e0 90 5f 01 	lds	r14, 0x015F	; 0x80015f <System_Ticks+0x4>
    15e4:	f0 90 60 01 	lds	r15, 0x0160	; 0x800160 <System_Ticks+0x5>
    15e8:	00 91 61 01 	lds	r16, 0x0161	; 0x800161 <System_Ticks+0x6>
    15ec:	10 91 62 01 	lds	r17, 0x0162	; 0x800162 <System_Ticks+0x7>
    15f0:	2a 2d       	mov	r18, r10
    15f2:	3b 2d       	mov	r19, r11
    15f4:	4c 2d       	mov	r20, r12
    15f6:	5d 2d       	mov	r21, r13
    15f8:	6e 2d       	mov	r22, r14
    15fa:	7f 2d       	mov	r23, r15
    15fc:	80 2f       	mov	r24, r16
    15fe:	91 2f       	mov	r25, r17
    1600:	a1 e0       	ldi	r26, 0x01	; 1
    1602:	0e 94 61 14 	call	0x28c2	; 0x28c2 <__adddi3_s8>
    1606:	a2 2e       	mov	r10, r18
    1608:	b3 2e       	mov	r11, r19
    160a:	c4 2e       	mov	r12, r20
    160c:	d5 2e       	mov	r13, r21
    160e:	e6 2e       	mov	r14, r22
    1610:	f7 2e       	mov	r15, r23
    1612:	08 2f       	mov	r16, r24
    1614:	19 2f       	mov	r17, r25
    1616:	a0 92 5b 01 	sts	0x015B, r10	; 0x80015b <System_Ticks>
    161a:	b0 92 5c 01 	sts	0x015C, r11	; 0x80015c <System_Ticks+0x1>
    161e:	c0 92 5d 01 	sts	0x015D, r12	; 0x80015d <System_Ticks+0x2>
    1622:	d0 92 5e 01 	sts	0x015E, r13	; 0x80015e <System_Ticks+0x3>
    1626:	e0 92 5f 01 	sts	0x015F, r14	; 0x80015f <System_Ticks+0x4>
    162a:	f0 92 60 01 	sts	0x0160, r15	; 0x800160 <System_Ticks+0x5>
    162e:	00 93 61 01 	sts	0x0161, r16	; 0x800161 <System_Ticks+0x6>
    1632:	10 93 62 01 	sts	0x0162, r17	; 0x800162 <System_Ticks+0x7>
		
		if(Calculated_Ticks[_16_bit] > 0){
    1636:	80 91 73 01 	lds	r24, 0x0173	; 0x800173 <Calculated_Ticks>
    163a:	90 91 74 01 	lds	r25, 0x0174	; 0x800174 <Calculated_Ticks+0x1>
    163e:	a0 91 75 01 	lds	r26, 0x0175	; 0x800175 <Calculated_Ticks+0x2>
    1642:	b0 91 76 01 	lds	r27, 0x0176	; 0x800176 <Calculated_Ticks+0x3>
    1646:	89 2b       	or	r24, r25
    1648:	8a 2b       	or	r24, r26
    164a:	8b 2b       	or	r24, r27
    164c:	09 f4       	brne	.+2      	; 0x1650 <__vector_11+0xd8>
    164e:	58 c0       	rjmp	.+176    	; 0x1700 <__vector_11+0x188>
			
			Remaining_Ticks[_16_bit] = Calculated_Ticks[_16_bit];
    1650:	80 91 73 01 	lds	r24, 0x0173	; 0x800173 <Calculated_Ticks>
    1654:	90 91 74 01 	lds	r25, 0x0174	; 0x800174 <Calculated_Ticks+0x1>
    1658:	a0 91 75 01 	lds	r26, 0x0175	; 0x800175 <Calculated_Ticks+0x2>
    165c:	b0 91 76 01 	lds	r27, 0x0176	; 0x800176 <Calculated_Ticks+0x3>
    1660:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <Remaining_Ticks>
    1664:	90 93 80 01 	sts	0x0180, r25	; 0x800180 <Remaining_Ticks+0x1>
    1668:	a0 93 81 01 	sts	0x0181, r26	; 0x800181 <Remaining_Ticks+0x2>
    166c:	b0 93 82 01 	sts	0x0182, r27	; 0x800182 <Remaining_Ticks+0x3>
			OCR1AH = 0xFF;
    1670:	89 e8       	ldi	r24, 0x89	; 137
    1672:	90 e0       	ldi	r25, 0x00	; 0
    1674:	2f ef       	ldi	r18, 0xFF	; 255
    1676:	fc 01       	movw	r30, r24
    1678:	20 83       	st	Z, r18
			OCR1AL = 0xFF;
    167a:	88 e8       	ldi	r24, 0x88	; 136
    167c:	90 e0       	ldi	r25, 0x00	; 0
    167e:	2f ef       	ldi	r18, 0xFF	; 255
    1680:	fc 01       	movw	r30, r24
    1682:	20 83       	st	Z, r18
		OCR1A = NextOCR;
		Remaining_Ticks[_16_bit] -= NextOCR;
		
	}
	
}
    1684:	3d c0       	rjmp	.+122    	; 0x1700 <__vector_11+0x188>
			
		}
		
	}else{
		
		uint16_t NextOCR = (Remaining_Ticks[_16_bit] > 0xFFFF) ? 0xFFFF : (uint16_t)Remaining_Ticks[_16_bit];
    1686:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <Remaining_Ticks>
    168a:	90 91 80 01 	lds	r25, 0x0180	; 0x800180 <Remaining_Ticks+0x1>
    168e:	a0 91 81 01 	lds	r26, 0x0181	; 0x800181 <Remaining_Ticks+0x2>
    1692:	b0 91 82 01 	lds	r27, 0x0182	; 0x800182 <Remaining_Ticks+0x3>
    1696:	00 97       	sbiw	r24, 0x00	; 0
    1698:	a1 40       	sbci	r26, 0x01	; 1
    169a:	b1 05       	cpc	r27, r1
    169c:	48 f4       	brcc	.+18     	; 0x16b0 <__vector_11+0x138>
    169e:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <Remaining_Ticks>
    16a2:	90 91 80 01 	lds	r25, 0x0180	; 0x800180 <Remaining_Ticks+0x1>
    16a6:	a0 91 81 01 	lds	r26, 0x0181	; 0x800181 <Remaining_Ticks+0x2>
    16aa:	b0 91 82 01 	lds	r27, 0x0182	; 0x800182 <Remaining_Ticks+0x3>
    16ae:	02 c0       	rjmp	.+4      	; 0x16b4 <__vector_11+0x13c>
    16b0:	8f ef       	ldi	r24, 0xFF	; 255
    16b2:	9f ef       	ldi	r25, 0xFF	; 255
    16b4:	9a 83       	std	Y+2, r25	; 0x02
    16b6:	89 83       	std	Y+1, r24	; 0x01
		
		OCR1A = NextOCR;
    16b8:	88 e8       	ldi	r24, 0x88	; 136
    16ba:	90 e0       	ldi	r25, 0x00	; 0
    16bc:	29 81       	ldd	r18, Y+1	; 0x01
    16be:	3a 81       	ldd	r19, Y+2	; 0x02
    16c0:	fc 01       	movw	r30, r24
    16c2:	31 83       	std	Z+1, r19	; 0x01
    16c4:	20 83       	st	Z, r18
		Remaining_Ticks[_16_bit] -= NextOCR;
    16c6:	20 91 7f 01 	lds	r18, 0x017F	; 0x80017f <Remaining_Ticks>
    16ca:	30 91 80 01 	lds	r19, 0x0180	; 0x800180 <Remaining_Ticks+0x1>
    16ce:	40 91 81 01 	lds	r20, 0x0181	; 0x800181 <Remaining_Ticks+0x2>
    16d2:	50 91 82 01 	lds	r21, 0x0182	; 0x800182 <Remaining_Ticks+0x3>
    16d6:	89 81       	ldd	r24, Y+1	; 0x01
    16d8:	9a 81       	ldd	r25, Y+2	; 0x02
    16da:	cc 01       	movw	r24, r24
    16dc:	a0 e0       	ldi	r26, 0x00	; 0
    16de:	b0 e0       	ldi	r27, 0x00	; 0
    16e0:	79 01       	movw	r14, r18
    16e2:	8a 01       	movw	r16, r20
    16e4:	e8 1a       	sub	r14, r24
    16e6:	f9 0a       	sbc	r15, r25
    16e8:	0a 0b       	sbc	r16, r26
    16ea:	1b 0b       	sbc	r17, r27
    16ec:	d8 01       	movw	r26, r16
    16ee:	c7 01       	movw	r24, r14
    16f0:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <Remaining_Ticks>
    16f4:	90 93 80 01 	sts	0x0180, r25	; 0x800180 <Remaining_Ticks+0x1>
    16f8:	a0 93 81 01 	sts	0x0181, r26	; 0x800181 <Remaining_Ticks+0x2>
    16fc:	b0 93 82 01 	sts	0x0182, r27	; 0x800182 <Remaining_Ticks+0x3>
		
	}
	
}
    1700:	00 00       	nop
    1702:	0f 90       	pop	r0
    1704:	0f 90       	pop	r0
    1706:	df 91       	pop	r29
    1708:	cf 91       	pop	r28
    170a:	ff 91       	pop	r31
    170c:	ef 91       	pop	r30
    170e:	bf 91       	pop	r27
    1710:	af 91       	pop	r26
    1712:	9f 91       	pop	r25
    1714:	8f 91       	pop	r24
    1716:	7f 91       	pop	r23
    1718:	6f 91       	pop	r22
    171a:	5f 91       	pop	r21
    171c:	4f 91       	pop	r20
    171e:	3f 91       	pop	r19
    1720:	2f 91       	pop	r18
    1722:	1f 91       	pop	r17
    1724:	0f 91       	pop	r16
    1726:	ff 90       	pop	r15
    1728:	ef 90       	pop	r14
    172a:	df 90       	pop	r13
    172c:	cf 90       	pop	r12
    172e:	bf 90       	pop	r11
    1730:	af 90       	pop	r10
    1732:	0f 90       	pop	r0
    1734:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    1738:	0f 90       	pop	r0
    173a:	1f 90       	pop	r1
    173c:	18 95       	reti

0000173e <Set_Prescaler>:

static Timer_Status Set_Prescaler(Timers Timer, uint16_t Prescaler){
    173e:	cf 93       	push	r28
    1740:	df 93       	push	r29
    1742:	00 d0       	rcall	.+0      	; 0x1744 <Set_Prescaler+0x6>
    1744:	1f 92       	push	r1
    1746:	cd b7       	in	r28, 0x3d	; 61
    1748:	de b7       	in	r29, 0x3e	; 62
    174a:	89 83       	std	Y+1, r24	; 0x01
    174c:	7b 83       	std	Y+3, r23	; 0x03
    174e:	6a 83       	std	Y+2, r22	; 0x02
	
	switch(Timer){
    1750:	89 81       	ldd	r24, Y+1	; 0x01
    1752:	88 2f       	mov	r24, r24
    1754:	90 e0       	ldi	r25, 0x00	; 0
    1756:	81 30       	cpi	r24, 0x01	; 1
    1758:	91 05       	cpc	r25, r1
    175a:	09 f4       	brne	.+2      	; 0x175e <Set_Prescaler+0x20>
    175c:	5b c0       	rjmp	.+182    	; 0x1814 <Set_Prescaler+0xd6>
    175e:	82 30       	cpi	r24, 0x02	; 2
    1760:	91 05       	cpc	r25, r1
    1762:	09 f4       	brne	.+2      	; 0x1766 <Set_Prescaler+0x28>
    1764:	ab c0       	rjmp	.+342    	; 0x18bc <Set_Prescaler+0x17e>
    1766:	89 2b       	or	r24, r25
    1768:	09 f0       	breq	.+2      	; 0x176c <Set_Prescaler+0x2e>
    176a:	fc c0       	rjmp	.+504    	; 0x1964 <Set_Prescaler+0x226>
		
		case _16_bit:
		
			TCCR1B &= ~((1 << CS12) | (1 << CS11) | (1 << CS10)); // Clear previous prescaler bits
    176c:	81 e8       	ldi	r24, 0x81	; 129
    176e:	90 e0       	ldi	r25, 0x00	; 0
    1770:	21 e8       	ldi	r18, 0x81	; 129
    1772:	30 e0       	ldi	r19, 0x00	; 0
    1774:	f9 01       	movw	r30, r18
    1776:	20 81       	ld	r18, Z
    1778:	28 7f       	andi	r18, 0xF8	; 248
    177a:	fc 01       	movw	r30, r24
    177c:	20 83       	st	Z, r18
				
			switch(Prescaler){ // Don't need to clear TCCRxB, as it will be assigned:
    177e:	8a 81       	ldd	r24, Y+2	; 0x02
    1780:	9b 81       	ldd	r25, Y+3	; 0x03
    1782:	80 34       	cpi	r24, 0x40	; 64
    1784:	91 05       	cpc	r25, r1
    1786:	29 f1       	breq	.+74     	; 0x17d2 <Set_Prescaler+0x94>
    1788:	81 34       	cpi	r24, 0x41	; 65
    178a:	91 05       	cpc	r25, r1
    178c:	30 f4       	brcc	.+12     	; 0x179a <Set_Prescaler+0x5c>
    178e:	81 30       	cpi	r24, 0x01	; 1
    1790:	91 05       	cpc	r25, r1
    1792:	59 f0       	breq	.+22     	; 0x17aa <Set_Prescaler+0x6c>
    1794:	08 97       	sbiw	r24, 0x08	; 8
    1796:	99 f0       	breq	.+38     	; 0x17be <Set_Prescaler+0x80>
    1798:	3a c0       	rjmp	.+116    	; 0x180e <Set_Prescaler+0xd0>
    179a:	81 15       	cp	r24, r1
    179c:	f1 e0       	ldi	r31, 0x01	; 1
    179e:	9f 07       	cpc	r25, r31
    17a0:	11 f1       	breq	.+68     	; 0x17e6 <Set_Prescaler+0xa8>
    17a2:	81 15       	cp	r24, r1
    17a4:	94 40       	sbci	r25, 0x04	; 4
    17a6:	49 f1       	breq	.+82     	; 0x17fa <Set_Prescaler+0xbc>
    17a8:	32 c0       	rjmp	.+100    	; 0x180e <Set_Prescaler+0xd0>
				
				case 1:
				
					TCCR1B |= (1 << CS10);
    17aa:	81 e8       	ldi	r24, 0x81	; 129
    17ac:	90 e0       	ldi	r25, 0x00	; 0
    17ae:	21 e8       	ldi	r18, 0x81	; 129
    17b0:	30 e0       	ldi	r19, 0x00	; 0
    17b2:	f9 01       	movw	r30, r18
    17b4:	20 81       	ld	r18, Z
    17b6:	21 60       	ori	r18, 0x01	; 1
    17b8:	fc 01       	movw	r30, r24
    17ba:	20 83       	st	Z, r18
					break;
    17bc:	2a c0       	rjmp	.+84     	; 0x1812 <Set_Prescaler+0xd4>
				
				case 8:
					
					TCCR1B |= (1 << CS11);
    17be:	81 e8       	ldi	r24, 0x81	; 129
    17c0:	90 e0       	ldi	r25, 0x00	; 0
    17c2:	21 e8       	ldi	r18, 0x81	; 129
    17c4:	30 e0       	ldi	r19, 0x00	; 0
    17c6:	f9 01       	movw	r30, r18
    17c8:	20 81       	ld	r18, Z
    17ca:	22 60       	ori	r18, 0x02	; 2
    17cc:	fc 01       	movw	r30, r24
    17ce:	20 83       	st	Z, r18
					break;
    17d0:	20 c0       	rjmp	.+64     	; 0x1812 <Set_Prescaler+0xd4>
				
				case 64:
				
					TCCR1B |= (1 << CS11) | (1 << CS10);
    17d2:	81 e8       	ldi	r24, 0x81	; 129
    17d4:	90 e0       	ldi	r25, 0x00	; 0
    17d6:	21 e8       	ldi	r18, 0x81	; 129
    17d8:	30 e0       	ldi	r19, 0x00	; 0
    17da:	f9 01       	movw	r30, r18
    17dc:	20 81       	ld	r18, Z
    17de:	23 60       	ori	r18, 0x03	; 3
    17e0:	fc 01       	movw	r30, r24
    17e2:	20 83       	st	Z, r18
					break;
    17e4:	16 c0       	rjmp	.+44     	; 0x1812 <Set_Prescaler+0xd4>
					
				case 256:
				
					TCCR1B |= (1 << CS12);
    17e6:	81 e8       	ldi	r24, 0x81	; 129
    17e8:	90 e0       	ldi	r25, 0x00	; 0
    17ea:	21 e8       	ldi	r18, 0x81	; 129
    17ec:	30 e0       	ldi	r19, 0x00	; 0
    17ee:	f9 01       	movw	r30, r18
    17f0:	20 81       	ld	r18, Z
    17f2:	24 60       	ori	r18, 0x04	; 4
    17f4:	fc 01       	movw	r30, r24
    17f6:	20 83       	st	Z, r18
					break;
    17f8:	0c c0       	rjmp	.+24     	; 0x1812 <Set_Prescaler+0xd4>
				
				case 1024:
				
					TCCR1B |= (1 << CS12) | (1 << CS10);
    17fa:	81 e8       	ldi	r24, 0x81	; 129
    17fc:	90 e0       	ldi	r25, 0x00	; 0
    17fe:	21 e8       	ldi	r18, 0x81	; 129
    1800:	30 e0       	ldi	r19, 0x00	; 0
    1802:	f9 01       	movw	r30, r18
    1804:	20 81       	ld	r18, Z
    1806:	25 60       	ori	r18, 0x05	; 5
    1808:	fc 01       	movw	r30, r24
    180a:	20 83       	st	Z, r18
					break;
    180c:	02 c0       	rjmp	.+4      	; 0x1812 <Set_Prescaler+0xd4>
				
				default:
				
					return TIMER_FAULT;
    180e:	80 e0       	ldi	r24, 0x00	; 0
    1810:	ac c0       	rjmp	.+344    	; 0x196a <Set_Prescaler+0x22c>
				
			}
			
			break;
    1812:	aa c0       	rjmp	.+340    	; 0x1968 <Set_Prescaler+0x22a>
		
		case _8_bit1:
		
			TCCR0B &= ~((1 << CS02) | (1 << CS01) | (1 << CS00));
    1814:	85 e4       	ldi	r24, 0x45	; 69
    1816:	90 e0       	ldi	r25, 0x00	; 0
    1818:	25 e4       	ldi	r18, 0x45	; 69
    181a:	30 e0       	ldi	r19, 0x00	; 0
    181c:	f9 01       	movw	r30, r18
    181e:	20 81       	ld	r18, Z
    1820:	28 7f       	andi	r18, 0xF8	; 248
    1822:	fc 01       	movw	r30, r24
    1824:	20 83       	st	Z, r18
		
			switch(Prescaler){
    1826:	8a 81       	ldd	r24, Y+2	; 0x02
    1828:	9b 81       	ldd	r25, Y+3	; 0x03
    182a:	80 34       	cpi	r24, 0x40	; 64
    182c:	91 05       	cpc	r25, r1
    182e:	29 f1       	breq	.+74     	; 0x187a <Set_Prescaler+0x13c>
    1830:	81 34       	cpi	r24, 0x41	; 65
    1832:	91 05       	cpc	r25, r1
    1834:	30 f4       	brcc	.+12     	; 0x1842 <Set_Prescaler+0x104>
    1836:	81 30       	cpi	r24, 0x01	; 1
    1838:	91 05       	cpc	r25, r1
    183a:	59 f0       	breq	.+22     	; 0x1852 <Set_Prescaler+0x114>
    183c:	08 97       	sbiw	r24, 0x08	; 8
    183e:	99 f0       	breq	.+38     	; 0x1866 <Set_Prescaler+0x128>
    1840:	3a c0       	rjmp	.+116    	; 0x18b6 <Set_Prescaler+0x178>
    1842:	81 15       	cp	r24, r1
    1844:	f1 e0       	ldi	r31, 0x01	; 1
    1846:	9f 07       	cpc	r25, r31
    1848:	11 f1       	breq	.+68     	; 0x188e <Set_Prescaler+0x150>
    184a:	81 15       	cp	r24, r1
    184c:	94 40       	sbci	r25, 0x04	; 4
    184e:	49 f1       	breq	.+82     	; 0x18a2 <Set_Prescaler+0x164>
    1850:	32 c0       	rjmp	.+100    	; 0x18b6 <Set_Prescaler+0x178>
				
				case 1:
				
					TCCR0B |= (1 << CS00);
    1852:	85 e4       	ldi	r24, 0x45	; 69
    1854:	90 e0       	ldi	r25, 0x00	; 0
    1856:	25 e4       	ldi	r18, 0x45	; 69
    1858:	30 e0       	ldi	r19, 0x00	; 0
    185a:	f9 01       	movw	r30, r18
    185c:	20 81       	ld	r18, Z
    185e:	21 60       	ori	r18, 0x01	; 1
    1860:	fc 01       	movw	r30, r24
    1862:	20 83       	st	Z, r18
					break;
    1864:	2a c0       	rjmp	.+84     	; 0x18ba <Set_Prescaler+0x17c>
				
				case 8:
				
					TCCR0B |= (1 << CS01);
    1866:	85 e4       	ldi	r24, 0x45	; 69
    1868:	90 e0       	ldi	r25, 0x00	; 0
    186a:	25 e4       	ldi	r18, 0x45	; 69
    186c:	30 e0       	ldi	r19, 0x00	; 0
    186e:	f9 01       	movw	r30, r18
    1870:	20 81       	ld	r18, Z
    1872:	22 60       	ori	r18, 0x02	; 2
    1874:	fc 01       	movw	r30, r24
    1876:	20 83       	st	Z, r18
					break;
    1878:	20 c0       	rjmp	.+64     	; 0x18ba <Set_Prescaler+0x17c>
				
				case 64:
				
					TCCR0B |= (1 << CS01) | (1 << CS00);
    187a:	85 e4       	ldi	r24, 0x45	; 69
    187c:	90 e0       	ldi	r25, 0x00	; 0
    187e:	25 e4       	ldi	r18, 0x45	; 69
    1880:	30 e0       	ldi	r19, 0x00	; 0
    1882:	f9 01       	movw	r30, r18
    1884:	20 81       	ld	r18, Z
    1886:	23 60       	ori	r18, 0x03	; 3
    1888:	fc 01       	movw	r30, r24
    188a:	20 83       	st	Z, r18
					break;
    188c:	16 c0       	rjmp	.+44     	; 0x18ba <Set_Prescaler+0x17c>
				
				case 256:
				
					TCCR0B |= (1 << CS02);
    188e:	85 e4       	ldi	r24, 0x45	; 69
    1890:	90 e0       	ldi	r25, 0x00	; 0
    1892:	25 e4       	ldi	r18, 0x45	; 69
    1894:	30 e0       	ldi	r19, 0x00	; 0
    1896:	f9 01       	movw	r30, r18
    1898:	20 81       	ld	r18, Z
    189a:	24 60       	ori	r18, 0x04	; 4
    189c:	fc 01       	movw	r30, r24
    189e:	20 83       	st	Z, r18
					break;
    18a0:	0c c0       	rjmp	.+24     	; 0x18ba <Set_Prescaler+0x17c>
				
				case 1024:
				
					TCCR0B |= (1 << CS02) | (1 << CS00);
    18a2:	85 e4       	ldi	r24, 0x45	; 69
    18a4:	90 e0       	ldi	r25, 0x00	; 0
    18a6:	25 e4       	ldi	r18, 0x45	; 69
    18a8:	30 e0       	ldi	r19, 0x00	; 0
    18aa:	f9 01       	movw	r30, r18
    18ac:	20 81       	ld	r18, Z
    18ae:	25 60       	ori	r18, 0x05	; 5
    18b0:	fc 01       	movw	r30, r24
    18b2:	20 83       	st	Z, r18
					break;
    18b4:	02 c0       	rjmp	.+4      	; 0x18ba <Set_Prescaler+0x17c>
				
				default:
				
					return TIMER_FAULT;
    18b6:	80 e0       	ldi	r24, 0x00	; 0
    18b8:	58 c0       	rjmp	.+176    	; 0x196a <Set_Prescaler+0x22c>
				
			}
			
			break;
    18ba:	56 c0       	rjmp	.+172    	; 0x1968 <Set_Prescaler+0x22a>
		
		case _8_bit2:
		
			TCCR2B &= ~((1 << CS22) | (1 << CS21) | (1 << CS20));
    18bc:	81 eb       	ldi	r24, 0xB1	; 177
    18be:	90 e0       	ldi	r25, 0x00	; 0
    18c0:	21 eb       	ldi	r18, 0xB1	; 177
    18c2:	30 e0       	ldi	r19, 0x00	; 0
    18c4:	f9 01       	movw	r30, r18
    18c6:	20 81       	ld	r18, Z
    18c8:	28 7f       	andi	r18, 0xF8	; 248
    18ca:	fc 01       	movw	r30, r24
    18cc:	20 83       	st	Z, r18
		
			switch(Prescaler){
    18ce:	8a 81       	ldd	r24, Y+2	; 0x02
    18d0:	9b 81       	ldd	r25, Y+3	; 0x03
    18d2:	80 34       	cpi	r24, 0x40	; 64
    18d4:	91 05       	cpc	r25, r1
    18d6:	29 f1       	breq	.+74     	; 0x1922 <Set_Prescaler+0x1e4>
    18d8:	81 34       	cpi	r24, 0x41	; 65
    18da:	91 05       	cpc	r25, r1
    18dc:	30 f4       	brcc	.+12     	; 0x18ea <Set_Prescaler+0x1ac>
    18de:	81 30       	cpi	r24, 0x01	; 1
    18e0:	91 05       	cpc	r25, r1
    18e2:	59 f0       	breq	.+22     	; 0x18fa <Set_Prescaler+0x1bc>
    18e4:	08 97       	sbiw	r24, 0x08	; 8
    18e6:	99 f0       	breq	.+38     	; 0x190e <Set_Prescaler+0x1d0>
    18e8:	3a c0       	rjmp	.+116    	; 0x195e <Set_Prescaler+0x220>
    18ea:	81 15       	cp	r24, r1
    18ec:	f1 e0       	ldi	r31, 0x01	; 1
    18ee:	9f 07       	cpc	r25, r31
    18f0:	11 f1       	breq	.+68     	; 0x1936 <Set_Prescaler+0x1f8>
    18f2:	81 15       	cp	r24, r1
    18f4:	94 40       	sbci	r25, 0x04	; 4
    18f6:	49 f1       	breq	.+82     	; 0x194a <Set_Prescaler+0x20c>
    18f8:	32 c0       	rjmp	.+100    	; 0x195e <Set_Prescaler+0x220>
				
				case 1:
				
					TCCR2B |= (1 << CS20);
    18fa:	81 eb       	ldi	r24, 0xB1	; 177
    18fc:	90 e0       	ldi	r25, 0x00	; 0
    18fe:	21 eb       	ldi	r18, 0xB1	; 177
    1900:	30 e0       	ldi	r19, 0x00	; 0
    1902:	f9 01       	movw	r30, r18
    1904:	20 81       	ld	r18, Z
    1906:	21 60       	ori	r18, 0x01	; 1
    1908:	fc 01       	movw	r30, r24
    190a:	20 83       	st	Z, r18
					break;
    190c:	2a c0       	rjmp	.+84     	; 0x1962 <Set_Prescaler+0x224>
				
				case 8:
				
					TCCR2B |= (1 << CS21);
    190e:	81 eb       	ldi	r24, 0xB1	; 177
    1910:	90 e0       	ldi	r25, 0x00	; 0
    1912:	21 eb       	ldi	r18, 0xB1	; 177
    1914:	30 e0       	ldi	r19, 0x00	; 0
    1916:	f9 01       	movw	r30, r18
    1918:	20 81       	ld	r18, Z
    191a:	22 60       	ori	r18, 0x02	; 2
    191c:	fc 01       	movw	r30, r24
    191e:	20 83       	st	Z, r18
					break;
    1920:	20 c0       	rjmp	.+64     	; 0x1962 <Set_Prescaler+0x224>
				
				case 64:
				
					TCCR2B |= (1 << CS22);
    1922:	81 eb       	ldi	r24, 0xB1	; 177
    1924:	90 e0       	ldi	r25, 0x00	; 0
    1926:	21 eb       	ldi	r18, 0xB1	; 177
    1928:	30 e0       	ldi	r19, 0x00	; 0
    192a:	f9 01       	movw	r30, r18
    192c:	20 81       	ld	r18, Z
    192e:	24 60       	ori	r18, 0x04	; 4
    1930:	fc 01       	movw	r30, r24
    1932:	20 83       	st	Z, r18
					break;
    1934:	16 c0       	rjmp	.+44     	; 0x1962 <Set_Prescaler+0x224>
				
				case 256:
				
					TCCR2B |= (1 << CS22) |  (1<<CS21);
    1936:	81 eb       	ldi	r24, 0xB1	; 177
    1938:	90 e0       	ldi	r25, 0x00	; 0
    193a:	21 eb       	ldi	r18, 0xB1	; 177
    193c:	30 e0       	ldi	r19, 0x00	; 0
    193e:	f9 01       	movw	r30, r18
    1940:	20 81       	ld	r18, Z
    1942:	26 60       	ori	r18, 0x06	; 6
    1944:	fc 01       	movw	r30, r24
    1946:	20 83       	st	Z, r18
					break;
    1948:	0c c0       	rjmp	.+24     	; 0x1962 <Set_Prescaler+0x224>
				
				case 1024:
				
					TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);
    194a:	81 eb       	ldi	r24, 0xB1	; 177
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	21 eb       	ldi	r18, 0xB1	; 177
    1950:	30 e0       	ldi	r19, 0x00	; 0
    1952:	f9 01       	movw	r30, r18
    1954:	20 81       	ld	r18, Z
    1956:	27 60       	ori	r18, 0x07	; 7
    1958:	fc 01       	movw	r30, r24
    195a:	20 83       	st	Z, r18
					break;
    195c:	02 c0       	rjmp	.+4      	; 0x1962 <Set_Prescaler+0x224>
				
				default:
								
					return TIMER_FAULT;
    195e:	80 e0       	ldi	r24, 0x00	; 0
    1960:	04 c0       	rjmp	.+8      	; 0x196a <Set_Prescaler+0x22c>
				
			}
			
			break;
    1962:	02 c0       	rjmp	.+4      	; 0x1968 <Set_Prescaler+0x22a>
		
		default:
		
			return TIMER_FAULT;
    1964:	80 e0       	ldi	r24, 0x00	; 0
    1966:	01 c0       	rjmp	.+2      	; 0x196a <Set_Prescaler+0x22c>
	}
	
	return TIMER_OK;
    1968:	81 e0       	ldi	r24, 0x01	; 1
	
}
    196a:	0f 90       	pop	r0
    196c:	0f 90       	pop	r0
    196e:	0f 90       	pop	r0
    1970:	df 91       	pop	r29
    1972:	cf 91       	pop	r28
    1974:	08 95       	ret

00001976 <Configure_Timer>:


Timer_Status Configure_Timer(uint16_t Step, Timer_Units Unit, Timers Selected_Timer){ // All relevent types were optimized by calculating the largest possible values to Configure_Timer_Step()
    1976:	2f 92       	push	r2
    1978:	3f 92       	push	r3
    197a:	4f 92       	push	r4
    197c:	5f 92       	push	r5
    197e:	6f 92       	push	r6
    1980:	7f 92       	push	r7
    1982:	8f 92       	push	r8
    1984:	9f 92       	push	r9
    1986:	af 92       	push	r10
    1988:	bf 92       	push	r11
    198a:	cf 92       	push	r12
    198c:	df 92       	push	r13
    198e:	ef 92       	push	r14
    1990:	ff 92       	push	r15
    1992:	0f 93       	push	r16
    1994:	1f 93       	push	r17
    1996:	cf 93       	push	r28
    1998:	df 93       	push	r29
    199a:	cd b7       	in	r28, 0x3d	; 61
    199c:	de b7       	in	r29, 0x3e	; 62
    199e:	e1 97       	sbiw	r28, 0x31	; 49
    19a0:	0f b6       	in	r0, 0x3f	; 63
    19a2:	f8 94       	cli
    19a4:	de bf       	out	0x3e, r29	; 62
    19a6:	0f be       	out	0x3f, r0	; 63
    19a8:	cd bf       	out	0x3d, r28	; 61
    19aa:	9c a7       	std	Y+44, r25	; 0x2c
    19ac:	8b a7       	std	Y+43, r24	; 0x2b
    19ae:	4d a7       	std	Y+45, r20	; 0x2d
    19b0:	5e a7       	std	Y+46, r21	; 0x2e
    19b2:	6f a7       	std	Y+47, r22	; 0x2f
    19b4:	78 ab       	std	Y+48, r23	; 0x30
    19b6:	29 ab       	std	Y+49, r18	; 0x31
	
	if(TC_CLK == 0){ 
    19b8:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <TC_CLK>
    19bc:	90 91 30 01 	lds	r25, 0x0130	; 0x800130 <TC_CLK+0x1>
    19c0:	a0 91 31 01 	lds	r26, 0x0131	; 0x800131 <TC_CLK+0x2>
    19c4:	b0 91 32 01 	lds	r27, 0x0132	; 0x800132 <TC_CLK+0x3>
    19c8:	89 2b       	or	r24, r25
    19ca:	8a 2b       	or	r24, r26
    19cc:	8b 2b       	or	r24, r27
    19ce:	11 f4       	brne	.+4      	; 0x19d4 <Configure_Timer+0x5e>
		return TIMER_FAULT;
    19d0:	80 e0       	ldi	r24, 0x00	; 0
    19d2:	cf c3       	rjmp	.+1950   	; 0x2172 <Configure_Timer+0x7fc>
	}
	
	if(Unit == 0){
    19d4:	8d a5       	ldd	r24, Y+45	; 0x2d
    19d6:	9e a5       	ldd	r25, Y+46	; 0x2e
    19d8:	af a5       	ldd	r26, Y+47	; 0x2f
    19da:	b8 a9       	ldd	r27, Y+48	; 0x30
    19dc:	89 2b       	or	r24, r25
    19de:	8a 2b       	or	r24, r26
    19e0:	8b 2b       	or	r24, r27
    19e2:	11 f4       	brne	.+4      	; 0x19e8 <Configure_Timer+0x72>
		return TIMER_FAULT;
    19e4:	80 e0       	ldi	r24, 0x00	; 0
    19e6:	c5 c3       	rjmp	.+1930   	; 0x2172 <Configure_Timer+0x7fc>
	}
	
	if((uint64_t)TC_CLK * Step/Unit <= Max_ISR_Cycles){ // If the requested tick is shorter than or equal to the max time it takes to increment System_Ticks, return error state
    19e8:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <TC_CLK>
    19ec:	90 91 30 01 	lds	r25, 0x0130	; 0x800130 <TC_CLK+0x1>
    19f0:	a0 91 31 01 	lds	r26, 0x0131	; 0x800131 <TC_CLK+0x2>
    19f4:	b0 91 32 01 	lds	r27, 0x0132	; 0x800132 <TC_CLK+0x3>
    19f8:	1c 01       	movw	r2, r24
    19fa:	2d 01       	movw	r4, r26
    19fc:	61 2c       	mov	r6, r1
    19fe:	71 2c       	mov	r7, r1
    1a00:	43 01       	movw	r8, r6
    1a02:	8b a5       	ldd	r24, Y+43	; 0x2b
    1a04:	9c a5       	ldd	r25, Y+44	; 0x2c
    1a06:	9c 01       	movw	r18, r24
    1a08:	40 e0       	ldi	r20, 0x00	; 0
    1a0a:	50 e0       	ldi	r21, 0x00	; 0
    1a0c:	60 e0       	ldi	r22, 0x00	; 0
    1a0e:	70 e0       	ldi	r23, 0x00	; 0
    1a10:	cb 01       	movw	r24, r22
    1a12:	a2 2e       	mov	r10, r18
    1a14:	b3 2e       	mov	r11, r19
    1a16:	c4 2e       	mov	r12, r20
    1a18:	d5 2e       	mov	r13, r21
    1a1a:	e6 2e       	mov	r14, r22
    1a1c:	f7 2e       	mov	r15, r23
    1a1e:	08 2f       	mov	r16, r24
    1a20:	19 2f       	mov	r17, r25
    1a22:	22 2d       	mov	r18, r2
    1a24:	33 2d       	mov	r19, r3
    1a26:	44 2d       	mov	r20, r4
    1a28:	55 2d       	mov	r21, r5
    1a2a:	66 2d       	mov	r22, r6
    1a2c:	77 2d       	mov	r23, r7
    1a2e:	88 2d       	mov	r24, r8
    1a30:	99 2d       	mov	r25, r9
    1a32:	0e 94 82 13 	call	0x2704	; 0x2704 <__muldi3>
    1a36:	a2 2e       	mov	r10, r18
    1a38:	b3 2e       	mov	r11, r19
    1a3a:	c4 2e       	mov	r12, r20
    1a3c:	d5 2e       	mov	r13, r21
    1a3e:	e6 2e       	mov	r14, r22
    1a40:	f7 2e       	mov	r15, r23
    1a42:	08 2f       	mov	r16, r24
    1a44:	19 2f       	mov	r17, r25
    1a46:	2a 2c       	mov	r2, r10
    1a48:	3b 2c       	mov	r3, r11
    1a4a:	4c 2c       	mov	r4, r12
    1a4c:	5d 2c       	mov	r5, r13
    1a4e:	6e 2c       	mov	r6, r14
    1a50:	7f 2c       	mov	r7, r15
    1a52:	80 2e       	mov	r8, r16
    1a54:	91 2e       	mov	r9, r17
    1a56:	8d a5       	ldd	r24, Y+45	; 0x2d
    1a58:	9e a5       	ldd	r25, Y+46	; 0x2e
    1a5a:	af a5       	ldd	r26, Y+47	; 0x2f
    1a5c:	b8 a9       	ldd	r27, Y+48	; 0x30
    1a5e:	9c 01       	movw	r18, r24
    1a60:	ad 01       	movw	r20, r26
    1a62:	60 e0       	ldi	r22, 0x00	; 0
    1a64:	70 e0       	ldi	r23, 0x00	; 0
    1a66:	cb 01       	movw	r24, r22
    1a68:	a2 2e       	mov	r10, r18
    1a6a:	b3 2e       	mov	r11, r19
    1a6c:	c4 2e       	mov	r12, r20
    1a6e:	d5 2e       	mov	r13, r21
    1a70:	e6 2e       	mov	r14, r22
    1a72:	f7 2e       	mov	r15, r23
    1a74:	08 2f       	mov	r16, r24
    1a76:	19 2f       	mov	r17, r25
    1a78:	22 2d       	mov	r18, r2
    1a7a:	33 2d       	mov	r19, r3
    1a7c:	44 2d       	mov	r20, r4
    1a7e:	55 2d       	mov	r21, r5
    1a80:	66 2d       	mov	r22, r6
    1a82:	77 2d       	mov	r23, r7
    1a84:	88 2d       	mov	r24, r8
    1a86:	99 2d       	mov	r25, r9
    1a88:	0e 94 dd 13 	call	0x27ba	; 0x27ba <__udivdi3>
    1a8c:	22 2e       	mov	r2, r18
    1a8e:	33 2e       	mov	r3, r19
    1a90:	44 2e       	mov	r4, r20
    1a92:	55 2e       	mov	r5, r21
    1a94:	66 2e       	mov	r6, r22
    1a96:	77 2e       	mov	r7, r23
    1a98:	88 2e       	mov	r8, r24
    1a9a:	99 2e       	mov	r9, r25
    1a9c:	a2 2c       	mov	r10, r2
    1a9e:	b3 2c       	mov	r11, r3
    1aa0:	c4 2c       	mov	r12, r4
    1aa2:	d5 2c       	mov	r13, r5
    1aa4:	e6 2c       	mov	r14, r6
    1aa6:	f7 2c       	mov	r15, r7
    1aa8:	08 2d       	mov	r16, r8
    1aaa:	19 2d       	mov	r17, r9
    1aac:	86 e9       	ldi	r24, 0x96	; 150
    1aae:	28 2e       	mov	r2, r24
    1ab0:	31 2c       	mov	r3, r1
    1ab2:	41 2c       	mov	r4, r1
    1ab4:	51 2c       	mov	r5, r1
    1ab6:	61 2c       	mov	r6, r1
    1ab8:	71 2c       	mov	r7, r1
    1aba:	43 01       	movw	r8, r6
    1abc:	2a 2d       	mov	r18, r10
    1abe:	3b 2d       	mov	r19, r11
    1ac0:	4c 2d       	mov	r20, r12
    1ac2:	5d 2d       	mov	r21, r13
    1ac4:	6e 2d       	mov	r22, r14
    1ac6:	7f 2d       	mov	r23, r15
    1ac8:	80 2f       	mov	r24, r16
    1aca:	91 2f       	mov	r25, r17
    1acc:	a2 2c       	mov	r10, r2
    1ace:	b3 2c       	mov	r11, r3
    1ad0:	c4 2c       	mov	r12, r4
    1ad2:	d5 2c       	mov	r13, r5
    1ad4:	e6 2c       	mov	r14, r6
    1ad6:	f7 2c       	mov	r15, r7
    1ad8:	08 2d       	mov	r16, r8
    1ada:	19 2d       	mov	r17, r9
    1adc:	0e 94 6d 14 	call	0x28da	; 0x28da <__cmpdi2>
    1ae0:	09 f0       	breq	.+2      	; 0x1ae4 <Configure_Timer+0x16e>
    1ae2:	10 f4       	brcc	.+4      	; 0x1ae8 <Configure_Timer+0x172>
		return TIMER_FAULT;
    1ae4:	80 e0       	ldi	r24, 0x00	; 0
    1ae6:	45 c3       	rjmp	.+1674   	; 0x2172 <Configure_Timer+0x7fc>
		Adjusted_Cycles = ((TC_CLK + (F_CLK/2))/F_CLK) * Avg_ISR_Cycles;
	} */

	// Disable the timer interrupts as the timer is being re-configured:

	uint64_t Numerator = Step * TC_CLK;
    1ae8:	8b a5       	ldd	r24, Y+43	; 0x2b
    1aea:	9c a5       	ldd	r25, Y+44	; 0x2c
    1aec:	9c 01       	movw	r18, r24
    1aee:	40 e0       	ldi	r20, 0x00	; 0
    1af0:	50 e0       	ldi	r21, 0x00	; 0
    1af2:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <TC_CLK>
    1af6:	90 91 30 01 	lds	r25, 0x0130	; 0x800130 <TC_CLK+0x1>
    1afa:	a0 91 31 01 	lds	r26, 0x0131	; 0x800131 <TC_CLK+0x2>
    1afe:	b0 91 32 01 	lds	r27, 0x0132	; 0x800132 <TC_CLK+0x3>
    1b02:	bc 01       	movw	r22, r24
    1b04:	cd 01       	movw	r24, r26
    1b06:	0e 94 4d 13 	call	0x269a	; 0x269a <__mulsi3>
    1b0a:	dc 01       	movw	r26, r24
    1b0c:	cb 01       	movw	r24, r22
    1b0e:	9c 01       	movw	r18, r24
    1b10:	ad 01       	movw	r20, r26
    1b12:	60 e0       	ldi	r22, 0x00	; 0
    1b14:	70 e0       	ldi	r23, 0x00	; 0
    1b16:	cb 01       	movw	r24, r22
    1b18:	28 87       	std	Y+8, r18	; 0x08
    1b1a:	39 87       	std	Y+9, r19	; 0x09
    1b1c:	4a 87       	std	Y+10, r20	; 0x0a
    1b1e:	5b 87       	std	Y+11, r21	; 0x0b
    1b20:	6c 87       	std	Y+12, r22	; 0x0c
    1b22:	7d 87       	std	Y+13, r23	; 0x0d
    1b24:	8e 87       	std	Y+14, r24	; 0x0e
    1b26:	9f 87       	std	Y+15, r25	; 0x0f
	uint64_t Scaled_Ticks = Numerator / Unit; // How many times we have to count for the requested time to have passed at the current clock frequency
    1b28:	8d a5       	ldd	r24, Y+45	; 0x2d
    1b2a:	9e a5       	ldd	r25, Y+46	; 0x2e
    1b2c:	af a5       	ldd	r26, Y+47	; 0x2f
    1b2e:	b8 a9       	ldd	r27, Y+48	; 0x30
    1b30:	9c 01       	movw	r18, r24
    1b32:	ad 01       	movw	r20, r26
    1b34:	60 e0       	ldi	r22, 0x00	; 0
    1b36:	70 e0       	ldi	r23, 0x00	; 0
    1b38:	cb 01       	movw	r24, r22
    1b3a:	a2 2e       	mov	r10, r18
    1b3c:	b3 2e       	mov	r11, r19
    1b3e:	c4 2e       	mov	r12, r20
    1b40:	d5 2e       	mov	r13, r21
    1b42:	e6 2e       	mov	r14, r22
    1b44:	f7 2e       	mov	r15, r23
    1b46:	08 2f       	mov	r16, r24
    1b48:	19 2f       	mov	r17, r25
    1b4a:	28 85       	ldd	r18, Y+8	; 0x08
    1b4c:	39 85       	ldd	r19, Y+9	; 0x09
    1b4e:	4a 85       	ldd	r20, Y+10	; 0x0a
    1b50:	5b 85       	ldd	r21, Y+11	; 0x0b
    1b52:	6c 85       	ldd	r22, Y+12	; 0x0c
    1b54:	7d 85       	ldd	r23, Y+13	; 0x0d
    1b56:	8e 85       	ldd	r24, Y+14	; 0x0e
    1b58:	9f 85       	ldd	r25, Y+15	; 0x0f
    1b5a:	0e 94 dd 13 	call	0x27ba	; 0x27ba <__udivdi3>
    1b5e:	a2 2e       	mov	r10, r18
    1b60:	b3 2e       	mov	r11, r19
    1b62:	c4 2e       	mov	r12, r20
    1b64:	d5 2e       	mov	r13, r21
    1b66:	e6 2e       	mov	r14, r22
    1b68:	f7 2e       	mov	r15, r23
    1b6a:	08 2f       	mov	r16, r24
    1b6c:	19 2f       	mov	r17, r25
    1b6e:	a8 8a       	std	Y+16, r10	; 0x10
    1b70:	b9 8a       	std	Y+17, r11	; 0x11
    1b72:	ca 8a       	std	Y+18, r12	; 0x12
    1b74:	db 8a       	std	Y+19, r13	; 0x13
    1b76:	ec 8a       	std	Y+20, r14	; 0x14
    1b78:	fd 8a       	std	Y+21, r15	; 0x15
    1b7a:	0e 8b       	std	Y+22, r16	; 0x16
    1b7c:	1f 8b       	std	Y+23, r17	; 0x17
	
	uint16_t Prescaler = 0;
    1b7e:	1a 82       	std	Y+2, r1	; 0x02
    1b80:	19 82       	std	Y+1, r1	; 0x01
	uint32_t Calculated_Prescaler = 0; // Ensures that OCRxA is <= (2^n - 1)
    1b82:	1b 82       	std	Y+3, r1	; 0x03
    1b84:	1c 82       	std	Y+4, r1	; 0x04
    1b86:	1d 82       	std	Y+5, r1	; 0x05
    1b88:	1e 82       	std	Y+6, r1	; 0x06
	
	switch(Selected_Timer){
    1b8a:	89 a9       	ldd	r24, Y+49	; 0x31
    1b8c:	88 2f       	mov	r24, r24
    1b8e:	90 e0       	ldi	r25, 0x00	; 0
    1b90:	81 30       	cpi	r24, 0x01	; 1
    1b92:	91 05       	cpc	r25, r1
    1b94:	09 f4       	brne	.+2      	; 0x1b98 <Configure_Timer+0x222>
    1b96:	51 c0       	rjmp	.+162    	; 0x1c3a <Configure_Timer+0x2c4>
    1b98:	82 30       	cpi	r24, 0x02	; 2
    1b9a:	91 05       	cpc	r25, r1
    1b9c:	09 f4       	brne	.+2      	; 0x1ba0 <Configure_Timer+0x22a>
    1b9e:	96 c0       	rjmp	.+300    	; 0x1ccc <Configure_Timer+0x356>
    1ba0:	89 2b       	or	r24, r25
    1ba2:	09 f0       	breq	.+2      	; 0x1ba6 <Configure_Timer+0x230>
    1ba4:	dc c0       	rjmp	.+440    	; 0x1d5e <Configure_Timer+0x3e8>
		
		case _16_bit:
			
			TIMSK1 = TIMSK1 & ~(1 << OCIE1A); // Disable the timer interrupt as it is being reconfigured.
    1ba6:	8f e6       	ldi	r24, 0x6F	; 111
    1ba8:	90 e0       	ldi	r25, 0x00	; 0
    1baa:	2f e6       	ldi	r18, 0x6F	; 111
    1bac:	30 e0       	ldi	r19, 0x00	; 0
    1bae:	f9 01       	movw	r30, r18
    1bb0:	20 81       	ld	r18, Z
    1bb2:	2d 7f       	andi	r18, 0xFD	; 253
    1bb4:	fc 01       	movw	r30, r24
    1bb6:	20 83       	st	Z, r18

			Calculated_Prescaler = (Scaled_Ticks+65534)/65535; // Ceiling function
    1bb8:	28 89       	ldd	r18, Y+16	; 0x10
    1bba:	39 89       	ldd	r19, Y+17	; 0x11
    1bbc:	4a 89       	ldd	r20, Y+18	; 0x12
    1bbe:	5b 89       	ldd	r21, Y+19	; 0x13
    1bc0:	6c 89       	ldd	r22, Y+20	; 0x14
    1bc2:	7d 89       	ldd	r23, Y+21	; 0x15
    1bc4:	8e 89       	ldd	r24, Y+22	; 0x16
    1bc6:	9f 89       	ldd	r25, Y+23	; 0x17
    1bc8:	22 50       	subi	r18, 0x02	; 2
    1bca:	31 09       	sbc	r19, r1
    1bcc:	4f 4f       	sbci	r20, 0xFF	; 255
    1bce:	5f 4f       	sbci	r21, 0xFF	; 255
    1bd0:	6f 4f       	sbci	r22, 0xFF	; 255
    1bd2:	7f 4f       	sbci	r23, 0xFF	; 255
    1bd4:	8f 4f       	sbci	r24, 0xFF	; 255
    1bd6:	9f 4f       	sbci	r25, 0xFF	; 255
    1bd8:	22 2e       	mov	r2, r18
    1bda:	33 2e       	mov	r3, r19
    1bdc:	44 2e       	mov	r4, r20
    1bde:	55 2e       	mov	r5, r21
    1be0:	66 2e       	mov	r6, r22
    1be2:	77 2e       	mov	r7, r23
    1be4:	88 2e       	mov	r8, r24
    1be6:	99 2e       	mov	r9, r25
    1be8:	aa 24       	eor	r10, r10
    1bea:	aa 94       	dec	r10
    1bec:	bb 24       	eor	r11, r11
    1bee:	ba 94       	dec	r11
    1bf0:	c1 2c       	mov	r12, r1
    1bf2:	d1 2c       	mov	r13, r1
    1bf4:	e1 2c       	mov	r14, r1
    1bf6:	f1 2c       	mov	r15, r1
    1bf8:	00 e0       	ldi	r16, 0x00	; 0
    1bfa:	10 e0       	ldi	r17, 0x00	; 0
    1bfc:	22 2d       	mov	r18, r2
    1bfe:	33 2d       	mov	r19, r3
    1c00:	44 2d       	mov	r20, r4
    1c02:	55 2d       	mov	r21, r5
    1c04:	66 2d       	mov	r22, r6
    1c06:	77 2d       	mov	r23, r7
    1c08:	88 2d       	mov	r24, r8
    1c0a:	99 2d       	mov	r25, r9
    1c0c:	0e 94 dd 13 	call	0x27ba	; 0x27ba <__udivdi3>
    1c10:	a2 2e       	mov	r10, r18
    1c12:	b3 2e       	mov	r11, r19
    1c14:	c4 2e       	mov	r12, r20
    1c16:	d5 2e       	mov	r13, r21
    1c18:	e6 2e       	mov	r14, r22
    1c1a:	f7 2e       	mov	r15, r23
    1c1c:	08 2f       	mov	r16, r24
    1c1e:	19 2f       	mov	r17, r25
    1c20:	2a 2d       	mov	r18, r10
    1c22:	3b 2d       	mov	r19, r11
    1c24:	4c 2d       	mov	r20, r12
    1c26:	5d 2d       	mov	r21, r13
    1c28:	6e 2d       	mov	r22, r14
    1c2a:	7f 2d       	mov	r23, r15
    1c2c:	80 2f       	mov	r24, r16
    1c2e:	91 2f       	mov	r25, r17
    1c30:	2b 83       	std	Y+3, r18	; 0x03
    1c32:	3c 83       	std	Y+4, r19	; 0x04
    1c34:	4d 83       	std	Y+5, r20	; 0x05
    1c36:	5e 83       	std	Y+6, r21	; 0x06

			break;
    1c38:	94 c0       	rjmp	.+296    	; 0x1d62 <Configure_Timer+0x3ec>
		
		case _8_bit1:
			
			TIMSK0 = TIMSK0 & ~(1 << OCIE0A);
    1c3a:	8e e6       	ldi	r24, 0x6E	; 110
    1c3c:	90 e0       	ldi	r25, 0x00	; 0
    1c3e:	2e e6       	ldi	r18, 0x6E	; 110
    1c40:	30 e0       	ldi	r19, 0x00	; 0
    1c42:	f9 01       	movw	r30, r18
    1c44:	20 81       	ld	r18, Z
    1c46:	2d 7f       	andi	r18, 0xFD	; 253
    1c48:	fc 01       	movw	r30, r24
    1c4a:	20 83       	st	Z, r18
			
			Calculated_Prescaler = (Scaled_Ticks+254)/255;
    1c4c:	28 89       	ldd	r18, Y+16	; 0x10
    1c4e:	39 89       	ldd	r19, Y+17	; 0x11
    1c50:	4a 89       	ldd	r20, Y+18	; 0x12
    1c52:	5b 89       	ldd	r21, Y+19	; 0x13
    1c54:	6c 89       	ldd	r22, Y+20	; 0x14
    1c56:	7d 89       	ldd	r23, Y+21	; 0x15
    1c58:	8e 89       	ldd	r24, Y+22	; 0x16
    1c5a:	9f 89       	ldd	r25, Y+23	; 0x17
    1c5c:	22 50       	subi	r18, 0x02	; 2
    1c5e:	3f 4f       	sbci	r19, 0xFF	; 255
    1c60:	4f 4f       	sbci	r20, 0xFF	; 255
    1c62:	5f 4f       	sbci	r21, 0xFF	; 255
    1c64:	6f 4f       	sbci	r22, 0xFF	; 255
    1c66:	7f 4f       	sbci	r23, 0xFF	; 255
    1c68:	8f 4f       	sbci	r24, 0xFF	; 255
    1c6a:	9f 4f       	sbci	r25, 0xFF	; 255
    1c6c:	22 2e       	mov	r2, r18
    1c6e:	33 2e       	mov	r3, r19
    1c70:	44 2e       	mov	r4, r20
    1c72:	55 2e       	mov	r5, r21
    1c74:	66 2e       	mov	r6, r22
    1c76:	77 2e       	mov	r7, r23
    1c78:	88 2e       	mov	r8, r24
    1c7a:	99 2e       	mov	r9, r25
    1c7c:	aa 24       	eor	r10, r10
    1c7e:	aa 94       	dec	r10
    1c80:	b1 2c       	mov	r11, r1
    1c82:	c1 2c       	mov	r12, r1
    1c84:	d1 2c       	mov	r13, r1
    1c86:	e1 2c       	mov	r14, r1
    1c88:	f1 2c       	mov	r15, r1
    1c8a:	00 e0       	ldi	r16, 0x00	; 0
    1c8c:	10 e0       	ldi	r17, 0x00	; 0
    1c8e:	22 2d       	mov	r18, r2
    1c90:	33 2d       	mov	r19, r3
    1c92:	44 2d       	mov	r20, r4
    1c94:	55 2d       	mov	r21, r5
    1c96:	66 2d       	mov	r22, r6
    1c98:	77 2d       	mov	r23, r7
    1c9a:	88 2d       	mov	r24, r8
    1c9c:	99 2d       	mov	r25, r9
    1c9e:	0e 94 dd 13 	call	0x27ba	; 0x27ba <__udivdi3>
    1ca2:	a2 2e       	mov	r10, r18
    1ca4:	b3 2e       	mov	r11, r19
    1ca6:	c4 2e       	mov	r12, r20
    1ca8:	d5 2e       	mov	r13, r21
    1caa:	e6 2e       	mov	r14, r22
    1cac:	f7 2e       	mov	r15, r23
    1cae:	08 2f       	mov	r16, r24
    1cb0:	19 2f       	mov	r17, r25
    1cb2:	2a 2d       	mov	r18, r10
    1cb4:	3b 2d       	mov	r19, r11
    1cb6:	4c 2d       	mov	r20, r12
    1cb8:	5d 2d       	mov	r21, r13
    1cba:	6e 2d       	mov	r22, r14
    1cbc:	7f 2d       	mov	r23, r15
    1cbe:	80 2f       	mov	r24, r16
    1cc0:	91 2f       	mov	r25, r17
    1cc2:	2b 83       	std	Y+3, r18	; 0x03
    1cc4:	3c 83       	std	Y+4, r19	; 0x04
    1cc6:	4d 83       	std	Y+5, r20	; 0x05
    1cc8:	5e 83       	std	Y+6, r21	; 0x06
			
			break;
    1cca:	4b c0       	rjmp	.+150    	; 0x1d62 <Configure_Timer+0x3ec>
			
		case _8_bit2:
			
			TIMSK2 = TIMSK2 & ~(1 << OCIE2A);
    1ccc:	80 e7       	ldi	r24, 0x70	; 112
    1cce:	90 e0       	ldi	r25, 0x00	; 0
    1cd0:	20 e7       	ldi	r18, 0x70	; 112
    1cd2:	30 e0       	ldi	r19, 0x00	; 0
    1cd4:	f9 01       	movw	r30, r18
    1cd6:	20 81       	ld	r18, Z
    1cd8:	2d 7f       	andi	r18, 0xFD	; 253
    1cda:	fc 01       	movw	r30, r24
    1cdc:	20 83       	st	Z, r18
			
			Calculated_Prescaler = (Scaled_Ticks+254)/255;
    1cde:	28 89       	ldd	r18, Y+16	; 0x10
    1ce0:	39 89       	ldd	r19, Y+17	; 0x11
    1ce2:	4a 89       	ldd	r20, Y+18	; 0x12
    1ce4:	5b 89       	ldd	r21, Y+19	; 0x13
    1ce6:	6c 89       	ldd	r22, Y+20	; 0x14
    1ce8:	7d 89       	ldd	r23, Y+21	; 0x15
    1cea:	8e 89       	ldd	r24, Y+22	; 0x16
    1cec:	9f 89       	ldd	r25, Y+23	; 0x17
    1cee:	22 50       	subi	r18, 0x02	; 2
    1cf0:	3f 4f       	sbci	r19, 0xFF	; 255
    1cf2:	4f 4f       	sbci	r20, 0xFF	; 255
    1cf4:	5f 4f       	sbci	r21, 0xFF	; 255
    1cf6:	6f 4f       	sbci	r22, 0xFF	; 255
    1cf8:	7f 4f       	sbci	r23, 0xFF	; 255
    1cfa:	8f 4f       	sbci	r24, 0xFF	; 255
    1cfc:	9f 4f       	sbci	r25, 0xFF	; 255
    1cfe:	22 2e       	mov	r2, r18
    1d00:	33 2e       	mov	r3, r19
    1d02:	44 2e       	mov	r4, r20
    1d04:	55 2e       	mov	r5, r21
    1d06:	66 2e       	mov	r6, r22
    1d08:	77 2e       	mov	r7, r23
    1d0a:	88 2e       	mov	r8, r24
    1d0c:	99 2e       	mov	r9, r25
    1d0e:	aa 24       	eor	r10, r10
    1d10:	aa 94       	dec	r10
    1d12:	b1 2c       	mov	r11, r1
    1d14:	c1 2c       	mov	r12, r1
    1d16:	d1 2c       	mov	r13, r1
    1d18:	e1 2c       	mov	r14, r1
    1d1a:	f1 2c       	mov	r15, r1
    1d1c:	00 e0       	ldi	r16, 0x00	; 0
    1d1e:	10 e0       	ldi	r17, 0x00	; 0
    1d20:	22 2d       	mov	r18, r2
    1d22:	33 2d       	mov	r19, r3
    1d24:	44 2d       	mov	r20, r4
    1d26:	55 2d       	mov	r21, r5
    1d28:	66 2d       	mov	r22, r6
    1d2a:	77 2d       	mov	r23, r7
    1d2c:	88 2d       	mov	r24, r8
    1d2e:	99 2d       	mov	r25, r9
    1d30:	0e 94 dd 13 	call	0x27ba	; 0x27ba <__udivdi3>
    1d34:	a2 2e       	mov	r10, r18
    1d36:	b3 2e       	mov	r11, r19
    1d38:	c4 2e       	mov	r12, r20
    1d3a:	d5 2e       	mov	r13, r21
    1d3c:	e6 2e       	mov	r14, r22
    1d3e:	f7 2e       	mov	r15, r23
    1d40:	08 2f       	mov	r16, r24
    1d42:	19 2f       	mov	r17, r25
    1d44:	2a 2d       	mov	r18, r10
    1d46:	3b 2d       	mov	r19, r11
    1d48:	4c 2d       	mov	r20, r12
    1d4a:	5d 2d       	mov	r21, r13
    1d4c:	6e 2d       	mov	r22, r14
    1d4e:	7f 2d       	mov	r23, r15
    1d50:	80 2f       	mov	r24, r16
    1d52:	91 2f       	mov	r25, r17
    1d54:	2b 83       	std	Y+3, r18	; 0x03
    1d56:	3c 83       	std	Y+4, r19	; 0x04
    1d58:	4d 83       	std	Y+5, r20	; 0x05
    1d5a:	5e 83       	std	Y+6, r21	; 0x06
		
			break;
    1d5c:	02 c0       	rjmp	.+4      	; 0x1d62 <Configure_Timer+0x3ec>
			
		default:
		
			return TIMER_FAULT;
    1d5e:	80 e0       	ldi	r24, 0x00	; 0
    1d60:	08 c2       	rjmp	.+1040   	; 0x2172 <Configure_Timer+0x7fc>
		
	}


	if(Calculated_Prescaler > 1024){  // The required count will overflow the selected timer, even with the largest available prescaler
    1d62:	8b 81       	ldd	r24, Y+3	; 0x03
    1d64:	9c 81       	ldd	r25, Y+4	; 0x04
    1d66:	ad 81       	ldd	r26, Y+5	; 0x05
    1d68:	be 81       	ldd	r27, Y+6	; 0x06
    1d6a:	81 30       	cpi	r24, 0x01	; 1
    1d6c:	94 40       	sbci	r25, 0x04	; 4
    1d6e:	a1 05       	cpc	r26, r1
    1d70:	b1 05       	cpc	r27, r1
    1d72:	08 f4       	brcc	.+2      	; 0x1d76 <Configure_Timer+0x400>
    1d74:	90 c0       	rjmp	.+288    	; 0x1e96 <Configure_Timer+0x520>

		Prescaler = 1024;
    1d76:	80 e0       	ldi	r24, 0x00	; 0
    1d78:	94 e0       	ldi	r25, 0x04	; 4
    1d7a:	9a 83       	std	Y+2, r25	; 0x02
    1d7c:	89 83       	std	Y+1, r24	; 0x01
		
		//Adjusted_Cycles = (((TC_CLK + (F_CLK*Prescaler/2))/F_CLK*Prescaler) * Avg_ISR_Cycles); // I may revisit this. Quite challenging to get right, and even harder to get consistently right
		
		Calculated_Ticks[Selected_Timer] = (Scaled_Ticks >> 10);
    1d7e:	89 a9       	ldd	r24, Y+49	; 0x31
    1d80:	e8 2f       	mov	r30, r24
    1d82:	f0 e0       	ldi	r31, 0x00	; 0
    1d84:	28 89       	ldd	r18, Y+16	; 0x10
    1d86:	39 89       	ldd	r19, Y+17	; 0x11
    1d88:	4a 89       	ldd	r20, Y+18	; 0x12
    1d8a:	5b 89       	ldd	r21, Y+19	; 0x13
    1d8c:	6c 89       	ldd	r22, Y+20	; 0x14
    1d8e:	7d 89       	ldd	r23, Y+21	; 0x15
    1d90:	8e 89       	ldd	r24, Y+22	; 0x16
    1d92:	9f 89       	ldd	r25, Y+23	; 0x17
    1d94:	0a e0       	ldi	r16, 0x0A	; 10
    1d96:	0e 94 3c 14 	call	0x2878	; 0x2878 <__lshrdi3>
    1d9a:	a2 2e       	mov	r10, r18
    1d9c:	b3 2e       	mov	r11, r19
    1d9e:	c4 2e       	mov	r12, r20
    1da0:	d5 2e       	mov	r13, r21
    1da2:	e6 2e       	mov	r14, r22
    1da4:	f7 2e       	mov	r15, r23
    1da6:	08 2f       	mov	r16, r24
    1da8:	19 2f       	mov	r17, r25
    1daa:	d6 01       	movw	r26, r12
    1dac:	c5 01       	movw	r24, r10
    1dae:	9f 01       	movw	r18, r30
    1db0:	22 0f       	add	r18, r18
    1db2:	33 1f       	adc	r19, r19
    1db4:	22 0f       	add	r18, r18
    1db6:	33 1f       	adc	r19, r19
    1db8:	2d 58       	subi	r18, 0x8D	; 141
    1dba:	3e 4f       	sbci	r19, 0xFE	; 254
    1dbc:	f9 01       	movw	r30, r18
    1dbe:	80 83       	st	Z, r24
    1dc0:	91 83       	std	Z+1, r25	; 0x01
    1dc2:	a2 83       	std	Z+2, r26	; 0x02
    1dc4:	b3 83       	std	Z+3, r27	; 0x03
		
		Remaining_Ticks[Selected_Timer] = Calculated_Ticks[Selected_Timer];
    1dc6:	89 a9       	ldd	r24, Y+49	; 0x31
    1dc8:	28 2f       	mov	r18, r24
    1dca:	30 e0       	ldi	r19, 0x00	; 0
    1dcc:	89 a9       	ldd	r24, Y+49	; 0x31
    1dce:	88 2f       	mov	r24, r24
    1dd0:	90 e0       	ldi	r25, 0x00	; 0
    1dd2:	88 0f       	add	r24, r24
    1dd4:	99 1f       	adc	r25, r25
    1dd6:	88 0f       	add	r24, r24
    1dd8:	99 1f       	adc	r25, r25
    1dda:	8d 58       	subi	r24, 0x8D	; 141
    1ddc:	9e 4f       	sbci	r25, 0xFE	; 254
    1dde:	fc 01       	movw	r30, r24
    1de0:	80 81       	ld	r24, Z
    1de2:	91 81       	ldd	r25, Z+1	; 0x01
    1de4:	a2 81       	ldd	r26, Z+2	; 0x02
    1de6:	b3 81       	ldd	r27, Z+3	; 0x03
    1de8:	22 0f       	add	r18, r18
    1dea:	33 1f       	adc	r19, r19
    1dec:	22 0f       	add	r18, r18
    1dee:	33 1f       	adc	r19, r19
    1df0:	21 58       	subi	r18, 0x81	; 129
    1df2:	3e 4f       	sbci	r19, 0xFE	; 254
    1df4:	f9 01       	movw	r30, r18
    1df6:	80 83       	st	Z, r24
    1df8:	91 83       	std	Z+1, r25	; 0x01
    1dfa:	a2 83       	std	Z+2, r26	; 0x02
    1dfc:	b3 83       	std	Z+3, r27	; 0x03
		
		switch(Selected_Timer){
    1dfe:	89 a9       	ldd	r24, Y+49	; 0x31
    1e00:	88 2f       	mov	r24, r24
    1e02:	90 e0       	ldi	r25, 0x00	; 0
    1e04:	81 30       	cpi	r24, 0x01	; 1
    1e06:	91 05       	cpc	r25, r1
    1e08:	d9 f0       	breq	.+54     	; 0x1e40 <Configure_Timer+0x4ca>
    1e0a:	82 30       	cpi	r24, 0x02	; 2
    1e0c:	91 05       	cpc	r25, r1
    1e0e:	69 f1       	breq	.+90     	; 0x1e6a <Configure_Timer+0x4f4>
    1e10:	89 2b       	or	r24, r25
    1e12:	09 f0       	breq	.+2      	; 0x1e16 <Configure_Timer+0x4a0>
    1e14:	86 c1       	rjmp	.+780    	; 0x2122 <Configure_Timer+0x7ac>
			
			case _16_bit:
				
				TCCR1B = (1 << CS12) | (1 << CS10) | (1 << WGM12); // Set prescaler to 1024, CTC mode (TCCR = Timer counter control register)
    1e16:	81 e8       	ldi	r24, 0x81	; 129
    1e18:	90 e0       	ldi	r25, 0x00	; 0
    1e1a:	2d e0       	ldi	r18, 0x0D	; 13
    1e1c:	fc 01       	movw	r30, r24
    1e1e:	20 83       	st	Z, r18
								
				OCR1AH = 0xFF;
    1e20:	89 e8       	ldi	r24, 0x89	; 137
    1e22:	90 e0       	ldi	r25, 0x00	; 0
    1e24:	2f ef       	ldi	r18, 0xFF	; 255
    1e26:	fc 01       	movw	r30, r24
    1e28:	20 83       	st	Z, r18
				OCR1AL = 0xFF; // Timer begins
    1e2a:	88 e8       	ldi	r24, 0x88	; 136
    1e2c:	90 e0       	ldi	r25, 0x00	; 0
    1e2e:	2f ef       	ldi	r18, 0xFF	; 255
    1e30:	fc 01       	movw	r30, r24
    1e32:	20 83       	st	Z, r18
				
				TIMSK1 = (1 << OCIE1A); // Timer/Counter1 Interrupt Mask Register -> Enabled interrupt for progrm at TIMER1_COMPA_vect to be executed on compare match
    1e34:	8f e6       	ldi	r24, 0x6F	; 111
    1e36:	90 e0       	ldi	r25, 0x00	; 0
    1e38:	22 e0       	ldi	r18, 0x02	; 2
    1e3a:	fc 01       	movw	r30, r24
    1e3c:	20 83       	st	Z, r18
				break;
    1e3e:	71 c1       	rjmp	.+738    	; 0x2122 <Configure_Timer+0x7ac>
			
			case _8_bit1:
				
				TCCR0A = (1 << WGM01);
    1e40:	84 e4       	ldi	r24, 0x44	; 68
    1e42:	90 e0       	ldi	r25, 0x00	; 0
    1e44:	22 e0       	ldi	r18, 0x02	; 2
    1e46:	fc 01       	movw	r30, r24
    1e48:	20 83       	st	Z, r18
				TCCR0B = (1 << CS02) | (1 << CS00);
    1e4a:	85 e4       	ldi	r24, 0x45	; 69
    1e4c:	90 e0       	ldi	r25, 0x00	; 0
    1e4e:	25 e0       	ldi	r18, 0x05	; 5
    1e50:	fc 01       	movw	r30, r24
    1e52:	20 83       	st	Z, r18
				
				TIMSK0 = (1 << OCIE0A);
    1e54:	8e e6       	ldi	r24, 0x6E	; 110
    1e56:	90 e0       	ldi	r25, 0x00	; 0
    1e58:	22 e0       	ldi	r18, 0x02	; 2
    1e5a:	fc 01       	movw	r30, r24
    1e5c:	20 83       	st	Z, r18
				
				OCR0A = 0xFF;
    1e5e:	87 e4       	ldi	r24, 0x47	; 71
    1e60:	90 e0       	ldi	r25, 0x00	; 0
    1e62:	2f ef       	ldi	r18, 0xFF	; 255
    1e64:	fc 01       	movw	r30, r24
    1e66:	20 83       	st	Z, r18
				break;
    1e68:	5c c1       	rjmp	.+696    	; 0x2122 <Configure_Timer+0x7ac>
			
			case _8_bit2:

				TCCR2A = (1 << WGM21);
    1e6a:	80 eb       	ldi	r24, 0xB0	; 176
    1e6c:	90 e0       	ldi	r25, 0x00	; 0
    1e6e:	22 e0       	ldi	r18, 0x02	; 2
    1e70:	fc 01       	movw	r30, r24
    1e72:	20 83       	st	Z, r18
				TCCR2B = (1 << CS22) | (1 << CS21) | (1 << CS20);
    1e74:	81 eb       	ldi	r24, 0xB1	; 177
    1e76:	90 e0       	ldi	r25, 0x00	; 0
    1e78:	27 e0       	ldi	r18, 0x07	; 7
    1e7a:	fc 01       	movw	r30, r24
    1e7c:	20 83       	st	Z, r18

				TIMSK2 = (1 << OCIE2A);
    1e7e:	80 e7       	ldi	r24, 0x70	; 112
    1e80:	90 e0       	ldi	r25, 0x00	; 0
    1e82:	22 e0       	ldi	r18, 0x02	; 2
    1e84:	fc 01       	movw	r30, r24
    1e86:	20 83       	st	Z, r18
	
				OCR2A = 0xFF;
    1e88:	83 eb       	ldi	r24, 0xB3	; 179
    1e8a:	90 e0       	ldi	r25, 0x00	; 0
    1e8c:	2f ef       	ldi	r18, 0xFF	; 255
    1e8e:	fc 01       	movw	r30, r24
    1e90:	20 83       	st	Z, r18
				break;
    1e92:	00 00       	nop
    1e94:	46 c1       	rjmp	.+652    	; 0x2122 <Configure_Timer+0x7ac>
		}
		
		
	}else{
		
		Calculated_Ticks[Selected_Timer] = 0;
    1e96:	89 a9       	ldd	r24, Y+49	; 0x31
    1e98:	88 2f       	mov	r24, r24
    1e9a:	90 e0       	ldi	r25, 0x00	; 0
    1e9c:	88 0f       	add	r24, r24
    1e9e:	99 1f       	adc	r25, r25
    1ea0:	88 0f       	add	r24, r24
    1ea2:	99 1f       	adc	r25, r25
    1ea4:	8d 58       	subi	r24, 0x8D	; 141
    1ea6:	9e 4f       	sbci	r25, 0xFE	; 254
    1ea8:	fc 01       	movw	r30, r24
    1eaa:	10 82       	st	Z, r1
    1eac:	11 82       	std	Z+1, r1	; 0x01
    1eae:	12 82       	std	Z+2, r1	; 0x02
    1eb0:	13 82       	std	Z+3, r1	; 0x03
		
		uint16_t Clock_Dividers[5] = {1, 8, 64, 256, 1024}; 
    1eb2:	8a e0       	ldi	r24, 0x0A	; 10
    1eb4:	e5 e2       	ldi	r30, 0x25	; 37
    1eb6:	f1 e0       	ldi	r31, 0x01	; 1
    1eb8:	de 01       	movw	r26, r28
    1eba:	91 96       	adiw	r26, 0x21	; 33
    1ebc:	01 90       	ld	r0, Z+
    1ebe:	0d 92       	st	X+, r0
    1ec0:	8a 95       	dec	r24
    1ec2:	e1 f7       	brne	.-8      	; 0x1ebc <Configure_Timer+0x546>
		
		for(uint8_t i = 0; i <= 4; i++){  // Logic to ensure that the Raw_Count <= uint16_t
    1ec4:	1f 82       	std	Y+7, r1	; 0x07
    1ec6:	2e c0       	rjmp	.+92     	; 0x1f24 <Configure_Timer+0x5ae>
			
			if(Clock_Dividers[i] >= Calculated_Prescaler){
    1ec8:	8f 81       	ldd	r24, Y+7	; 0x07
    1eca:	88 2f       	mov	r24, r24
    1ecc:	90 e0       	ldi	r25, 0x00	; 0
    1ece:	88 0f       	add	r24, r24
    1ed0:	99 1f       	adc	r25, r25
    1ed2:	9e 01       	movw	r18, r28
    1ed4:	2f 5f       	subi	r18, 0xFF	; 255
    1ed6:	3f 4f       	sbci	r19, 0xFF	; 255
    1ed8:	82 0f       	add	r24, r18
    1eda:	93 1f       	adc	r25, r19
    1edc:	80 96       	adiw	r24, 0x20	; 32
    1ede:	fc 01       	movw	r30, r24
    1ee0:	80 81       	ld	r24, Z
    1ee2:	91 81       	ldd	r25, Z+1	; 0x01
    1ee4:	9c 01       	movw	r18, r24
    1ee6:	40 e0       	ldi	r20, 0x00	; 0
    1ee8:	50 e0       	ldi	r21, 0x00	; 0
    1eea:	8b 81       	ldd	r24, Y+3	; 0x03
    1eec:	9c 81       	ldd	r25, Y+4	; 0x04
    1eee:	ad 81       	ldd	r26, Y+5	; 0x05
    1ef0:	be 81       	ldd	r27, Y+6	; 0x06
    1ef2:	28 17       	cp	r18, r24
    1ef4:	39 07       	cpc	r19, r25
    1ef6:	4a 07       	cpc	r20, r26
    1ef8:	5b 07       	cpc	r21, r27
    1efa:	88 f0       	brcs	.+34     	; 0x1f1e <Configure_Timer+0x5a8>
				Prescaler = Clock_Dividers[i];
    1efc:	8f 81       	ldd	r24, Y+7	; 0x07
    1efe:	88 2f       	mov	r24, r24
    1f00:	90 e0       	ldi	r25, 0x00	; 0
    1f02:	88 0f       	add	r24, r24
    1f04:	99 1f       	adc	r25, r25
    1f06:	9e 01       	movw	r18, r28
    1f08:	2f 5f       	subi	r18, 0xFF	; 255
    1f0a:	3f 4f       	sbci	r19, 0xFF	; 255
    1f0c:	82 0f       	add	r24, r18
    1f0e:	93 1f       	adc	r25, r19
    1f10:	80 96       	adiw	r24, 0x20	; 32
    1f12:	fc 01       	movw	r30, r24
    1f14:	80 81       	ld	r24, Z
    1f16:	91 81       	ldd	r25, Z+1	; 0x01
    1f18:	9a 83       	std	Y+2, r25	; 0x02
    1f1a:	89 83       	std	Y+1, r24	; 0x01
				break;
    1f1c:	06 c0       	rjmp	.+12     	; 0x1f2a <Configure_Timer+0x5b4>
		
		Calculated_Ticks[Selected_Timer] = 0;
		
		uint16_t Clock_Dividers[5] = {1, 8, 64, 256, 1024}; 
		
		for(uint8_t i = 0; i <= 4; i++){  // Logic to ensure that the Raw_Count <= uint16_t
    1f1e:	8f 81       	ldd	r24, Y+7	; 0x07
    1f20:	8f 5f       	subi	r24, 0xFF	; 255
    1f22:	8f 83       	std	Y+7, r24	; 0x07
    1f24:	8f 81       	ldd	r24, Y+7	; 0x07
    1f26:	85 30       	cpi	r24, 0x05	; 5
    1f28:	78 f2       	brcs	.-98     	; 0x1ec8 <Configure_Timer+0x552>
				break;
			}
			
		}
	
		uint32_t Denominator =  Prescaler * Unit;
    1f2a:	89 81       	ldd	r24, Y+1	; 0x01
    1f2c:	9a 81       	ldd	r25, Y+2	; 0x02
    1f2e:	9c 01       	movw	r18, r24
    1f30:	40 e0       	ldi	r20, 0x00	; 0
    1f32:	50 e0       	ldi	r21, 0x00	; 0
    1f34:	8d a5       	ldd	r24, Y+45	; 0x2d
    1f36:	9e a5       	ldd	r25, Y+46	; 0x2e
    1f38:	af a5       	ldd	r26, Y+47	; 0x2f
    1f3a:	b8 a9       	ldd	r27, Y+48	; 0x30
    1f3c:	bc 01       	movw	r22, r24
    1f3e:	cd 01       	movw	r24, r26
    1f40:	0e 94 4d 13 	call	0x269a	; 0x269a <__mulsi3>
    1f44:	dc 01       	movw	r26, r24
    1f46:	cb 01       	movw	r24, r22
    1f48:	88 8f       	std	Y+24, r24	; 0x18
    1f4a:	99 8f       	std	Y+25, r25	; 0x19
    1f4c:	aa 8f       	std	Y+26, r26	; 0x1a
    1f4e:	bb 8f       	std	Y+27, r27	; 0x1b

		if(Denominator == 0) return TIMER_FAULT;
    1f50:	88 8d       	ldd	r24, Y+24	; 0x18
    1f52:	99 8d       	ldd	r25, Y+25	; 0x19
    1f54:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1f56:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1f58:	89 2b       	or	r24, r25
    1f5a:	8a 2b       	or	r24, r26
    1f5c:	8b 2b       	or	r24, r27
    1f5e:	11 f4       	brne	.+4      	; 0x1f64 <Configure_Timer+0x5ee>
    1f60:	80 e0       	ldi	r24, 0x00	; 0
    1f62:	07 c1       	rjmp	.+526    	; 0x2172 <Configure_Timer+0x7fc>
	
		//Adjusted_Cycles = (((TC_CLK + (F_CLK*Prescaler/2))/F_CLK*Prescaler) * Avg_ISR_Cycles); 
	
		// Rounding integer division (A new trick I learned) reduces error of Timer_Top ideally to +- 0.5:
	
		uint32_t Timer_Top = ((Numerator + (Denominator/2)) / Denominator); 
    1f64:	88 8d       	ldd	r24, Y+24	; 0x18
    1f66:	99 8d       	ldd	r25, Y+25	; 0x19
    1f68:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1f6a:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1f6c:	b6 95       	lsr	r27
    1f6e:	a7 95       	ror	r26
    1f70:	97 95       	ror	r25
    1f72:	87 95       	ror	r24
    1f74:	5c 01       	movw	r10, r24
    1f76:	6d 01       	movw	r12, r26
    1f78:	e1 2c       	mov	r14, r1
    1f7a:	f1 2c       	mov	r15, r1
    1f7c:	87 01       	movw	r16, r14
    1f7e:	2a 2d       	mov	r18, r10
    1f80:	3b 2d       	mov	r19, r11
    1f82:	4c 2d       	mov	r20, r12
    1f84:	5d 2d       	mov	r21, r13
    1f86:	6e 2d       	mov	r22, r14
    1f88:	7f 2d       	mov	r23, r15
    1f8a:	80 2f       	mov	r24, r16
    1f8c:	91 2f       	mov	r25, r17
    1f8e:	a8 84       	ldd	r10, Y+8	; 0x08
    1f90:	b9 84       	ldd	r11, Y+9	; 0x09
    1f92:	ca 84       	ldd	r12, Y+10	; 0x0a
    1f94:	db 84       	ldd	r13, Y+11	; 0x0b
    1f96:	ec 84       	ldd	r14, Y+12	; 0x0c
    1f98:	fd 84       	ldd	r15, Y+13	; 0x0d
    1f9a:	0e 85       	ldd	r16, Y+14	; 0x0e
    1f9c:	1f 85       	ldd	r17, Y+15	; 0x0f
    1f9e:	0e 94 58 14 	call	0x28b0	; 0x28b0 <__adddi3>
    1fa2:	22 2e       	mov	r2, r18
    1fa4:	33 2e       	mov	r3, r19
    1fa6:	44 2e       	mov	r4, r20
    1fa8:	55 2e       	mov	r5, r21
    1faa:	66 2e       	mov	r6, r22
    1fac:	77 2e       	mov	r7, r23
    1fae:	88 2e       	mov	r8, r24
    1fb0:	99 2e       	mov	r9, r25
    1fb2:	88 8d       	ldd	r24, Y+24	; 0x18
    1fb4:	99 8d       	ldd	r25, Y+25	; 0x19
    1fb6:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1fb8:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1fba:	9c 01       	movw	r18, r24
    1fbc:	ad 01       	movw	r20, r26
    1fbe:	60 e0       	ldi	r22, 0x00	; 0
    1fc0:	70 e0       	ldi	r23, 0x00	; 0
    1fc2:	cb 01       	movw	r24, r22
    1fc4:	a2 2e       	mov	r10, r18
    1fc6:	b3 2e       	mov	r11, r19
    1fc8:	c4 2e       	mov	r12, r20
    1fca:	d5 2e       	mov	r13, r21
    1fcc:	e6 2e       	mov	r14, r22
    1fce:	f7 2e       	mov	r15, r23
    1fd0:	08 2f       	mov	r16, r24
    1fd2:	19 2f       	mov	r17, r25
    1fd4:	22 2d       	mov	r18, r2
    1fd6:	33 2d       	mov	r19, r3
    1fd8:	44 2d       	mov	r20, r4
    1fda:	55 2d       	mov	r21, r5
    1fdc:	66 2d       	mov	r22, r6
    1fde:	77 2d       	mov	r23, r7
    1fe0:	88 2d       	mov	r24, r8
    1fe2:	99 2d       	mov	r25, r9
    1fe4:	0e 94 dd 13 	call	0x27ba	; 0x27ba <__udivdi3>
    1fe8:	a2 2e       	mov	r10, r18
    1fea:	b3 2e       	mov	r11, r19
    1fec:	c4 2e       	mov	r12, r20
    1fee:	d5 2e       	mov	r13, r21
    1ff0:	e6 2e       	mov	r14, r22
    1ff2:	f7 2e       	mov	r15, r23
    1ff4:	08 2f       	mov	r16, r24
    1ff6:	19 2f       	mov	r17, r25
    1ff8:	2a 2d       	mov	r18, r10
    1ffa:	3b 2d       	mov	r19, r11
    1ffc:	4c 2d       	mov	r20, r12
    1ffe:	5d 2d       	mov	r21, r13
    2000:	6e 2d       	mov	r22, r14
    2002:	7f 2d       	mov	r23, r15
    2004:	80 2f       	mov	r24, r16
    2006:	91 2f       	mov	r25, r17
    2008:	2c 8f       	std	Y+28, r18	; 0x1c
    200a:	3d 8f       	std	Y+29, r19	; 0x1d
    200c:	4e 8f       	std	Y+30, r20	; 0x1e
    200e:	5f 8f       	std	Y+31, r21	; 0x1f
	
		if (Timer_Top == 0) return TIMER_FAULT;
    2010:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2012:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2014:	ae 8d       	ldd	r26, Y+30	; 0x1e
    2016:	bf 8d       	ldd	r27, Y+31	; 0x1f
    2018:	89 2b       	or	r24, r25
    201a:	8a 2b       	or	r24, r26
    201c:	8b 2b       	or	r24, r27
    201e:	11 f4       	brne	.+4      	; 0x2024 <Configure_Timer+0x6ae>
    2020:	80 e0       	ldi	r24, 0x00	; 0
    2022:	a7 c0       	rjmp	.+334    	; 0x2172 <Configure_Timer+0x7fc>

		if( (Selected_Timer == _8_bit1 || Selected_Timer == _8_bit2) && Timer_Top > 255 ){
    2024:	89 a9       	ldd	r24, Y+49	; 0x31
    2026:	81 30       	cpi	r24, 0x01	; 1
    2028:	19 f0       	breq	.+6      	; 0x2030 <Configure_Timer+0x6ba>
    202a:	89 a9       	ldd	r24, Y+49	; 0x31
    202c:	82 30       	cpi	r24, 0x02	; 2
    202e:	61 f4       	brne	.+24     	; 0x2048 <Configure_Timer+0x6d2>
    2030:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2032:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2034:	ae 8d       	ldd	r26, Y+30	; 0x1e
    2036:	bf 8d       	ldd	r27, Y+31	; 0x1f
    2038:	8f 3f       	cpi	r24, 0xFF	; 255
    203a:	91 05       	cpc	r25, r1
    203c:	a1 05       	cpc	r26, r1
    203e:	b1 05       	cpc	r27, r1
    2040:	19 f0       	breq	.+6      	; 0x2048 <Configure_Timer+0x6d2>
    2042:	10 f0       	brcs	.+4      	; 0x2048 <Configure_Timer+0x6d2>
		
			return TIMER_FAULT; 
    2044:	80 e0       	ldi	r24, 0x00	; 0
    2046:	95 c0       	rjmp	.+298    	; 0x2172 <Configure_Timer+0x7fc>
		
		}else if(Selected_Timer == _16_bit && Timer_Top > 65535){
    2048:	89 a9       	ldd	r24, Y+49	; 0x31
    204a:	88 23       	and	r24, r24
    204c:	51 f4       	brne	.+20     	; 0x2062 <Configure_Timer+0x6ec>
    204e:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2050:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2052:	ae 8d       	ldd	r26, Y+30	; 0x1e
    2054:	bf 8d       	ldd	r27, Y+31	; 0x1f
    2056:	00 97       	sbiw	r24, 0x00	; 0
    2058:	a1 40       	sbci	r26, 0x01	; 1
    205a:	b1 05       	cpc	r27, r1
    205c:	10 f0       	brcs	.+4      	; 0x2062 <Configure_Timer+0x6ec>
		
			return TIMER_FAULT;
    205e:	80 e0       	ldi	r24, 0x00	; 0
    2060:	88 c0       	rjmp	.+272    	; 0x2172 <Configure_Timer+0x7fc>
		
		}
	
		Timer_Status Status = Set_Prescaler(Selected_Timer, Prescaler);
    2062:	89 81       	ldd	r24, Y+1	; 0x01
    2064:	9a 81       	ldd	r25, Y+2	; 0x02
    2066:	bc 01       	movw	r22, r24
    2068:	89 a9       	ldd	r24, Y+49	; 0x31
    206a:	0e 94 9f 0b 	call	0x173e	; 0x173e <Set_Prescaler>
    206e:	88 a3       	std	Y+32, r24	; 0x20
	
		if(Status == TIMER_FAULT){
    2070:	88 a1       	ldd	r24, Y+32	; 0x20
    2072:	88 23       	and	r24, r24
    2074:	11 f4       	brne	.+4      	; 0x207a <Configure_Timer+0x704>
			return TIMER_FAULT;
    2076:	80 e0       	ldi	r24, 0x00	; 0
    2078:	7c c0       	rjmp	.+248    	; 0x2172 <Configure_Timer+0x7fc>
		}
	
		switch(Selected_Timer){
    207a:	89 a9       	ldd	r24, Y+49	; 0x31
    207c:	88 2f       	mov	r24, r24
    207e:	90 e0       	ldi	r25, 0x00	; 0
    2080:	81 30       	cpi	r24, 0x01	; 1
    2082:	91 05       	cpc	r25, r1
    2084:	31 f1       	breq	.+76     	; 0x20d2 <Configure_Timer+0x75c>
    2086:	82 30       	cpi	r24, 0x02	; 2
    2088:	91 05       	cpc	r25, r1
    208a:	b9 f1       	breq	.+110    	; 0x20fa <Configure_Timer+0x784>
    208c:	89 2b       	or	r24, r25
    208e:	09 f0       	breq	.+2      	; 0x2092 <Configure_Timer+0x71c>
    2090:	48 c0       	rjmp	.+144    	; 0x2122 <Configure_Timer+0x7ac>
		
			case _16_bit:
				
				TCCR1B |= (1 << WGM12); 
    2092:	81 e8       	ldi	r24, 0x81	; 129
    2094:	90 e0       	ldi	r25, 0x00	; 0
    2096:	21 e8       	ldi	r18, 0x81	; 129
    2098:	30 e0       	ldi	r19, 0x00	; 0
    209a:	f9 01       	movw	r30, r18
    209c:	20 81       	ld	r18, Z
    209e:	28 60       	ori	r18, 0x08	; 8
    20a0:	fc 01       	movw	r30, r24
    20a2:	20 83       	st	Z, r18
			
				OCR1AH = (Timer_Top >> 8) & 0xFF;
    20a4:	29 e8       	ldi	r18, 0x89	; 137
    20a6:	30 e0       	ldi	r19, 0x00	; 0
    20a8:	8c 8d       	ldd	r24, Y+28	; 0x1c
    20aa:	9d 8d       	ldd	r25, Y+29	; 0x1d
    20ac:	ae 8d       	ldd	r26, Y+30	; 0x1e
    20ae:	bf 8d       	ldd	r27, Y+31	; 0x1f
    20b0:	89 2f       	mov	r24, r25
    20b2:	9a 2f       	mov	r25, r26
    20b4:	ab 2f       	mov	r26, r27
    20b6:	bb 27       	eor	r27, r27
    20b8:	f9 01       	movw	r30, r18
    20ba:	80 83       	st	Z, r24
				TIMSK1 = (1 << OCIE1A); // Timer/Counter1 Interrupt Mask Register -> Enabled interrupt for progrm at TIMER1_COMPA_vect to be executed on compare match
    20bc:	8f e6       	ldi	r24, 0x6F	; 111
    20be:	90 e0       	ldi	r25, 0x00	; 0
    20c0:	22 e0       	ldi	r18, 0x02	; 2
    20c2:	fc 01       	movw	r30, r24
    20c4:	20 83       	st	Z, r18
				OCR1AL = (Timer_Top & 0xFF); // Timer begins
    20c6:	88 e8       	ldi	r24, 0x88	; 136
    20c8:	90 e0       	ldi	r25, 0x00	; 0
    20ca:	2c 8d       	ldd	r18, Y+28	; 0x1c
    20cc:	fc 01       	movw	r30, r24
    20ce:	20 83       	st	Z, r18
			
				
				break;
    20d0:	28 c0       	rjmp	.+80     	; 0x2122 <Configure_Timer+0x7ac>
			
			case _8_bit1:

				TCCR0A |= (1 << WGM01); 	
    20d2:	84 e4       	ldi	r24, 0x44	; 68
    20d4:	90 e0       	ldi	r25, 0x00	; 0
    20d6:	24 e4       	ldi	r18, 0x44	; 68
    20d8:	30 e0       	ldi	r19, 0x00	; 0
    20da:	f9 01       	movw	r30, r18
    20dc:	20 81       	ld	r18, Z
    20de:	22 60       	ori	r18, 0x02	; 2
    20e0:	fc 01       	movw	r30, r24
    20e2:	20 83       	st	Z, r18
			
				TIMSK0 = (1 << OCIE0A);
    20e4:	8e e6       	ldi	r24, 0x6E	; 110
    20e6:	90 e0       	ldi	r25, 0x00	; 0
    20e8:	22 e0       	ldi	r18, 0x02	; 2
    20ea:	fc 01       	movw	r30, r24
    20ec:	20 83       	st	Z, r18
				OCR0A = Timer_Top;		
    20ee:	87 e4       	ldi	r24, 0x47	; 71
    20f0:	90 e0       	ldi	r25, 0x00	; 0
    20f2:	2c 8d       	ldd	r18, Y+28	; 0x1c
    20f4:	fc 01       	movw	r30, r24
    20f6:	20 83       	st	Z, r18
		
				break;
    20f8:	14 c0       	rjmp	.+40     	; 0x2122 <Configure_Timer+0x7ac>
			
			case _8_bit2:

				TCCR2A |= (1 << WGM21);		
    20fa:	80 eb       	ldi	r24, 0xB0	; 176
    20fc:	90 e0       	ldi	r25, 0x00	; 0
    20fe:	20 eb       	ldi	r18, 0xB0	; 176
    2100:	30 e0       	ldi	r19, 0x00	; 0
    2102:	f9 01       	movw	r30, r18
    2104:	20 81       	ld	r18, Z
    2106:	22 60       	ori	r18, 0x02	; 2
    2108:	fc 01       	movw	r30, r24
    210a:	20 83       	st	Z, r18
			
				TIMSK2 = (1 << OCIE2A);
    210c:	80 e7       	ldi	r24, 0x70	; 112
    210e:	90 e0       	ldi	r25, 0x00	; 0
    2110:	22 e0       	ldi	r18, 0x02	; 2
    2112:	fc 01       	movw	r30, r24
    2114:	20 83       	st	Z, r18
				OCR2A = Timer_Top; 
    2116:	83 eb       	ldi	r24, 0xB3	; 179
    2118:	90 e0       	ldi	r25, 0x00	; 0
    211a:	2c 8d       	ldd	r18, Y+28	; 0x1c
    211c:	fc 01       	movw	r30, r24
    211e:	20 83       	st	Z, r18
		
				break;
    2120:	00 00       	nop
				
		}
		
	}
	
	Timer_Mode[Selected_Timer] = TIMER_CTC;
    2122:	89 a9       	ldd	r24, Y+49	; 0x31
    2124:	88 2f       	mov	r24, r24
    2126:	90 e0       	ldi	r25, 0x00	; 0
    2128:	87 5f       	subi	r24, 0xF7	; 247
    212a:	9e 4f       	sbci	r25, 0xFE	; 254
    212c:	21 e0       	ldi	r18, 0x01	; 1
    212e:	fc 01       	movw	r30, r24
    2130:	20 83       	st	Z, r18
	Timer_Unit[Selected_Timer] = Unit;
    2132:	89 a9       	ldd	r24, Y+49	; 0x31
    2134:	88 2f       	mov	r24, r24
    2136:	90 e0       	ldi	r25, 0x00	; 0
    2138:	88 0f       	add	r24, r24
    213a:	99 1f       	adc	r25, r25
    213c:	88 0f       	add	r24, r24
    213e:	99 1f       	adc	r25, r25
    2140:	9c 01       	movw	r18, r24
    2142:	25 57       	subi	r18, 0x75	; 117
    2144:	3e 4f       	sbci	r19, 0xFE	; 254
    2146:	8d a5       	ldd	r24, Y+45	; 0x2d
    2148:	9e a5       	ldd	r25, Y+46	; 0x2e
    214a:	af a5       	ldd	r26, Y+47	; 0x2f
    214c:	b8 a9       	ldd	r27, Y+48	; 0x30
    214e:	f9 01       	movw	r30, r18
    2150:	80 83       	st	Z, r24
    2152:	91 83       	std	Z+1, r25	; 0x01
    2154:	a2 83       	std	Z+2, r26	; 0x02
    2156:	b3 83       	std	Z+3, r27	; 0x03
	Timer_Step[Selected_Timer] = Step;
    2158:	89 a9       	ldd	r24, Y+49	; 0x31
    215a:	88 2f       	mov	r24, r24
    215c:	90 e0       	ldi	r25, 0x00	; 0
    215e:	88 0f       	add	r24, r24
    2160:	99 1f       	adc	r25, r25
    2162:	89 56       	subi	r24, 0x69	; 105
    2164:	9e 4f       	sbci	r25, 0xFE	; 254
    2166:	2b a5       	ldd	r18, Y+43	; 0x2b
    2168:	3c a5       	ldd	r19, Y+44	; 0x2c
    216a:	fc 01       	movw	r30, r24
    216c:	31 83       	std	Z+1, r19	; 0x01
    216e:	20 83       	st	Z, r18
	return TIMER_OK;
    2170:	81 e0       	ldi	r24, 0x01	; 1

}
    2172:	e1 96       	adiw	r28, 0x31	; 49
    2174:	0f b6       	in	r0, 0x3f	; 63
    2176:	f8 94       	cli
    2178:	de bf       	out	0x3e, r29	; 62
    217a:	0f be       	out	0x3f, r0	; 63
    217c:	cd bf       	out	0x3d, r28	; 61
    217e:	df 91       	pop	r29
    2180:	cf 91       	pop	r28
    2182:	1f 91       	pop	r17
    2184:	0f 91       	pop	r16
    2186:	ff 90       	pop	r15
    2188:	ef 90       	pop	r14
    218a:	df 90       	pop	r13
    218c:	cf 90       	pop	r12
    218e:	bf 90       	pop	r11
    2190:	af 90       	pop	r10
    2192:	9f 90       	pop	r9
    2194:	8f 90       	pop	r8
    2196:	7f 90       	pop	r7
    2198:	6f 90       	pop	r6
    219a:	5f 90       	pop	r5
    219c:	4f 90       	pop	r4
    219e:	3f 90       	pop	r3
    21a0:	2f 90       	pop	r2
    21a2:	08 95       	ret

000021a4 <Reset_Timer_If_CTC>:

// f_PWM = f_clk/N*256

static void Reset_Timer_If_CTC(void) {
    21a4:	cf 93       	push	r28
    21a6:	df 93       	push	r29
    21a8:	cd b7       	in	r28, 0x3d	; 61
    21aa:	de b7       	in	r29, 0x3e	; 62
	
	switch(Selected_Timer) {
    21ac:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <Selected_Timer>
    21b0:	88 2f       	mov	r24, r24
    21b2:	90 e0       	ldi	r25, 0x00	; 0
    21b4:	81 30       	cpi	r24, 0x01	; 1
    21b6:	91 05       	cpc	r25, r1
    21b8:	79 f0       	breq	.+30     	; 0x21d8 <Reset_Timer_If_CTC+0x34>
    21ba:	82 30       	cpi	r24, 0x02	; 2
    21bc:	91 05       	cpc	r25, r1
    21be:	a9 f0       	breq	.+42     	; 0x21ea <Reset_Timer_If_CTC+0x46>
    21c0:	89 2b       	or	r24, r25
    21c2:	09 f0       	breq	.+2      	; 0x21c6 <Reset_Timer_If_CTC+0x22>
			}
			
			break;
	}
	
}
    21c4:	20 c0       	rjmp	.+64     	; 0x2206 <Reset_Timer_If_CTC+0x62>
	
	switch(Selected_Timer) {
		
		case _16_bit:
		
			if(Timer_Mode[_16_bit] == TIMER_CTC){
    21c6:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <Timer_Mode>
    21ca:	81 30       	cpi	r24, 0x01	; 1
    21cc:	b9 f4       	brne	.+46     	; 0x21fc <Reset_Timer_If_CTC+0x58>
				
				TIMSK1 = 0; // Disable all timer interrupts
    21ce:	8f e6       	ldi	r24, 0x6F	; 111
    21d0:	90 e0       	ldi	r25, 0x00	; 0
    21d2:	fc 01       	movw	r30, r24
    21d4:	10 82       	st	Z, r1
				//TCCR1A = 0; -> MUST BE PROPERLY OVERWRITTEN
				//TCCR1B = 0;
				
			}
			
			break;
    21d6:	12 c0       	rjmp	.+36     	; 0x21fc <Reset_Timer_If_CTC+0x58>
			
		case _8_bit1:
		
			if(Timer_Mode[_8_bit1] == TIMER_CTC){
    21d8:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <Timer_Mode+0x1>
    21dc:	81 30       	cpi	r24, 0x01	; 1
    21de:	81 f4       	brne	.+32     	; 0x2200 <Reset_Timer_If_CTC+0x5c>
				
				TIMSK0 = 0;
    21e0:	8e e6       	ldi	r24, 0x6E	; 110
    21e2:	90 e0       	ldi	r25, 0x00	; 0
    21e4:	fc 01       	movw	r30, r24
    21e6:	10 82       	st	Z, r1
				//TCCR0A = 0;
				//TCCR0B = 0;
				
			}
			
			break;
    21e8:	0b c0       	rjmp	.+22     	; 0x2200 <Reset_Timer_If_CTC+0x5c>
			
		case _8_bit2:
		
			if(Timer_Mode[_8_bit2] == TIMER_CTC){
    21ea:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <Timer_Mode+0x2>
    21ee:	81 30       	cpi	r24, 0x01	; 1
    21f0:	49 f4       	brne	.+18     	; 0x2204 <Reset_Timer_If_CTC+0x60>
				
				TIMSK2 = 0;
    21f2:	80 e7       	ldi	r24, 0x70	; 112
    21f4:	90 e0       	ldi	r25, 0x00	; 0
    21f6:	fc 01       	movw	r30, r24
    21f8:	10 82       	st	Z, r1
				//TCCR2A = 0;
				//TCCR2B = 0;
				
			}
			
			break;
    21fa:	04 c0       	rjmp	.+8      	; 0x2204 <Reset_Timer_If_CTC+0x60>
				//TCCR1A = 0; -> MUST BE PROPERLY OVERWRITTEN
				//TCCR1B = 0;
				
			}
			
			break;
    21fc:	00 00       	nop
    21fe:	03 c0       	rjmp	.+6      	; 0x2206 <Reset_Timer_If_CTC+0x62>
				//TCCR0A = 0;
				//TCCR0B = 0;
				
			}
			
			break;
    2200:	00 00       	nop
    2202:	01 c0       	rjmp	.+2      	; 0x2206 <Reset_Timer_If_CTC+0x62>
				//TCCR2A = 0;
				//TCCR2B = 0;
				
			}
			
			break;
    2204:	00 00       	nop
	}
	
}
    2206:	00 00       	nop
    2208:	df 91       	pop	r29
    220a:	cf 91       	pop	r28
    220c:	08 95       	ret

0000220e <Toggle_PWM>:

Timer_Status Toggle_PWM(PWM_Setup* PWM, PWM_States PWM_State) { // Hardware is incapable of variable freq. variable duty %, except for 16 bit timer.
    220e:	cf 93       	push	r28
    2210:	df 93       	push	r29
    2212:	00 d0       	rcall	.+0      	; 0x2214 <Toggle_PWM+0x6>
    2214:	1f 92       	push	r1
    2216:	cd b7       	in	r28, 0x3d	; 61
    2218:	de b7       	in	r29, 0x3e	; 62
    221a:	9a 83       	std	Y+2, r25	; 0x02
    221c:	89 83       	std	Y+1, r24	; 0x01
    221e:	6b 83       	std	Y+3, r22	; 0x03
	
	switch(PWM->Pin){ // I repeat myself seemingly a fair bit here, but the only way the timer is known, without having to pass the timer, is by knowing which pin it is.
    2220:	89 81       	ldd	r24, Y+1	; 0x01
    2222:	9a 81       	ldd	r25, Y+2	; 0x02
    2224:	fc 01       	movw	r30, r24
    2226:	80 81       	ld	r24, Z
    2228:	88 2f       	mov	r24, r24
    222a:	90 e0       	ldi	r25, 0x00	; 0
    222c:	82 30       	cpi	r24, 0x02	; 2
    222e:	91 05       	cpc	r25, r1
    2230:	09 f4       	brne	.+2      	; 0x2234 <Toggle_PWM+0x26>
    2232:	7d c0       	rjmp	.+250    	; 0x232e <Toggle_PWM+0x120>
    2234:	83 30       	cpi	r24, 0x03	; 3
    2236:	91 05       	cpc	r25, r1
    2238:	34 f4       	brge	.+12     	; 0x2246 <Toggle_PWM+0x38>
    223a:	00 97       	sbiw	r24, 0x00	; 0
    223c:	81 f0       	breq	.+32     	; 0x225e <Toggle_PWM+0x50>
    223e:	01 97       	sbiw	r24, 0x01	; 1
    2240:	09 f4       	brne	.+2      	; 0x2244 <Toggle_PWM+0x36>
    2242:	41 c0       	rjmp	.+130    	; 0x22c6 <Toggle_PWM+0xb8>
    2244:	24 c1       	rjmp	.+584    	; 0x248e <Toggle_PWM+0x280>
    2246:	84 30       	cpi	r24, 0x04	; 4
    2248:	91 05       	cpc	r25, r1
    224a:	09 f4       	brne	.+2      	; 0x224e <Toggle_PWM+0x40>
    224c:	c8 c0       	rjmp	.+400    	; 0x23de <Toggle_PWM+0x1d0>
    224e:	84 30       	cpi	r24, 0x04	; 4
    2250:	91 05       	cpc	r25, r1
    2252:	0c f4       	brge	.+2      	; 0x2256 <Toggle_PWM+0x48>
    2254:	98 c0       	rjmp	.+304    	; 0x2386 <Toggle_PWM+0x178>
    2256:	05 97       	sbiw	r24, 0x05	; 5
    2258:	09 f4       	brne	.+2      	; 0x225c <Toggle_PWM+0x4e>
    225a:	ed c0       	rjmp	.+474    	; 0x2436 <Toggle_PWM+0x228>
    225c:	18 c1       	rjmp	.+560    	; 0x248e <Toggle_PWM+0x280>
		
		case PB1_OC1A:
			
			Selected_Timer = _16_bit;
    225e:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <Selected_Timer>
			
			switch(PWM_State){
    2262:	8b 81       	ldd	r24, Y+3	; 0x03
    2264:	88 2f       	mov	r24, r24
    2266:	90 e0       	ldi	r25, 0x00	; 0
    2268:	00 97       	sbiw	r24, 0x00	; 0
    226a:	01 f1       	breq	.+64     	; 0x22ac <Toggle_PWM+0x9e>
    226c:	01 97       	sbiw	r24, 0x01	; 1
    226e:	41 f5       	brne	.+80     	; 0x22c0 <Toggle_PWM+0xb2>
				
				case ON:
				
					Reset_Timer_If_CTC();
    2270:	0e 94 d2 10 	call	0x21a4	; 0x21a4 <Reset_Timer_If_CTC>
					
					TCCR1A &= ~((1 << COM1A1) | (1 << COM1A0) | (1 << WGM11) | (1 << WGM10)); // Clear previous compare modes and wgm modes:
    2274:	80 e8       	ldi	r24, 0x80	; 128
    2276:	90 e0       	ldi	r25, 0x00	; 0
    2278:	20 e8       	ldi	r18, 0x80	; 128
    227a:	30 e0       	ldi	r19, 0x00	; 0
    227c:	f9 01       	movw	r30, r18
    227e:	20 81       	ld	r18, Z
    2280:	2c 73       	andi	r18, 0x3C	; 60
    2282:	fc 01       	movw	r30, r24
    2284:	20 83       	st	Z, r18
					TCCR1B &= ~((1 << WGM13) | (1 << WGM12));
    2286:	81 e8       	ldi	r24, 0x81	; 129
    2288:	90 e0       	ldi	r25, 0x00	; 0
    228a:	21 e8       	ldi	r18, 0x81	; 129
    228c:	30 e0       	ldi	r19, 0x00	; 0
    228e:	f9 01       	movw	r30, r18
    2290:	20 81       	ld	r18, Z
    2292:	27 7e       	andi	r18, 0xE7	; 231
    2294:	fc 01       	movw	r30, r24
    2296:	20 83       	st	Z, r18
					
					TCCR1A |= ((1 << COM1A1) | (1 << WGM10)); // PWM mode 1, phase correct, 8 bit 
    2298:	80 e8       	ldi	r24, 0x80	; 128
    229a:	90 e0       	ldi	r25, 0x00	; 0
    229c:	20 e8       	ldi	r18, 0x80	; 128
    229e:	30 e0       	ldi	r19, 0x00	; 0
    22a0:	f9 01       	movw	r30, r18
    22a2:	20 81       	ld	r18, Z
    22a4:	21 68       	ori	r18, 0x81	; 129
    22a6:	fc 01       	movw	r30, r24
    22a8:	20 83       	st	Z, r18
					
					break;
    22aa:	0c c0       	rjmp	.+24     	; 0x22c4 <Toggle_PWM+0xb6>
					
				case OFF:
				
					TCCR1A &= ~(1 << COM1A1); // Restore normal port operation for this pin
    22ac:	80 e8       	ldi	r24, 0x80	; 128
    22ae:	90 e0       	ldi	r25, 0x00	; 0
    22b0:	20 e8       	ldi	r18, 0x80	; 128
    22b2:	30 e0       	ldi	r19, 0x00	; 0
    22b4:	f9 01       	movw	r30, r18
    22b6:	20 81       	ld	r18, Z
    22b8:	2f 77       	andi	r18, 0x7F	; 127
    22ba:	fc 01       	movw	r30, r24
    22bc:	20 83       	st	Z, r18
					
					break;
    22be:	02 c0       	rjmp	.+4      	; 0x22c4 <Toggle_PWM+0xb6>
				
				default:
				
					return TIMER_FAULT;
    22c0:	80 e0       	ldi	r24, 0x00	; 0
    22c2:	0c c1       	rjmp	.+536    	; 0x24dc <Toggle_PWM+0x2ce>
				}
		
			break;
    22c4:	e6 c0       	rjmp	.+460    	; 0x2492 <Toggle_PWM+0x284>
		
		case PB2_OC1B:
			
			Selected_Timer = _16_bit;
    22c6:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <Selected_Timer>
			
			switch(PWM_State){
    22ca:	8b 81       	ldd	r24, Y+3	; 0x03
    22cc:	88 2f       	mov	r24, r24
    22ce:	90 e0       	ldi	r25, 0x00	; 0
    22d0:	00 97       	sbiw	r24, 0x00	; 0
    22d2:	01 f1       	breq	.+64     	; 0x2314 <Toggle_PWM+0x106>
    22d4:	01 97       	sbiw	r24, 0x01	; 1
    22d6:	41 f5       	brne	.+80     	; 0x2328 <Toggle_PWM+0x11a>
				
				case ON:
				
					Reset_Timer_If_CTC();
    22d8:	0e 94 d2 10 	call	0x21a4	; 0x21a4 <Reset_Timer_If_CTC>
				
					TCCR1A &= ~((1 << COM1B1) | (1 << COM1B0) | (1 << WGM11) | (1 << WGM10)); // Clear compare & WGM bits
    22dc:	80 e8       	ldi	r24, 0x80	; 128
    22de:	90 e0       	ldi	r25, 0x00	; 0
    22e0:	20 e8       	ldi	r18, 0x80	; 128
    22e2:	30 e0       	ldi	r19, 0x00	; 0
    22e4:	f9 01       	movw	r30, r18
    22e6:	20 81       	ld	r18, Z
    22e8:	2c 7c       	andi	r18, 0xCC	; 204
    22ea:	fc 01       	movw	r30, r24
    22ec:	20 83       	st	Z, r18
					TCCR1B &= ~((1 << WGM13) | (1 << WGM12));                                // Clear WGM bits in TCCR1B
    22ee:	81 e8       	ldi	r24, 0x81	; 129
    22f0:	90 e0       	ldi	r25, 0x00	; 0
    22f2:	21 e8       	ldi	r18, 0x81	; 129
    22f4:	30 e0       	ldi	r19, 0x00	; 0
    22f6:	f9 01       	movw	r30, r18
    22f8:	20 81       	ld	r18, Z
    22fa:	27 7e       	andi	r18, 0xE7	; 231
    22fc:	fc 01       	movw	r30, r24
    22fe:	20 83       	st	Z, r18

					TCCR1A |= (1 << COM1B1) | (1 << WGM10); // Non-inverting, Phase Correct PWM, 8-bit
    2300:	80 e8       	ldi	r24, 0x80	; 128
    2302:	90 e0       	ldi	r25, 0x00	; 0
    2304:	20 e8       	ldi	r18, 0x80	; 128
    2306:	30 e0       	ldi	r19, 0x00	; 0
    2308:	f9 01       	movw	r30, r18
    230a:	20 81       	ld	r18, Z
    230c:	21 62       	ori	r18, 0x21	; 33
    230e:	fc 01       	movw	r30, r24
    2310:	20 83       	st	Z, r18
				
					break;
    2312:	0c c0       	rjmp	.+24     	; 0x232c <Toggle_PWM+0x11e>
				
				case OFF:
				
					TCCR1A &= ~(1 << COM1B1); 
    2314:	80 e8       	ldi	r24, 0x80	; 128
    2316:	90 e0       	ldi	r25, 0x00	; 0
    2318:	20 e8       	ldi	r18, 0x80	; 128
    231a:	30 e0       	ldi	r19, 0x00	; 0
    231c:	f9 01       	movw	r30, r18
    231e:	20 81       	ld	r18, Z
    2320:	2f 7d       	andi	r18, 0xDF	; 223
    2322:	fc 01       	movw	r30, r24
    2324:	20 83       	st	Z, r18
				
					break;
    2326:	02 c0       	rjmp	.+4      	; 0x232c <Toggle_PWM+0x11e>
				
				default:
				
					return TIMER_FAULT;
    2328:	80 e0       	ldi	r24, 0x00	; 0
    232a:	d8 c0       	rjmp	.+432    	; 0x24dc <Toggle_PWM+0x2ce>
					
			}
			
			break;
    232c:	b2 c0       	rjmp	.+356    	; 0x2492 <Toggle_PWM+0x284>
		
		case PD5_OC0B:
			
			Selected_Timer = _8_bit1;
    232e:	81 e0       	ldi	r24, 0x01	; 1
    2330:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
						
			switch(PWM_State){
    2334:	8b 81       	ldd	r24, Y+3	; 0x03
    2336:	88 2f       	mov	r24, r24
    2338:	90 e0       	ldi	r25, 0x00	; 0
    233a:	00 97       	sbiw	r24, 0x00	; 0
    233c:	b9 f0       	breq	.+46     	; 0x236c <Toggle_PWM+0x15e>
    233e:	01 97       	sbiw	r24, 0x01	; 1
    2340:	f9 f4       	brne	.+62     	; 0x2380 <Toggle_PWM+0x172>
				
				case ON:
				
					Reset_Timer_If_CTC();
    2342:	0e 94 d2 10 	call	0x21a4	; 0x21a4 <Reset_Timer_If_CTC>
					
					TCCR0A &= ~((1 << COM0B1) | (1 << COM0B0) | (1 << WGM01) | (1 << WGM00)); // Clear compare & WGM bits
    2346:	84 e4       	ldi	r24, 0x44	; 68
    2348:	90 e0       	ldi	r25, 0x00	; 0
    234a:	24 e4       	ldi	r18, 0x44	; 68
    234c:	30 e0       	ldi	r19, 0x00	; 0
    234e:	f9 01       	movw	r30, r18
    2350:	20 81       	ld	r18, Z
    2352:	2c 7c       	andi	r18, 0xCC	; 204
    2354:	fc 01       	movw	r30, r24
    2356:	20 83       	st	Z, r18

					TCCR0A |= (1 << COM0B1) | (1 << WGM00); // Non-inverting, Phase Correct PWM
    2358:	84 e4       	ldi	r24, 0x44	; 68
    235a:	90 e0       	ldi	r25, 0x00	; 0
    235c:	24 e4       	ldi	r18, 0x44	; 68
    235e:	30 e0       	ldi	r19, 0x00	; 0
    2360:	f9 01       	movw	r30, r18
    2362:	20 81       	ld	r18, Z
    2364:	21 62       	ori	r18, 0x21	; 33
    2366:	fc 01       	movw	r30, r24
    2368:	20 83       	st	Z, r18

				
					break;
    236a:	0c c0       	rjmp	.+24     	; 0x2384 <Toggle_PWM+0x176>
				
				case OFF:
				
					TCCR0A &= ~(1 << COM0B1);
    236c:	84 e4       	ldi	r24, 0x44	; 68
    236e:	90 e0       	ldi	r25, 0x00	; 0
    2370:	24 e4       	ldi	r18, 0x44	; 68
    2372:	30 e0       	ldi	r19, 0x00	; 0
    2374:	f9 01       	movw	r30, r18
    2376:	20 81       	ld	r18, Z
    2378:	2f 7d       	andi	r18, 0xDF	; 223
    237a:	fc 01       	movw	r30, r24
    237c:	20 83       	st	Z, r18
				
					break;
    237e:	02 c0       	rjmp	.+4      	; 0x2384 <Toggle_PWM+0x176>
				
				default:
				
					return TIMER_FAULT;
    2380:	80 e0       	ldi	r24, 0x00	; 0
    2382:	ac c0       	rjmp	.+344    	; 0x24dc <Toggle_PWM+0x2ce>
					
			}
			
			break;
    2384:	86 c0       	rjmp	.+268    	; 0x2492 <Toggle_PWM+0x284>
		
		case PD6_OC0A:
		
			Selected_Timer = _8_bit1;
    2386:	81 e0       	ldi	r24, 0x01	; 1
    2388:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
			
			switch(PWM_State){
    238c:	8b 81       	ldd	r24, Y+3	; 0x03
    238e:	88 2f       	mov	r24, r24
    2390:	90 e0       	ldi	r25, 0x00	; 0
    2392:	00 97       	sbiw	r24, 0x00	; 0
    2394:	b9 f0       	breq	.+46     	; 0x23c4 <Toggle_PWM+0x1b6>
    2396:	01 97       	sbiw	r24, 0x01	; 1
    2398:	f9 f4       	brne	.+62     	; 0x23d8 <Toggle_PWM+0x1ca>
				
				case ON:
				
					Reset_Timer_If_CTC();
    239a:	0e 94 d2 10 	call	0x21a4	; 0x21a4 <Reset_Timer_If_CTC>
					
					TCCR0A &= ~((1 << COM0A1) | (1 << COM0A0) | (1 << WGM01) | (1 << WGM00));
    239e:	84 e4       	ldi	r24, 0x44	; 68
    23a0:	90 e0       	ldi	r25, 0x00	; 0
    23a2:	24 e4       	ldi	r18, 0x44	; 68
    23a4:	30 e0       	ldi	r19, 0x00	; 0
    23a6:	f9 01       	movw	r30, r18
    23a8:	20 81       	ld	r18, Z
    23aa:	2c 73       	andi	r18, 0x3C	; 60
    23ac:	fc 01       	movw	r30, r24
    23ae:	20 83       	st	Z, r18
					TCCR0A |= (1 << COM0A1) | (1 << WGM00);
    23b0:	84 e4       	ldi	r24, 0x44	; 68
    23b2:	90 e0       	ldi	r25, 0x00	; 0
    23b4:	24 e4       	ldi	r18, 0x44	; 68
    23b6:	30 e0       	ldi	r19, 0x00	; 0
    23b8:	f9 01       	movw	r30, r18
    23ba:	20 81       	ld	r18, Z
    23bc:	21 68       	ori	r18, 0x81	; 129
    23be:	fc 01       	movw	r30, r24
    23c0:	20 83       	st	Z, r18

					break;
    23c2:	0c c0       	rjmp	.+24     	; 0x23dc <Toggle_PWM+0x1ce>
				
				case OFF:
				
					TCCR0A &= ~(1 << COM0A1);
    23c4:	84 e4       	ldi	r24, 0x44	; 68
    23c6:	90 e0       	ldi	r25, 0x00	; 0
    23c8:	24 e4       	ldi	r18, 0x44	; 68
    23ca:	30 e0       	ldi	r19, 0x00	; 0
    23cc:	f9 01       	movw	r30, r18
    23ce:	20 81       	ld	r18, Z
    23d0:	2f 77       	andi	r18, 0x7F	; 127
    23d2:	fc 01       	movw	r30, r24
    23d4:	20 83       	st	Z, r18
				
					break;
    23d6:	02 c0       	rjmp	.+4      	; 0x23dc <Toggle_PWM+0x1ce>
				
				default:
				
					return TIMER_FAULT;
    23d8:	80 e0       	ldi	r24, 0x00	; 0
    23da:	80 c0       	rjmp	.+256    	; 0x24dc <Toggle_PWM+0x2ce>
					
			}
			
			break;
    23dc:	5a c0       	rjmp	.+180    	; 0x2492 <Toggle_PWM+0x284>
		
		case PB3_OC2A:
			
			Selected_Timer = _8_bit2;
    23de:	82 e0       	ldi	r24, 0x02	; 2
    23e0:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
			
			switch(PWM_State){
    23e4:	8b 81       	ldd	r24, Y+3	; 0x03
    23e6:	88 2f       	mov	r24, r24
    23e8:	90 e0       	ldi	r25, 0x00	; 0
    23ea:	00 97       	sbiw	r24, 0x00	; 0
    23ec:	b9 f0       	breq	.+46     	; 0x241c <Toggle_PWM+0x20e>
    23ee:	01 97       	sbiw	r24, 0x01	; 1
    23f0:	f9 f4       	brne	.+62     	; 0x2430 <Toggle_PWM+0x222>
				
				case ON:
				
					Reset_Timer_If_CTC();
    23f2:	0e 94 d2 10 	call	0x21a4	; 0x21a4 <Reset_Timer_If_CTC>
				
					TCCR2A &= ~((1 << COM2A1) | (1 << COM2A0) | (1 << WGM21) | (1 << WGM20)); // Clear compare & WGM bits
    23f6:	80 eb       	ldi	r24, 0xB0	; 176
    23f8:	90 e0       	ldi	r25, 0x00	; 0
    23fa:	20 eb       	ldi	r18, 0xB0	; 176
    23fc:	30 e0       	ldi	r19, 0x00	; 0
    23fe:	f9 01       	movw	r30, r18
    2400:	20 81       	ld	r18, Z
    2402:	2c 73       	andi	r18, 0x3C	; 60
    2404:	fc 01       	movw	r30, r24
    2406:	20 83       	st	Z, r18

					TCCR2A |= (1 << COM2A1) | (1 << WGM20); // Non-inverting, Phase Correct PWM
    2408:	80 eb       	ldi	r24, 0xB0	; 176
    240a:	90 e0       	ldi	r25, 0x00	; 0
    240c:	20 eb       	ldi	r18, 0xB0	; 176
    240e:	30 e0       	ldi	r19, 0x00	; 0
    2410:	f9 01       	movw	r30, r18
    2412:	20 81       	ld	r18, Z
    2414:	21 68       	ori	r18, 0x81	; 129
    2416:	fc 01       	movw	r30, r24
    2418:	20 83       	st	Z, r18
				
					break;
    241a:	0c c0       	rjmp	.+24     	; 0x2434 <Toggle_PWM+0x226>
				
				case OFF:
				
					TCCR2A &= ~(1 << COM2A1);
    241c:	80 eb       	ldi	r24, 0xB0	; 176
    241e:	90 e0       	ldi	r25, 0x00	; 0
    2420:	20 eb       	ldi	r18, 0xB0	; 176
    2422:	30 e0       	ldi	r19, 0x00	; 0
    2424:	f9 01       	movw	r30, r18
    2426:	20 81       	ld	r18, Z
    2428:	2f 77       	andi	r18, 0x7F	; 127
    242a:	fc 01       	movw	r30, r24
    242c:	20 83       	st	Z, r18
				
					break;
    242e:	02 c0       	rjmp	.+4      	; 0x2434 <Toggle_PWM+0x226>
				
				default:
				
					return TIMER_FAULT;
    2430:	80 e0       	ldi	r24, 0x00	; 0
    2432:	54 c0       	rjmp	.+168    	; 0x24dc <Toggle_PWM+0x2ce>
					
			}
					
			break;
    2434:	2e c0       	rjmp	.+92     	; 0x2492 <Toggle_PWM+0x284>
		
		case PD3_OC2B:
		
			Selected_Timer = _8_bit2;
    2436:	82 e0       	ldi	r24, 0x02	; 2
    2438:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
			
			switch(PWM_State){
    243c:	8b 81       	ldd	r24, Y+3	; 0x03
    243e:	88 2f       	mov	r24, r24
    2440:	90 e0       	ldi	r25, 0x00	; 0
    2442:	00 97       	sbiw	r24, 0x00	; 0
    2444:	b9 f0       	breq	.+46     	; 0x2474 <Toggle_PWM+0x266>
    2446:	01 97       	sbiw	r24, 0x01	; 1
    2448:	f9 f4       	brne	.+62     	; 0x2488 <Toggle_PWM+0x27a>
				
				case ON:
				
					Reset_Timer_If_CTC();
    244a:	0e 94 d2 10 	call	0x21a4	; 0x21a4 <Reset_Timer_If_CTC>
				
					TCCR2A &= ~((1 << COM2B1) | (1 << COM2B0) | (1 << WGM21) | (1 << WGM20)); // Clear compare & WGM bits
    244e:	80 eb       	ldi	r24, 0xB0	; 176
    2450:	90 e0       	ldi	r25, 0x00	; 0
    2452:	20 eb       	ldi	r18, 0xB0	; 176
    2454:	30 e0       	ldi	r19, 0x00	; 0
    2456:	f9 01       	movw	r30, r18
    2458:	20 81       	ld	r18, Z
    245a:	2c 7c       	andi	r18, 0xCC	; 204
    245c:	fc 01       	movw	r30, r24
    245e:	20 83       	st	Z, r18

					TCCR2A |= (1 << COM2B1) | (1 << WGM20); // Non-inverting, Phase Correct PWM
    2460:	80 eb       	ldi	r24, 0xB0	; 176
    2462:	90 e0       	ldi	r25, 0x00	; 0
    2464:	20 eb       	ldi	r18, 0xB0	; 176
    2466:	30 e0       	ldi	r19, 0x00	; 0
    2468:	f9 01       	movw	r30, r18
    246a:	20 81       	ld	r18, Z
    246c:	21 62       	ori	r18, 0x21	; 33
    246e:	fc 01       	movw	r30, r24
    2470:	20 83       	st	Z, r18
				
					break;
    2472:	0c c0       	rjmp	.+24     	; 0x248c <Toggle_PWM+0x27e>
				
				case OFF:
				
					TCCR2A &= ~(1 << COM2B1);
    2474:	80 eb       	ldi	r24, 0xB0	; 176
    2476:	90 e0       	ldi	r25, 0x00	; 0
    2478:	20 eb       	ldi	r18, 0xB0	; 176
    247a:	30 e0       	ldi	r19, 0x00	; 0
    247c:	f9 01       	movw	r30, r18
    247e:	20 81       	ld	r18, Z
    2480:	2f 7d       	andi	r18, 0xDF	; 223
    2482:	fc 01       	movw	r30, r24
    2484:	20 83       	st	Z, r18
				
					break;
    2486:	02 c0       	rjmp	.+4      	; 0x248c <Toggle_PWM+0x27e>
				
				default:
				
					return TIMER_FAULT;
    2488:	80 e0       	ldi	r24, 0x00	; 0
    248a:	28 c0       	rjmp	.+80     	; 0x24dc <Toggle_PWM+0x2ce>
					
			}
			
			break;
    248c:	02 c0       	rjmp	.+4      	; 0x2492 <Toggle_PWM+0x284>
		
		default:
		
			return TIMER_FAULT;
    248e:	80 e0       	ldi	r24, 0x00	; 0
    2490:	25 c0       	rjmp	.+74     	; 0x24dc <Toggle_PWM+0x2ce>
		
	}
	
	if(PWM_State == ON){
    2492:	8b 81       	ldd	r24, Y+3	; 0x03
    2494:	81 30       	cpi	r24, 0x01	; 1
    2496:	49 f4       	brne	.+18     	; 0x24aa <Toggle_PWM+0x29c>
		
		Timer_Mode[Selected_Timer] = TIMER_PWM;
    2498:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <Selected_Timer>
    249c:	88 2f       	mov	r24, r24
    249e:	90 e0       	ldi	r25, 0x00	; 0
    24a0:	87 5f       	subi	r24, 0xF7	; 247
    24a2:	9e 4f       	sbci	r25, 0xFE	; 254
    24a4:	fc 01       	movw	r30, r24
    24a6:	10 82       	st	Z, r1
    24a8:	09 c0       	rjmp	.+18     	; 0x24bc <Toggle_PWM+0x2ae>
		
	}else{
		
		Timer_Mode[Selected_Timer] = TIMER_NONE;
    24aa:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <Selected_Timer>
    24ae:	88 2f       	mov	r24, r24
    24b0:	90 e0       	ldi	r25, 0x00	; 0
    24b2:	87 5f       	subi	r24, 0xF7	; 247
    24b4:	9e 4f       	sbci	r25, 0xFE	; 254
    24b6:	22 e0       	ldi	r18, 0x02	; 2
    24b8:	fc 01       	movw	r30, r24
    24ba:	20 83       	st	Z, r18
		
	}
	
	Timer_Unit[Selected_Timer] = Invalid;
    24bc:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <Selected_Timer>
    24c0:	88 2f       	mov	r24, r24
    24c2:	90 e0       	ldi	r25, 0x00	; 0
    24c4:	88 0f       	add	r24, r24
    24c6:	99 1f       	adc	r25, r25
    24c8:	88 0f       	add	r24, r24
    24ca:	99 1f       	adc	r25, r25
    24cc:	85 57       	subi	r24, 0x75	; 117
    24ce:	9e 4f       	sbci	r25, 0xFE	; 254
    24d0:	fc 01       	movw	r30, r24
    24d2:	10 82       	st	Z, r1
    24d4:	11 82       	std	Z+1, r1	; 0x01
    24d6:	12 82       	std	Z+2, r1	; 0x02
    24d8:	13 82       	std	Z+3, r1	; 0x03
	
	return TIMER_OK;
    24da:	81 e0       	ldi	r24, 0x01	; 1
	
}
    24dc:	0f 90       	pop	r0
    24de:	0f 90       	pop	r0
    24e0:	0f 90       	pop	r0
    24e2:	df 91       	pop	r29
    24e4:	cf 91       	pop	r28
    24e6:	08 95       	ret

000024e8 <Configure_PWM>:

Timer_Status Configure_PWM(PWM_Setup* PWM, uint16_t Prescaler, uint8_t Duty_Cycle){
    24e8:	cf 93       	push	r28
    24ea:	df 93       	push	r29
    24ec:	00 d0       	rcall	.+0      	; 0x24ee <Configure_PWM+0x6>
    24ee:	00 d0       	rcall	.+0      	; 0x24f0 <Configure_PWM+0x8>
    24f0:	00 d0       	rcall	.+0      	; 0x24f2 <Configure_PWM+0xa>
    24f2:	cd b7       	in	r28, 0x3d	; 61
    24f4:	de b7       	in	r29, 0x3e	; 62
    24f6:	9b 83       	std	Y+3, r25	; 0x03
    24f8:	8a 83       	std	Y+2, r24	; 0x02
    24fa:	7d 83       	std	Y+5, r23	; 0x05
    24fc:	6c 83       	std	Y+4, r22	; 0x04
    24fe:	4e 83       	std	Y+6, r20	; 0x06
	
	if(Duty_Cycle > 100) {
    2500:	8e 81       	ldd	r24, Y+6	; 0x06
    2502:	85 36       	cpi	r24, 0x65	; 101
    2504:	10 f0       	brcs	.+4      	; 0x250a <Configure_PWM+0x22>
		return TIMER_FAULT;
    2506:	80 e0       	ldi	r24, 0x00	; 0
    2508:	bf c0       	rjmp	.+382    	; 0x2688 <Configure_PWM+0x1a0>
	}
	
	switch(PWM->Pin){
    250a:	8a 81       	ldd	r24, Y+2	; 0x02
    250c:	9b 81       	ldd	r25, Y+3	; 0x03
    250e:	fc 01       	movw	r30, r24
    2510:	80 81       	ld	r24, Z
    2512:	88 2f       	mov	r24, r24
    2514:	90 e0       	ldi	r25, 0x00	; 0
    2516:	82 30       	cpi	r24, 0x02	; 2
    2518:	91 05       	cpc	r25, r1
    251a:	09 f4       	brne	.+2      	; 0x251e <Configure_PWM+0x36>
    251c:	44 c0       	rjmp	.+136    	; 0x25a6 <Configure_PWM+0xbe>
    251e:	83 30       	cpi	r24, 0x03	; 3
    2520:	91 05       	cpc	r25, r1
    2522:	2c f4       	brge	.+10     	; 0x252e <Configure_PWM+0x46>
    2524:	00 97       	sbiw	r24, 0x00	; 0
    2526:	79 f0       	breq	.+30     	; 0x2546 <Configure_PWM+0x5e>
    2528:	01 97       	sbiw	r24, 0x01	; 1
    252a:	29 f1       	breq	.+74     	; 0x2576 <Configure_PWM+0x8e>
    252c:	9c c0       	rjmp	.+312    	; 0x2666 <Configure_PWM+0x17e>
    252e:	84 30       	cpi	r24, 0x04	; 4
    2530:	91 05       	cpc	r25, r1
    2532:	09 f4       	brne	.+2      	; 0x2536 <Configure_PWM+0x4e>
    2534:	68 c0       	rjmp	.+208    	; 0x2606 <Configure_PWM+0x11e>
    2536:	84 30       	cpi	r24, 0x04	; 4
    2538:	91 05       	cpc	r25, r1
    253a:	0c f4       	brge	.+2      	; 0x253e <Configure_PWM+0x56>
    253c:	4c c0       	rjmp	.+152    	; 0x25d6 <Configure_PWM+0xee>
    253e:	05 97       	sbiw	r24, 0x05	; 5
    2540:	09 f4       	brne	.+2      	; 0x2544 <Configure_PWM+0x5c>
    2542:	79 c0       	rjmp	.+242    	; 0x2636 <Configure_PWM+0x14e>
    2544:	90 c0       	rjmp	.+288    	; 0x2666 <Configure_PWM+0x17e>
		
		case PB1_OC1A:
		
			OCR1A = (Duty_Cycle * 255 + 50) / 100; // Reduced to 8 bit
    2546:	28 e8       	ldi	r18, 0x88	; 136
    2548:	30 e0       	ldi	r19, 0x00	; 0
    254a:	8e 81       	ldd	r24, Y+6	; 0x06
    254c:	48 2f       	mov	r20, r24
    254e:	50 e0       	ldi	r21, 0x00	; 0
    2550:	6f ef       	ldi	r22, 0xFF	; 255
    2552:	64 9f       	mul	r22, r20
    2554:	c0 01       	movw	r24, r0
    2556:	65 9f       	mul	r22, r21
    2558:	90 0d       	add	r25, r0
    255a:	11 24       	eor	r1, r1
    255c:	c2 96       	adiw	r24, 0x32	; 50
    255e:	44 e6       	ldi	r20, 0x64	; 100
    2560:	50 e0       	ldi	r21, 0x00	; 0
    2562:	ba 01       	movw	r22, r20
    2564:	0e 94 5d 13 	call	0x26ba	; 0x26ba <__divmodhi4>
    2568:	cb 01       	movw	r24, r22
    256a:	f9 01       	movw	r30, r18
    256c:	91 83       	std	Z+1, r25	; 0x01
    256e:	80 83       	st	Z, r24
			Selected_Timer = _16_bit;
    2570:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <Selected_Timer>
		
			break;
    2574:	7a c0       	rjmp	.+244    	; 0x266a <Configure_PWM+0x182>
		
		case PB2_OC1B:
		
			OCR1B = (Duty_Cycle * 255 + 50) / 100;
    2576:	2a e8       	ldi	r18, 0x8A	; 138
    2578:	30 e0       	ldi	r19, 0x00	; 0
    257a:	8e 81       	ldd	r24, Y+6	; 0x06
    257c:	48 2f       	mov	r20, r24
    257e:	50 e0       	ldi	r21, 0x00	; 0
    2580:	6f ef       	ldi	r22, 0xFF	; 255
    2582:	64 9f       	mul	r22, r20
    2584:	c0 01       	movw	r24, r0
    2586:	65 9f       	mul	r22, r21
    2588:	90 0d       	add	r25, r0
    258a:	11 24       	eor	r1, r1
    258c:	c2 96       	adiw	r24, 0x32	; 50
    258e:	44 e6       	ldi	r20, 0x64	; 100
    2590:	50 e0       	ldi	r21, 0x00	; 0
    2592:	ba 01       	movw	r22, r20
    2594:	0e 94 5d 13 	call	0x26ba	; 0x26ba <__divmodhi4>
    2598:	cb 01       	movw	r24, r22
    259a:	f9 01       	movw	r30, r18
    259c:	91 83       	std	Z+1, r25	; 0x01
    259e:	80 83       	st	Z, r24
			Selected_Timer = _16_bit;
    25a0:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <Selected_Timer>
		
			break;
    25a4:	62 c0       	rjmp	.+196    	; 0x266a <Configure_PWM+0x182>
		
		case PD5_OC0B:
		
			OCR0B = (Duty_Cycle * 255 + 50) / 100;
    25a6:	28 e4       	ldi	r18, 0x48	; 72
    25a8:	30 e0       	ldi	r19, 0x00	; 0
    25aa:	8e 81       	ldd	r24, Y+6	; 0x06
    25ac:	48 2f       	mov	r20, r24
    25ae:	50 e0       	ldi	r21, 0x00	; 0
    25b0:	6f ef       	ldi	r22, 0xFF	; 255
    25b2:	64 9f       	mul	r22, r20
    25b4:	c0 01       	movw	r24, r0
    25b6:	65 9f       	mul	r22, r21
    25b8:	90 0d       	add	r25, r0
    25ba:	11 24       	eor	r1, r1
    25bc:	c2 96       	adiw	r24, 0x32	; 50
    25be:	44 e6       	ldi	r20, 0x64	; 100
    25c0:	50 e0       	ldi	r21, 0x00	; 0
    25c2:	ba 01       	movw	r22, r20
    25c4:	0e 94 5d 13 	call	0x26ba	; 0x26ba <__divmodhi4>
    25c8:	cb 01       	movw	r24, r22
    25ca:	f9 01       	movw	r30, r18
    25cc:	80 83       	st	Z, r24
			Selected_Timer = _8_bit1;
    25ce:	81 e0       	ldi	r24, 0x01	; 1
    25d0:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
		
			break;
    25d4:	4a c0       	rjmp	.+148    	; 0x266a <Configure_PWM+0x182>
		
		case PD6_OC0A:
		
			OCR0A = (Duty_Cycle * 255 + 50) / 100;
    25d6:	27 e4       	ldi	r18, 0x47	; 71
    25d8:	30 e0       	ldi	r19, 0x00	; 0
    25da:	8e 81       	ldd	r24, Y+6	; 0x06
    25dc:	48 2f       	mov	r20, r24
    25de:	50 e0       	ldi	r21, 0x00	; 0
    25e0:	6f ef       	ldi	r22, 0xFF	; 255
    25e2:	64 9f       	mul	r22, r20
    25e4:	c0 01       	movw	r24, r0
    25e6:	65 9f       	mul	r22, r21
    25e8:	90 0d       	add	r25, r0
    25ea:	11 24       	eor	r1, r1
    25ec:	c2 96       	adiw	r24, 0x32	; 50
    25ee:	44 e6       	ldi	r20, 0x64	; 100
    25f0:	50 e0       	ldi	r21, 0x00	; 0
    25f2:	ba 01       	movw	r22, r20
    25f4:	0e 94 5d 13 	call	0x26ba	; 0x26ba <__divmodhi4>
    25f8:	cb 01       	movw	r24, r22
    25fa:	f9 01       	movw	r30, r18
    25fc:	80 83       	st	Z, r24
			Selected_Timer = _8_bit1;
    25fe:	81 e0       	ldi	r24, 0x01	; 1
    2600:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
		
			break;
    2604:	32 c0       	rjmp	.+100    	; 0x266a <Configure_PWM+0x182>
		
		case PB3_OC2A:
		
			OCR2A = (Duty_Cycle * 255 + 50) / 100;
    2606:	23 eb       	ldi	r18, 0xB3	; 179
    2608:	30 e0       	ldi	r19, 0x00	; 0
    260a:	8e 81       	ldd	r24, Y+6	; 0x06
    260c:	48 2f       	mov	r20, r24
    260e:	50 e0       	ldi	r21, 0x00	; 0
    2610:	6f ef       	ldi	r22, 0xFF	; 255
    2612:	64 9f       	mul	r22, r20
    2614:	c0 01       	movw	r24, r0
    2616:	65 9f       	mul	r22, r21
    2618:	90 0d       	add	r25, r0
    261a:	11 24       	eor	r1, r1
    261c:	c2 96       	adiw	r24, 0x32	; 50
    261e:	44 e6       	ldi	r20, 0x64	; 100
    2620:	50 e0       	ldi	r21, 0x00	; 0
    2622:	ba 01       	movw	r22, r20
    2624:	0e 94 5d 13 	call	0x26ba	; 0x26ba <__divmodhi4>
    2628:	cb 01       	movw	r24, r22
    262a:	f9 01       	movw	r30, r18
    262c:	80 83       	st	Z, r24
			Selected_Timer = _8_bit2;
    262e:	82 e0       	ldi	r24, 0x02	; 2
    2630:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
		
			break;
    2634:	1a c0       	rjmp	.+52     	; 0x266a <Configure_PWM+0x182>
		
		case PD3_OC2B:
		
			OCR2B = (Duty_Cycle * 255 + 50) / 100;
    2636:	24 eb       	ldi	r18, 0xB4	; 180
    2638:	30 e0       	ldi	r19, 0x00	; 0
    263a:	8e 81       	ldd	r24, Y+6	; 0x06
    263c:	48 2f       	mov	r20, r24
    263e:	50 e0       	ldi	r21, 0x00	; 0
    2640:	6f ef       	ldi	r22, 0xFF	; 255
    2642:	64 9f       	mul	r22, r20
    2644:	c0 01       	movw	r24, r0
    2646:	65 9f       	mul	r22, r21
    2648:	90 0d       	add	r25, r0
    264a:	11 24       	eor	r1, r1
    264c:	c2 96       	adiw	r24, 0x32	; 50
    264e:	44 e6       	ldi	r20, 0x64	; 100
    2650:	50 e0       	ldi	r21, 0x00	; 0
    2652:	ba 01       	movw	r22, r20
    2654:	0e 94 5d 13 	call	0x26ba	; 0x26ba <__divmodhi4>
    2658:	cb 01       	movw	r24, r22
    265a:	f9 01       	movw	r30, r18
    265c:	80 83       	st	Z, r24
			Selected_Timer = _8_bit2;
    265e:	82 e0       	ldi	r24, 0x02	; 2
    2660:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
		
			break;
    2664:	02 c0       	rjmp	.+4      	; 0x266a <Configure_PWM+0x182>
		
		default:
		
			return TIMER_FAULT;
    2666:	80 e0       	ldi	r24, 0x00	; 0
    2668:	0f c0       	rjmp	.+30     	; 0x2688 <Configure_PWM+0x1a0>
		
	}
	
	Timer_Status Status = Set_Prescaler(Selected_Timer, Prescaler);
    266a:	20 91 0c 01 	lds	r18, 0x010C	; 0x80010c <Selected_Timer>
    266e:	8c 81       	ldd	r24, Y+4	; 0x04
    2670:	9d 81       	ldd	r25, Y+5	; 0x05
    2672:	bc 01       	movw	r22, r24
    2674:	82 2f       	mov	r24, r18
    2676:	0e 94 9f 0b 	call	0x173e	; 0x173e <Set_Prescaler>
    267a:	89 83       	std	Y+1, r24	; 0x01
	
	if(Status == TIMER_FAULT){
    267c:	89 81       	ldd	r24, Y+1	; 0x01
    267e:	88 23       	and	r24, r24
    2680:	11 f4       	brne	.+4      	; 0x2686 <Configure_PWM+0x19e>
		return TIMER_FAULT;
    2682:	80 e0       	ldi	r24, 0x00	; 0
    2684:	01 c0       	rjmp	.+2      	; 0x2688 <Configure_PWM+0x1a0>
	}
	
	return TIMER_OK;
    2686:	81 e0       	ldi	r24, 0x01	; 1
	
}
    2688:	26 96       	adiw	r28, 0x06	; 6
    268a:	0f b6       	in	r0, 0x3f	; 63
    268c:	f8 94       	cli
    268e:	de bf       	out	0x3e, r29	; 62
    2690:	0f be       	out	0x3f, r0	; 63
    2692:	cd bf       	out	0x3d, r28	; 61
    2694:	df 91       	pop	r29
    2696:	cf 91       	pop	r28
    2698:	08 95       	ret

0000269a <__mulsi3>:
    269a:	db 01       	movw	r26, r22
    269c:	8f 93       	push	r24
    269e:	9f 93       	push	r25
    26a0:	0e 94 77 13 	call	0x26ee	; 0x26ee <__muluhisi3>
    26a4:	bf 91       	pop	r27
    26a6:	af 91       	pop	r26
    26a8:	a2 9f       	mul	r26, r18
    26aa:	80 0d       	add	r24, r0
    26ac:	91 1d       	adc	r25, r1
    26ae:	a3 9f       	mul	r26, r19
    26b0:	90 0d       	add	r25, r0
    26b2:	b2 9f       	mul	r27, r18
    26b4:	90 0d       	add	r25, r0
    26b6:	11 24       	eor	r1, r1
    26b8:	08 95       	ret

000026ba <__divmodhi4>:
    26ba:	97 fb       	bst	r25, 7
    26bc:	07 2e       	mov	r0, r23
    26be:	16 f4       	brtc	.+4      	; 0x26c4 <__divmodhi4+0xa>
    26c0:	00 94       	com	r0
    26c2:	07 d0       	rcall	.+14     	; 0x26d2 <__divmodhi4_neg1>
    26c4:	77 fd       	sbrc	r23, 7
    26c6:	09 d0       	rcall	.+18     	; 0x26da <__divmodhi4_neg2>
    26c8:	0e 94 76 14 	call	0x28ec	; 0x28ec <__udivmodhi4>
    26cc:	07 fc       	sbrc	r0, 7
    26ce:	05 d0       	rcall	.+10     	; 0x26da <__divmodhi4_neg2>
    26d0:	3e f4       	brtc	.+14     	; 0x26e0 <__divmodhi4_exit>

000026d2 <__divmodhi4_neg1>:
    26d2:	90 95       	com	r25
    26d4:	81 95       	neg	r24
    26d6:	9f 4f       	sbci	r25, 0xFF	; 255
    26d8:	08 95       	ret

000026da <__divmodhi4_neg2>:
    26da:	70 95       	com	r23
    26dc:	61 95       	neg	r22
    26de:	7f 4f       	sbci	r23, 0xFF	; 255

000026e0 <__divmodhi4_exit>:
    26e0:	08 95       	ret

000026e2 <__tablejump2__>:
    26e2:	ee 0f       	add	r30, r30
    26e4:	ff 1f       	adc	r31, r31
    26e6:	05 90       	lpm	r0, Z+
    26e8:	f4 91       	lpm	r31, Z
    26ea:	e0 2d       	mov	r30, r0
    26ec:	09 94       	ijmp

000026ee <__muluhisi3>:
    26ee:	0e 94 8a 14 	call	0x2914	; 0x2914 <__umulhisi3>
    26f2:	a5 9f       	mul	r26, r21
    26f4:	90 0d       	add	r25, r0
    26f6:	b4 9f       	mul	r27, r20
    26f8:	90 0d       	add	r25, r0
    26fa:	a4 9f       	mul	r26, r20
    26fc:	80 0d       	add	r24, r0
    26fe:	91 1d       	adc	r25, r1
    2700:	11 24       	eor	r1, r1
    2702:	08 95       	ret

00002704 <__muldi3>:
    2704:	df 93       	push	r29
    2706:	cf 93       	push	r28
    2708:	1f 93       	push	r17
    270a:	0f 93       	push	r16
    270c:	9a 9d       	mul	r25, r10
    270e:	f0 2d       	mov	r31, r0
    2710:	21 9f       	mul	r18, r17
    2712:	f0 0d       	add	r31, r0
    2714:	8b 9d       	mul	r24, r11
    2716:	f0 0d       	add	r31, r0
    2718:	8a 9d       	mul	r24, r10
    271a:	e0 2d       	mov	r30, r0
    271c:	f1 0d       	add	r31, r1
    271e:	03 9f       	mul	r16, r19
    2720:	f0 0d       	add	r31, r0
    2722:	02 9f       	mul	r16, r18
    2724:	e0 0d       	add	r30, r0
    2726:	f1 1d       	adc	r31, r1
    2728:	4e 9d       	mul	r20, r14
    272a:	e0 0d       	add	r30, r0
    272c:	f1 1d       	adc	r31, r1
    272e:	5e 9d       	mul	r21, r14
    2730:	f0 0d       	add	r31, r0
    2732:	4f 9d       	mul	r20, r15
    2734:	f0 0d       	add	r31, r0
    2736:	7f 93       	push	r23
    2738:	6f 93       	push	r22
    273a:	bf 92       	push	r11
    273c:	af 92       	push	r10
    273e:	5f 93       	push	r21
    2740:	4f 93       	push	r20
    2742:	d5 01       	movw	r26, r10
    2744:	0e 94 8a 14 	call	0x2914	; 0x2914 <__umulhisi3>
    2748:	8b 01       	movw	r16, r22
    274a:	ac 01       	movw	r20, r24
    274c:	d7 01       	movw	r26, r14
    274e:	0e 94 8a 14 	call	0x2914	; 0x2914 <__umulhisi3>
    2752:	eb 01       	movw	r28, r22
    2754:	e8 0f       	add	r30, r24
    2756:	f9 1f       	adc	r31, r25
    2758:	d6 01       	movw	r26, r12
    275a:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <__muldi3_6>
    275e:	2f 91       	pop	r18
    2760:	3f 91       	pop	r19
    2762:	d6 01       	movw	r26, r12
    2764:	0e 94 8a 14 	call	0x2914	; 0x2914 <__umulhisi3>
    2768:	c6 0f       	add	r28, r22
    276a:	d7 1f       	adc	r29, r23
    276c:	e8 1f       	adc	r30, r24
    276e:	f9 1f       	adc	r31, r25
    2770:	af 91       	pop	r26
    2772:	bf 91       	pop	r27
    2774:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <__muldi3_6>
    2778:	2f 91       	pop	r18
    277a:	3f 91       	pop	r19
    277c:	0e 94 8a 14 	call	0x2914	; 0x2914 <__umulhisi3>
    2780:	c6 0f       	add	r28, r22
    2782:	d7 1f       	adc	r29, r23
    2784:	e8 1f       	adc	r30, r24
    2786:	f9 1f       	adc	r31, r25
    2788:	d6 01       	movw	r26, r12
    278a:	0e 94 8a 14 	call	0x2914	; 0x2914 <__umulhisi3>
    278e:	e6 0f       	add	r30, r22
    2790:	f7 1f       	adc	r31, r23
    2792:	98 01       	movw	r18, r16
    2794:	be 01       	movw	r22, r28
    2796:	cf 01       	movw	r24, r30
    2798:	11 24       	eor	r1, r1
    279a:	0f 91       	pop	r16
    279c:	1f 91       	pop	r17
    279e:	cf 91       	pop	r28
    27a0:	df 91       	pop	r29
    27a2:	08 95       	ret

000027a4 <__muldi3_6>:
    27a4:	0e 94 8a 14 	call	0x2914	; 0x2914 <__umulhisi3>
    27a8:	46 0f       	add	r20, r22
    27aa:	57 1f       	adc	r21, r23
    27ac:	c8 1f       	adc	r28, r24
    27ae:	d9 1f       	adc	r29, r25
    27b0:	08 f4       	brcc	.+2      	; 0x27b4 <__muldi3_6+0x10>
    27b2:	31 96       	adiw	r30, 0x01	; 1
    27b4:	08 95       	ret

000027b6 <__umoddi3>:
    27b6:	68 94       	set
    27b8:	01 c0       	rjmp	.+2      	; 0x27bc <__udivdi3_umoddi3>

000027ba <__udivdi3>:
    27ba:	e8 94       	clt

000027bc <__udivdi3_umoddi3>:
    27bc:	8f 92       	push	r8
    27be:	9f 92       	push	r9
    27c0:	cf 93       	push	r28
    27c2:	df 93       	push	r29
    27c4:	0e 94 e9 13 	call	0x27d2	; 0x27d2 <__udivmod64>
    27c8:	df 91       	pop	r29
    27ca:	cf 91       	pop	r28
    27cc:	9f 90       	pop	r9
    27ce:	8f 90       	pop	r8
    27d0:	08 95       	ret

000027d2 <__udivmod64>:
    27d2:	88 24       	eor	r8, r8
    27d4:	99 24       	eor	r9, r9
    27d6:	f4 01       	movw	r30, r8
    27d8:	e4 01       	movw	r28, r8
    27da:	b0 e4       	ldi	r27, 0x40	; 64
    27dc:	9f 93       	push	r25
    27de:	aa 27       	eor	r26, r26
    27e0:	9a 15       	cp	r25, r10
    27e2:	8b 04       	cpc	r8, r11
    27e4:	9c 04       	cpc	r9, r12
    27e6:	ed 05       	cpc	r30, r13
    27e8:	fe 05       	cpc	r31, r14
    27ea:	cf 05       	cpc	r28, r15
    27ec:	d0 07       	cpc	r29, r16
    27ee:	a1 07       	cpc	r26, r17
    27f0:	98 f4       	brcc	.+38     	; 0x2818 <__udivmod64+0x46>
    27f2:	ad 2f       	mov	r26, r29
    27f4:	dc 2f       	mov	r29, r28
    27f6:	cf 2f       	mov	r28, r31
    27f8:	fe 2f       	mov	r31, r30
    27fa:	e9 2d       	mov	r30, r9
    27fc:	98 2c       	mov	r9, r8
    27fe:	89 2e       	mov	r8, r25
    2800:	98 2f       	mov	r25, r24
    2802:	87 2f       	mov	r24, r23
    2804:	76 2f       	mov	r23, r22
    2806:	65 2f       	mov	r22, r21
    2808:	54 2f       	mov	r21, r20
    280a:	43 2f       	mov	r20, r19
    280c:	32 2f       	mov	r19, r18
    280e:	22 27       	eor	r18, r18
    2810:	b8 50       	subi	r27, 0x08	; 8
    2812:	31 f7       	brne	.-52     	; 0x27e0 <__udivmod64+0xe>
    2814:	bf 91       	pop	r27
    2816:	27 c0       	rjmp	.+78     	; 0x2866 <__udivmod64+0x94>
    2818:	1b 2e       	mov	r1, r27
    281a:	bf 91       	pop	r27
    281c:	bb 27       	eor	r27, r27
    281e:	22 0f       	add	r18, r18
    2820:	33 1f       	adc	r19, r19
    2822:	44 1f       	adc	r20, r20
    2824:	55 1f       	adc	r21, r21
    2826:	66 1f       	adc	r22, r22
    2828:	77 1f       	adc	r23, r23
    282a:	88 1f       	adc	r24, r24
    282c:	99 1f       	adc	r25, r25
    282e:	88 1c       	adc	r8, r8
    2830:	99 1c       	adc	r9, r9
    2832:	ee 1f       	adc	r30, r30
    2834:	ff 1f       	adc	r31, r31
    2836:	cc 1f       	adc	r28, r28
    2838:	dd 1f       	adc	r29, r29
    283a:	aa 1f       	adc	r26, r26
    283c:	bb 1f       	adc	r27, r27
    283e:	8a 14       	cp	r8, r10
    2840:	9b 04       	cpc	r9, r11
    2842:	ec 05       	cpc	r30, r12
    2844:	fd 05       	cpc	r31, r13
    2846:	ce 05       	cpc	r28, r14
    2848:	df 05       	cpc	r29, r15
    284a:	a0 07       	cpc	r26, r16
    284c:	b1 07       	cpc	r27, r17
    284e:	48 f0       	brcs	.+18     	; 0x2862 <__udivmod64+0x90>
    2850:	8a 18       	sub	r8, r10
    2852:	9b 08       	sbc	r9, r11
    2854:	ec 09       	sbc	r30, r12
    2856:	fd 09       	sbc	r31, r13
    2858:	ce 09       	sbc	r28, r14
    285a:	df 09       	sbc	r29, r15
    285c:	a0 0b       	sbc	r26, r16
    285e:	b1 0b       	sbc	r27, r17
    2860:	21 60       	ori	r18, 0x01	; 1
    2862:	1a 94       	dec	r1
    2864:	e1 f6       	brne	.-72     	; 0x281e <__udivmod64+0x4c>
    2866:	2e f4       	brtc	.+10     	; 0x2872 <__udivmod64+0xa0>
    2868:	94 01       	movw	r18, r8
    286a:	af 01       	movw	r20, r30
    286c:	be 01       	movw	r22, r28
    286e:	cd 01       	movw	r24, r26
    2870:	00 0c       	add	r0, r0
    2872:	08 95       	ret

00002874 <__ashrdi3>:
    2874:	97 fb       	bst	r25, 7
    2876:	10 f8       	bld	r1, 0

00002878 <__lshrdi3>:
    2878:	16 94       	lsr	r1
    287a:	00 08       	sbc	r0, r0
    287c:	0f 93       	push	r16
    287e:	08 30       	cpi	r16, 0x08	; 8
    2880:	98 f0       	brcs	.+38     	; 0x28a8 <__lshrdi3+0x30>
    2882:	08 50       	subi	r16, 0x08	; 8
    2884:	23 2f       	mov	r18, r19
    2886:	34 2f       	mov	r19, r20
    2888:	45 2f       	mov	r20, r21
    288a:	56 2f       	mov	r21, r22
    288c:	67 2f       	mov	r22, r23
    288e:	78 2f       	mov	r23, r24
    2890:	89 2f       	mov	r24, r25
    2892:	90 2d       	mov	r25, r0
    2894:	f4 cf       	rjmp	.-24     	; 0x287e <__lshrdi3+0x6>
    2896:	05 94       	asr	r0
    2898:	97 95       	ror	r25
    289a:	87 95       	ror	r24
    289c:	77 95       	ror	r23
    289e:	67 95       	ror	r22
    28a0:	57 95       	ror	r21
    28a2:	47 95       	ror	r20
    28a4:	37 95       	ror	r19
    28a6:	27 95       	ror	r18
    28a8:	0a 95       	dec	r16
    28aa:	aa f7       	brpl	.-22     	; 0x2896 <__lshrdi3+0x1e>
    28ac:	0f 91       	pop	r16
    28ae:	08 95       	ret

000028b0 <__adddi3>:
    28b0:	2a 0d       	add	r18, r10
    28b2:	3b 1d       	adc	r19, r11
    28b4:	4c 1d       	adc	r20, r12
    28b6:	5d 1d       	adc	r21, r13
    28b8:	6e 1d       	adc	r22, r14
    28ba:	7f 1d       	adc	r23, r15
    28bc:	80 1f       	adc	r24, r16
    28be:	91 1f       	adc	r25, r17
    28c0:	08 95       	ret

000028c2 <__adddi3_s8>:
    28c2:	00 24       	eor	r0, r0
    28c4:	a7 fd       	sbrc	r26, 7
    28c6:	00 94       	com	r0
    28c8:	2a 0f       	add	r18, r26
    28ca:	30 1d       	adc	r19, r0
    28cc:	40 1d       	adc	r20, r0
    28ce:	50 1d       	adc	r21, r0
    28d0:	60 1d       	adc	r22, r0
    28d2:	70 1d       	adc	r23, r0
    28d4:	80 1d       	adc	r24, r0
    28d6:	90 1d       	adc	r25, r0
    28d8:	08 95       	ret

000028da <__cmpdi2>:
    28da:	2a 15       	cp	r18, r10
    28dc:	3b 05       	cpc	r19, r11
    28de:	4c 05       	cpc	r20, r12
    28e0:	5d 05       	cpc	r21, r13
    28e2:	6e 05       	cpc	r22, r14
    28e4:	7f 05       	cpc	r23, r15
    28e6:	80 07       	cpc	r24, r16
    28e8:	91 07       	cpc	r25, r17
    28ea:	08 95       	ret

000028ec <__udivmodhi4>:
    28ec:	aa 1b       	sub	r26, r26
    28ee:	bb 1b       	sub	r27, r27
    28f0:	51 e1       	ldi	r21, 0x11	; 17
    28f2:	07 c0       	rjmp	.+14     	; 0x2902 <__udivmodhi4_ep>

000028f4 <__udivmodhi4_loop>:
    28f4:	aa 1f       	adc	r26, r26
    28f6:	bb 1f       	adc	r27, r27
    28f8:	a6 17       	cp	r26, r22
    28fa:	b7 07       	cpc	r27, r23
    28fc:	10 f0       	brcs	.+4      	; 0x2902 <__udivmodhi4_ep>
    28fe:	a6 1b       	sub	r26, r22
    2900:	b7 0b       	sbc	r27, r23

00002902 <__udivmodhi4_ep>:
    2902:	88 1f       	adc	r24, r24
    2904:	99 1f       	adc	r25, r25
    2906:	5a 95       	dec	r21
    2908:	a9 f7       	brne	.-22     	; 0x28f4 <__udivmodhi4_loop>
    290a:	80 95       	com	r24
    290c:	90 95       	com	r25
    290e:	bc 01       	movw	r22, r24
    2910:	cd 01       	movw	r24, r26
    2912:	08 95       	ret

00002914 <__umulhisi3>:
    2914:	a2 9f       	mul	r26, r18
    2916:	b0 01       	movw	r22, r0
    2918:	b3 9f       	mul	r27, r19
    291a:	c0 01       	movw	r24, r0
    291c:	a3 9f       	mul	r26, r19
    291e:	70 0d       	add	r23, r0
    2920:	81 1d       	adc	r24, r1
    2922:	11 24       	eor	r1, r1
    2924:	91 1d       	adc	r25, r1
    2926:	b2 9f       	mul	r27, r18
    2928:	70 0d       	add	r23, r0
    292a:	81 1d       	adc	r24, r1
    292c:	11 24       	eor	r1, r1
    292e:	91 1d       	adc	r25, r1
    2930:	08 95       	ret

00002932 <malloc>:
    2932:	0f 93       	push	r16
    2934:	1f 93       	push	r17
    2936:	cf 93       	push	r28
    2938:	df 93       	push	r29
    293a:	82 30       	cpi	r24, 0x02	; 2
    293c:	91 05       	cpc	r25, r1
    293e:	10 f4       	brcc	.+4      	; 0x2944 <malloc+0x12>
    2940:	82 e0       	ldi	r24, 0x02	; 2
    2942:	90 e0       	ldi	r25, 0x00	; 0
    2944:	e0 91 a5 01 	lds	r30, 0x01A5	; 0x8001a5 <__flp>
    2948:	f0 91 a6 01 	lds	r31, 0x01A6	; 0x8001a6 <__flp+0x1>
    294c:	20 e0       	ldi	r18, 0x00	; 0
    294e:	30 e0       	ldi	r19, 0x00	; 0
    2950:	a0 e0       	ldi	r26, 0x00	; 0
    2952:	b0 e0       	ldi	r27, 0x00	; 0
    2954:	30 97       	sbiw	r30, 0x00	; 0
    2956:	19 f1       	breq	.+70     	; 0x299e <malloc+0x6c>
    2958:	40 81       	ld	r20, Z
    295a:	51 81       	ldd	r21, Z+1	; 0x01
    295c:	02 81       	ldd	r16, Z+2	; 0x02
    295e:	13 81       	ldd	r17, Z+3	; 0x03
    2960:	48 17       	cp	r20, r24
    2962:	59 07       	cpc	r21, r25
    2964:	c8 f0       	brcs	.+50     	; 0x2998 <malloc+0x66>
    2966:	84 17       	cp	r24, r20
    2968:	95 07       	cpc	r25, r21
    296a:	69 f4       	brne	.+26     	; 0x2986 <malloc+0x54>
    296c:	10 97       	sbiw	r26, 0x00	; 0
    296e:	31 f0       	breq	.+12     	; 0x297c <malloc+0x4a>
    2970:	12 96       	adiw	r26, 0x02	; 2
    2972:	0c 93       	st	X, r16
    2974:	12 97       	sbiw	r26, 0x02	; 2
    2976:	13 96       	adiw	r26, 0x03	; 3
    2978:	1c 93       	st	X, r17
    297a:	27 c0       	rjmp	.+78     	; 0x29ca <malloc+0x98>
    297c:	00 93 a5 01 	sts	0x01A5, r16	; 0x8001a5 <__flp>
    2980:	10 93 a6 01 	sts	0x01A6, r17	; 0x8001a6 <__flp+0x1>
    2984:	22 c0       	rjmp	.+68     	; 0x29ca <malloc+0x98>
    2986:	21 15       	cp	r18, r1
    2988:	31 05       	cpc	r19, r1
    298a:	19 f0       	breq	.+6      	; 0x2992 <malloc+0x60>
    298c:	42 17       	cp	r20, r18
    298e:	53 07       	cpc	r21, r19
    2990:	18 f4       	brcc	.+6      	; 0x2998 <malloc+0x66>
    2992:	9a 01       	movw	r18, r20
    2994:	bd 01       	movw	r22, r26
    2996:	ef 01       	movw	r28, r30
    2998:	df 01       	movw	r26, r30
    299a:	f8 01       	movw	r30, r16
    299c:	db cf       	rjmp	.-74     	; 0x2954 <malloc+0x22>
    299e:	21 15       	cp	r18, r1
    29a0:	31 05       	cpc	r19, r1
    29a2:	f9 f0       	breq	.+62     	; 0x29e2 <malloc+0xb0>
    29a4:	28 1b       	sub	r18, r24
    29a6:	39 0b       	sbc	r19, r25
    29a8:	24 30       	cpi	r18, 0x04	; 4
    29aa:	31 05       	cpc	r19, r1
    29ac:	80 f4       	brcc	.+32     	; 0x29ce <malloc+0x9c>
    29ae:	8a 81       	ldd	r24, Y+2	; 0x02
    29b0:	9b 81       	ldd	r25, Y+3	; 0x03
    29b2:	61 15       	cp	r22, r1
    29b4:	71 05       	cpc	r23, r1
    29b6:	21 f0       	breq	.+8      	; 0x29c0 <malloc+0x8e>
    29b8:	fb 01       	movw	r30, r22
    29ba:	93 83       	std	Z+3, r25	; 0x03
    29bc:	82 83       	std	Z+2, r24	; 0x02
    29be:	04 c0       	rjmp	.+8      	; 0x29c8 <malloc+0x96>
    29c0:	90 93 a6 01 	sts	0x01A6, r25	; 0x8001a6 <__flp+0x1>
    29c4:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <__flp>
    29c8:	fe 01       	movw	r30, r28
    29ca:	32 96       	adiw	r30, 0x02	; 2
    29cc:	44 c0       	rjmp	.+136    	; 0x2a56 <malloc+0x124>
    29ce:	fe 01       	movw	r30, r28
    29d0:	e2 0f       	add	r30, r18
    29d2:	f3 1f       	adc	r31, r19
    29d4:	81 93       	st	Z+, r24
    29d6:	91 93       	st	Z+, r25
    29d8:	22 50       	subi	r18, 0x02	; 2
    29da:	31 09       	sbc	r19, r1
    29dc:	39 83       	std	Y+1, r19	; 0x01
    29de:	28 83       	st	Y, r18
    29e0:	3a c0       	rjmp	.+116    	; 0x2a56 <malloc+0x124>
    29e2:	20 91 a3 01 	lds	r18, 0x01A3	; 0x8001a3 <__brkval>
    29e6:	30 91 a4 01 	lds	r19, 0x01A4	; 0x8001a4 <__brkval+0x1>
    29ea:	23 2b       	or	r18, r19
    29ec:	41 f4       	brne	.+16     	; 0x29fe <malloc+0xcc>
    29ee:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    29f2:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    29f6:	30 93 a4 01 	sts	0x01A4, r19	; 0x8001a4 <__brkval+0x1>
    29fa:	20 93 a3 01 	sts	0x01A3, r18	; 0x8001a3 <__brkval>
    29fe:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
    2a02:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    2a06:	21 15       	cp	r18, r1
    2a08:	31 05       	cpc	r19, r1
    2a0a:	41 f4       	brne	.+16     	; 0x2a1c <malloc+0xea>
    2a0c:	2d b7       	in	r18, 0x3d	; 61
    2a0e:	3e b7       	in	r19, 0x3e	; 62
    2a10:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    2a14:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    2a18:	24 1b       	sub	r18, r20
    2a1a:	35 0b       	sbc	r19, r21
    2a1c:	e0 91 a3 01 	lds	r30, 0x01A3	; 0x8001a3 <__brkval>
    2a20:	f0 91 a4 01 	lds	r31, 0x01A4	; 0x8001a4 <__brkval+0x1>
    2a24:	e2 17       	cp	r30, r18
    2a26:	f3 07       	cpc	r31, r19
    2a28:	a0 f4       	brcc	.+40     	; 0x2a52 <malloc+0x120>
    2a2a:	2e 1b       	sub	r18, r30
    2a2c:	3f 0b       	sbc	r19, r31
    2a2e:	28 17       	cp	r18, r24
    2a30:	39 07       	cpc	r19, r25
    2a32:	78 f0       	brcs	.+30     	; 0x2a52 <malloc+0x120>
    2a34:	ac 01       	movw	r20, r24
    2a36:	4e 5f       	subi	r20, 0xFE	; 254
    2a38:	5f 4f       	sbci	r21, 0xFF	; 255
    2a3a:	24 17       	cp	r18, r20
    2a3c:	35 07       	cpc	r19, r21
    2a3e:	48 f0       	brcs	.+18     	; 0x2a52 <malloc+0x120>
    2a40:	4e 0f       	add	r20, r30
    2a42:	5f 1f       	adc	r21, r31
    2a44:	50 93 a4 01 	sts	0x01A4, r21	; 0x8001a4 <__brkval+0x1>
    2a48:	40 93 a3 01 	sts	0x01A3, r20	; 0x8001a3 <__brkval>
    2a4c:	81 93       	st	Z+, r24
    2a4e:	91 93       	st	Z+, r25
    2a50:	02 c0       	rjmp	.+4      	; 0x2a56 <malloc+0x124>
    2a52:	e0 e0       	ldi	r30, 0x00	; 0
    2a54:	f0 e0       	ldi	r31, 0x00	; 0
    2a56:	cf 01       	movw	r24, r30
    2a58:	df 91       	pop	r29
    2a5a:	cf 91       	pop	r28
    2a5c:	1f 91       	pop	r17
    2a5e:	0f 91       	pop	r16
    2a60:	08 95       	ret

00002a62 <free>:
    2a62:	cf 93       	push	r28
    2a64:	df 93       	push	r29
    2a66:	00 97       	sbiw	r24, 0x00	; 0
    2a68:	09 f4       	brne	.+2      	; 0x2a6c <free+0xa>
    2a6a:	81 c0       	rjmp	.+258    	; 0x2b6e <free+0x10c>
    2a6c:	fc 01       	movw	r30, r24
    2a6e:	32 97       	sbiw	r30, 0x02	; 2
    2a70:	13 82       	std	Z+3, r1	; 0x03
    2a72:	12 82       	std	Z+2, r1	; 0x02
    2a74:	a0 91 a5 01 	lds	r26, 0x01A5	; 0x8001a5 <__flp>
    2a78:	b0 91 a6 01 	lds	r27, 0x01A6	; 0x8001a6 <__flp+0x1>
    2a7c:	10 97       	sbiw	r26, 0x00	; 0
    2a7e:	81 f4       	brne	.+32     	; 0x2aa0 <free+0x3e>
    2a80:	20 81       	ld	r18, Z
    2a82:	31 81       	ldd	r19, Z+1	; 0x01
    2a84:	82 0f       	add	r24, r18
    2a86:	93 1f       	adc	r25, r19
    2a88:	20 91 a3 01 	lds	r18, 0x01A3	; 0x8001a3 <__brkval>
    2a8c:	30 91 a4 01 	lds	r19, 0x01A4	; 0x8001a4 <__brkval+0x1>
    2a90:	28 17       	cp	r18, r24
    2a92:	39 07       	cpc	r19, r25
    2a94:	51 f5       	brne	.+84     	; 0x2aea <free+0x88>
    2a96:	f0 93 a4 01 	sts	0x01A4, r31	; 0x8001a4 <__brkval+0x1>
    2a9a:	e0 93 a3 01 	sts	0x01A3, r30	; 0x8001a3 <__brkval>
    2a9e:	67 c0       	rjmp	.+206    	; 0x2b6e <free+0x10c>
    2aa0:	ed 01       	movw	r28, r26
    2aa2:	20 e0       	ldi	r18, 0x00	; 0
    2aa4:	30 e0       	ldi	r19, 0x00	; 0
    2aa6:	ce 17       	cp	r28, r30
    2aa8:	df 07       	cpc	r29, r31
    2aaa:	40 f4       	brcc	.+16     	; 0x2abc <free+0x5a>
    2aac:	4a 81       	ldd	r20, Y+2	; 0x02
    2aae:	5b 81       	ldd	r21, Y+3	; 0x03
    2ab0:	9e 01       	movw	r18, r28
    2ab2:	41 15       	cp	r20, r1
    2ab4:	51 05       	cpc	r21, r1
    2ab6:	f1 f0       	breq	.+60     	; 0x2af4 <free+0x92>
    2ab8:	ea 01       	movw	r28, r20
    2aba:	f5 cf       	rjmp	.-22     	; 0x2aa6 <free+0x44>
    2abc:	d3 83       	std	Z+3, r29	; 0x03
    2abe:	c2 83       	std	Z+2, r28	; 0x02
    2ac0:	40 81       	ld	r20, Z
    2ac2:	51 81       	ldd	r21, Z+1	; 0x01
    2ac4:	84 0f       	add	r24, r20
    2ac6:	95 1f       	adc	r25, r21
    2ac8:	c8 17       	cp	r28, r24
    2aca:	d9 07       	cpc	r29, r25
    2acc:	59 f4       	brne	.+22     	; 0x2ae4 <free+0x82>
    2ace:	88 81       	ld	r24, Y
    2ad0:	99 81       	ldd	r25, Y+1	; 0x01
    2ad2:	84 0f       	add	r24, r20
    2ad4:	95 1f       	adc	r25, r21
    2ad6:	02 96       	adiw	r24, 0x02	; 2
    2ad8:	91 83       	std	Z+1, r25	; 0x01
    2ada:	80 83       	st	Z, r24
    2adc:	8a 81       	ldd	r24, Y+2	; 0x02
    2ade:	9b 81       	ldd	r25, Y+3	; 0x03
    2ae0:	93 83       	std	Z+3, r25	; 0x03
    2ae2:	82 83       	std	Z+2, r24	; 0x02
    2ae4:	21 15       	cp	r18, r1
    2ae6:	31 05       	cpc	r19, r1
    2ae8:	29 f4       	brne	.+10     	; 0x2af4 <free+0x92>
    2aea:	f0 93 a6 01 	sts	0x01A6, r31	; 0x8001a6 <__flp+0x1>
    2aee:	e0 93 a5 01 	sts	0x01A5, r30	; 0x8001a5 <__flp>
    2af2:	3d c0       	rjmp	.+122    	; 0x2b6e <free+0x10c>
    2af4:	e9 01       	movw	r28, r18
    2af6:	fb 83       	std	Y+3, r31	; 0x03
    2af8:	ea 83       	std	Y+2, r30	; 0x02
    2afa:	49 91       	ld	r20, Y+
    2afc:	59 91       	ld	r21, Y+
    2afe:	c4 0f       	add	r28, r20
    2b00:	d5 1f       	adc	r29, r21
    2b02:	ec 17       	cp	r30, r28
    2b04:	fd 07       	cpc	r31, r29
    2b06:	61 f4       	brne	.+24     	; 0x2b20 <free+0xbe>
    2b08:	80 81       	ld	r24, Z
    2b0a:	91 81       	ldd	r25, Z+1	; 0x01
    2b0c:	84 0f       	add	r24, r20
    2b0e:	95 1f       	adc	r25, r21
    2b10:	02 96       	adiw	r24, 0x02	; 2
    2b12:	e9 01       	movw	r28, r18
    2b14:	99 83       	std	Y+1, r25	; 0x01
    2b16:	88 83       	st	Y, r24
    2b18:	82 81       	ldd	r24, Z+2	; 0x02
    2b1a:	93 81       	ldd	r25, Z+3	; 0x03
    2b1c:	9b 83       	std	Y+3, r25	; 0x03
    2b1e:	8a 83       	std	Y+2, r24	; 0x02
    2b20:	e0 e0       	ldi	r30, 0x00	; 0
    2b22:	f0 e0       	ldi	r31, 0x00	; 0
    2b24:	12 96       	adiw	r26, 0x02	; 2
    2b26:	8d 91       	ld	r24, X+
    2b28:	9c 91       	ld	r25, X
    2b2a:	13 97       	sbiw	r26, 0x03	; 3
    2b2c:	00 97       	sbiw	r24, 0x00	; 0
    2b2e:	19 f0       	breq	.+6      	; 0x2b36 <free+0xd4>
    2b30:	fd 01       	movw	r30, r26
    2b32:	dc 01       	movw	r26, r24
    2b34:	f7 cf       	rjmp	.-18     	; 0x2b24 <free+0xc2>
    2b36:	8d 91       	ld	r24, X+
    2b38:	9c 91       	ld	r25, X
    2b3a:	11 97       	sbiw	r26, 0x01	; 1
    2b3c:	9d 01       	movw	r18, r26
    2b3e:	2e 5f       	subi	r18, 0xFE	; 254
    2b40:	3f 4f       	sbci	r19, 0xFF	; 255
    2b42:	82 0f       	add	r24, r18
    2b44:	93 1f       	adc	r25, r19
    2b46:	20 91 a3 01 	lds	r18, 0x01A3	; 0x8001a3 <__brkval>
    2b4a:	30 91 a4 01 	lds	r19, 0x01A4	; 0x8001a4 <__brkval+0x1>
    2b4e:	28 17       	cp	r18, r24
    2b50:	39 07       	cpc	r19, r25
    2b52:	69 f4       	brne	.+26     	; 0x2b6e <free+0x10c>
    2b54:	30 97       	sbiw	r30, 0x00	; 0
    2b56:	29 f4       	brne	.+10     	; 0x2b62 <free+0x100>
    2b58:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <__flp+0x1>
    2b5c:	10 92 a5 01 	sts	0x01A5, r1	; 0x8001a5 <__flp>
    2b60:	02 c0       	rjmp	.+4      	; 0x2b66 <free+0x104>
    2b62:	13 82       	std	Z+3, r1	; 0x03
    2b64:	12 82       	std	Z+2, r1	; 0x02
    2b66:	b0 93 a4 01 	sts	0x01A4, r27	; 0x8001a4 <__brkval+0x1>
    2b6a:	a0 93 a3 01 	sts	0x01A3, r26	; 0x8001a3 <__brkval>
    2b6e:	df 91       	pop	r29
    2b70:	cf 91       	pop	r28
    2b72:	08 95       	ret

00002b74 <realloc>:
    2b74:	a0 e0       	ldi	r26, 0x00	; 0
    2b76:	b0 e0       	ldi	r27, 0x00	; 0
    2b78:	e0 ec       	ldi	r30, 0xC0	; 192
    2b7a:	f5 e1       	ldi	r31, 0x15	; 21
    2b7c:	0c 94 8d 16 	jmp	0x2d1a	; 0x2d1a <__prologue_saves__+0x8>
    2b80:	ec 01       	movw	r28, r24
    2b82:	00 97       	sbiw	r24, 0x00	; 0
    2b84:	21 f4       	brne	.+8      	; 0x2b8e <realloc+0x1a>
    2b86:	cb 01       	movw	r24, r22
    2b88:	0e 94 99 14 	call	0x2932	; 0x2932 <malloc>
    2b8c:	b4 c0       	rjmp	.+360    	; 0x2cf6 <realloc+0x182>
    2b8e:	fc 01       	movw	r30, r24
    2b90:	e6 0f       	add	r30, r22
    2b92:	f7 1f       	adc	r31, r23
    2b94:	9c 01       	movw	r18, r24
    2b96:	22 50       	subi	r18, 0x02	; 2
    2b98:	31 09       	sbc	r19, r1
    2b9a:	e2 17       	cp	r30, r18
    2b9c:	f3 07       	cpc	r31, r19
    2b9e:	08 f4       	brcc	.+2      	; 0x2ba2 <realloc+0x2e>
    2ba0:	a8 c0       	rjmp	.+336    	; 0x2cf2 <realloc+0x17e>
    2ba2:	d9 01       	movw	r26, r18
    2ba4:	0d 91       	ld	r16, X+
    2ba6:	1c 91       	ld	r17, X
    2ba8:	11 97       	sbiw	r26, 0x01	; 1
    2baa:	06 17       	cp	r16, r22
    2bac:	17 07       	cpc	r17, r23
    2bae:	b0 f0       	brcs	.+44     	; 0x2bdc <realloc+0x68>
    2bb0:	05 30       	cpi	r16, 0x05	; 5
    2bb2:	11 05       	cpc	r17, r1
    2bb4:	08 f4       	brcc	.+2      	; 0x2bb8 <realloc+0x44>
    2bb6:	9b c0       	rjmp	.+310    	; 0x2cee <realloc+0x17a>
    2bb8:	c8 01       	movw	r24, r16
    2bba:	04 97       	sbiw	r24, 0x04	; 4
    2bbc:	86 17       	cp	r24, r22
    2bbe:	97 07       	cpc	r25, r23
    2bc0:	08 f4       	brcc	.+2      	; 0x2bc4 <realloc+0x50>
    2bc2:	95 c0       	rjmp	.+298    	; 0x2cee <realloc+0x17a>
    2bc4:	02 50       	subi	r16, 0x02	; 2
    2bc6:	11 09       	sbc	r17, r1
    2bc8:	06 1b       	sub	r16, r22
    2bca:	17 0b       	sbc	r17, r23
    2bcc:	01 93       	st	Z+, r16
    2bce:	11 93       	st	Z+, r17
    2bd0:	6d 93       	st	X+, r22
    2bd2:	7c 93       	st	X, r23
    2bd4:	cf 01       	movw	r24, r30
    2bd6:	0e 94 31 15 	call	0x2a62	; 0x2a62 <free>
    2bda:	89 c0       	rjmp	.+274    	; 0x2cee <realloc+0x17a>
    2bdc:	5b 01       	movw	r10, r22
    2bde:	a0 1a       	sub	r10, r16
    2be0:	b1 0a       	sbc	r11, r17
    2be2:	4c 01       	movw	r8, r24
    2be4:	80 0e       	add	r8, r16
    2be6:	91 1e       	adc	r9, r17
    2be8:	a0 91 a5 01 	lds	r26, 0x01A5	; 0x8001a5 <__flp>
    2bec:	b0 91 a6 01 	lds	r27, 0x01A6	; 0x8001a6 <__flp+0x1>
    2bf0:	61 2c       	mov	r6, r1
    2bf2:	71 2c       	mov	r7, r1
    2bf4:	e1 2c       	mov	r14, r1
    2bf6:	f1 2c       	mov	r15, r1
    2bf8:	10 97       	sbiw	r26, 0x00	; 0
    2bfa:	09 f4       	brne	.+2      	; 0x2bfe <realloc+0x8a>
    2bfc:	46 c0       	rjmp	.+140    	; 0x2c8a <realloc+0x116>
    2bfe:	8d 91       	ld	r24, X+
    2c00:	9c 91       	ld	r25, X
    2c02:	11 97       	sbiw	r26, 0x01	; 1
    2c04:	a8 15       	cp	r26, r8
    2c06:	b9 05       	cpc	r27, r9
    2c08:	b1 f5       	brne	.+108    	; 0x2c76 <realloc+0x102>
    2c0a:	6c 01       	movw	r12, r24
    2c0c:	42 e0       	ldi	r20, 0x02	; 2
    2c0e:	c4 0e       	add	r12, r20
    2c10:	d1 1c       	adc	r13, r1
    2c12:	ca 14       	cp	r12, r10
    2c14:	db 04       	cpc	r13, r11
    2c16:	78 f1       	brcs	.+94     	; 0x2c76 <realloc+0x102>
    2c18:	4c 01       	movw	r8, r24
    2c1a:	8a 18       	sub	r8, r10
    2c1c:	9b 08       	sbc	r9, r11
    2c1e:	64 01       	movw	r12, r8
    2c20:	42 e0       	ldi	r20, 0x02	; 2
    2c22:	c4 0e       	add	r12, r20
    2c24:	d1 1c       	adc	r13, r1
    2c26:	12 96       	adiw	r26, 0x02	; 2
    2c28:	bc 90       	ld	r11, X
    2c2a:	12 97       	sbiw	r26, 0x02	; 2
    2c2c:	13 96       	adiw	r26, 0x03	; 3
    2c2e:	ac 91       	ld	r26, X
    2c30:	b5 e0       	ldi	r27, 0x05	; 5
    2c32:	cb 16       	cp	r12, r27
    2c34:	d1 04       	cpc	r13, r1
    2c36:	40 f0       	brcs	.+16     	; 0x2c48 <realloc+0xd4>
    2c38:	b2 82       	std	Z+2, r11	; 0x02
    2c3a:	a3 83       	std	Z+3, r26	; 0x03
    2c3c:	91 82       	std	Z+1, r9	; 0x01
    2c3e:	80 82       	st	Z, r8
    2c40:	d9 01       	movw	r26, r18
    2c42:	6d 93       	st	X+, r22
    2c44:	7c 93       	st	X, r23
    2c46:	09 c0       	rjmp	.+18     	; 0x2c5a <realloc+0xe6>
    2c48:	0e 5f       	subi	r16, 0xFE	; 254
    2c4a:	1f 4f       	sbci	r17, 0xFF	; 255
    2c4c:	80 0f       	add	r24, r16
    2c4e:	91 1f       	adc	r25, r17
    2c50:	f9 01       	movw	r30, r18
    2c52:	91 83       	std	Z+1, r25	; 0x01
    2c54:	80 83       	st	Z, r24
    2c56:	eb 2d       	mov	r30, r11
    2c58:	fa 2f       	mov	r31, r26
    2c5a:	e1 14       	cp	r14, r1
    2c5c:	f1 04       	cpc	r15, r1
    2c5e:	31 f0       	breq	.+12     	; 0x2c6c <realloc+0xf8>
    2c60:	d7 01       	movw	r26, r14
    2c62:	13 96       	adiw	r26, 0x03	; 3
    2c64:	fc 93       	st	X, r31
    2c66:	ee 93       	st	-X, r30
    2c68:	12 97       	sbiw	r26, 0x02	; 2
    2c6a:	41 c0       	rjmp	.+130    	; 0x2cee <realloc+0x17a>
    2c6c:	f0 93 a6 01 	sts	0x01A6, r31	; 0x8001a6 <__flp+0x1>
    2c70:	e0 93 a5 01 	sts	0x01A5, r30	; 0x8001a5 <__flp>
    2c74:	3c c0       	rjmp	.+120    	; 0x2cee <realloc+0x17a>
    2c76:	68 16       	cp	r6, r24
    2c78:	79 06       	cpc	r7, r25
    2c7a:	08 f4       	brcc	.+2      	; 0x2c7e <realloc+0x10a>
    2c7c:	3c 01       	movw	r6, r24
    2c7e:	7d 01       	movw	r14, r26
    2c80:	12 96       	adiw	r26, 0x02	; 2
    2c82:	0d 90       	ld	r0, X+
    2c84:	bc 91       	ld	r27, X
    2c86:	a0 2d       	mov	r26, r0
    2c88:	b7 cf       	rjmp	.-146    	; 0x2bf8 <realloc+0x84>
    2c8a:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <__brkval>
    2c8e:	90 91 a4 01 	lds	r25, 0x01A4	; 0x8001a4 <__brkval+0x1>
    2c92:	88 16       	cp	r8, r24
    2c94:	99 06       	cpc	r9, r25
    2c96:	e1 f4       	brne	.+56     	; 0x2cd0 <realloc+0x15c>
    2c98:	66 16       	cp	r6, r22
    2c9a:	77 06       	cpc	r7, r23
    2c9c:	c8 f4       	brcc	.+50     	; 0x2cd0 <realloc+0x15c>
    2c9e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
    2ca2:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    2ca6:	00 97       	sbiw	r24, 0x00	; 0
    2ca8:	41 f4       	brne	.+16     	; 0x2cba <realloc+0x146>
    2caa:	8d b7       	in	r24, 0x3d	; 61
    2cac:	9e b7       	in	r25, 0x3e	; 62
    2cae:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    2cb2:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    2cb6:	84 1b       	sub	r24, r20
    2cb8:	95 0b       	sbc	r25, r21
    2cba:	e8 17       	cp	r30, r24
    2cbc:	f9 07       	cpc	r31, r25
    2cbe:	c8 f4       	brcc	.+50     	; 0x2cf2 <realloc+0x17e>
    2cc0:	f0 93 a4 01 	sts	0x01A4, r31	; 0x8001a4 <__brkval+0x1>
    2cc4:	e0 93 a3 01 	sts	0x01A3, r30	; 0x8001a3 <__brkval>
    2cc8:	f9 01       	movw	r30, r18
    2cca:	71 83       	std	Z+1, r23	; 0x01
    2ccc:	60 83       	st	Z, r22
    2cce:	0f c0       	rjmp	.+30     	; 0x2cee <realloc+0x17a>
    2cd0:	cb 01       	movw	r24, r22
    2cd2:	0e 94 99 14 	call	0x2932	; 0x2932 <malloc>
    2cd6:	7c 01       	movw	r14, r24
    2cd8:	00 97       	sbiw	r24, 0x00	; 0
    2cda:	59 f0       	breq	.+22     	; 0x2cf2 <realloc+0x17e>
    2cdc:	a8 01       	movw	r20, r16
    2cde:	be 01       	movw	r22, r28
    2ce0:	0e 94 80 16 	call	0x2d00	; 0x2d00 <memcpy>
    2ce4:	ce 01       	movw	r24, r28
    2ce6:	0e 94 31 15 	call	0x2a62	; 0x2a62 <free>
    2cea:	c7 01       	movw	r24, r14
    2cec:	04 c0       	rjmp	.+8      	; 0x2cf6 <realloc+0x182>
    2cee:	ce 01       	movw	r24, r28
    2cf0:	02 c0       	rjmp	.+4      	; 0x2cf6 <realloc+0x182>
    2cf2:	80 e0       	ldi	r24, 0x00	; 0
    2cf4:	90 e0       	ldi	r25, 0x00	; 0
    2cf6:	cd b7       	in	r28, 0x3d	; 61
    2cf8:	de b7       	in	r29, 0x3e	; 62
    2cfa:	ee e0       	ldi	r30, 0x0E	; 14
    2cfc:	0c 94 a9 16 	jmp	0x2d52	; 0x2d52 <__epilogue_restores__+0x8>

00002d00 <memcpy>:
    2d00:	fb 01       	movw	r30, r22
    2d02:	dc 01       	movw	r26, r24
    2d04:	02 c0       	rjmp	.+4      	; 0x2d0a <memcpy+0xa>
    2d06:	01 90       	ld	r0, Z+
    2d08:	0d 92       	st	X+, r0
    2d0a:	41 50       	subi	r20, 0x01	; 1
    2d0c:	50 40       	sbci	r21, 0x00	; 0
    2d0e:	d8 f7       	brcc	.-10     	; 0x2d06 <memcpy+0x6>
    2d10:	08 95       	ret

00002d12 <__prologue_saves__>:
    2d12:	2f 92       	push	r2
    2d14:	3f 92       	push	r3
    2d16:	4f 92       	push	r4
    2d18:	5f 92       	push	r5
    2d1a:	6f 92       	push	r6
    2d1c:	7f 92       	push	r7
    2d1e:	8f 92       	push	r8
    2d20:	9f 92       	push	r9
    2d22:	af 92       	push	r10
    2d24:	bf 92       	push	r11
    2d26:	cf 92       	push	r12
    2d28:	df 92       	push	r13
    2d2a:	ef 92       	push	r14
    2d2c:	ff 92       	push	r15
    2d2e:	0f 93       	push	r16
    2d30:	1f 93       	push	r17
    2d32:	cf 93       	push	r28
    2d34:	df 93       	push	r29
    2d36:	cd b7       	in	r28, 0x3d	; 61
    2d38:	de b7       	in	r29, 0x3e	; 62
    2d3a:	ca 1b       	sub	r28, r26
    2d3c:	db 0b       	sbc	r29, r27
    2d3e:	0f b6       	in	r0, 0x3f	; 63
    2d40:	f8 94       	cli
    2d42:	de bf       	out	0x3e, r29	; 62
    2d44:	0f be       	out	0x3f, r0	; 63
    2d46:	cd bf       	out	0x3d, r28	; 61
    2d48:	09 94       	ijmp

00002d4a <__epilogue_restores__>:
    2d4a:	2a 88       	ldd	r2, Y+18	; 0x12
    2d4c:	39 88       	ldd	r3, Y+17	; 0x11
    2d4e:	48 88       	ldd	r4, Y+16	; 0x10
    2d50:	5f 84       	ldd	r5, Y+15	; 0x0f
    2d52:	6e 84       	ldd	r6, Y+14	; 0x0e
    2d54:	7d 84       	ldd	r7, Y+13	; 0x0d
    2d56:	8c 84       	ldd	r8, Y+12	; 0x0c
    2d58:	9b 84       	ldd	r9, Y+11	; 0x0b
    2d5a:	aa 84       	ldd	r10, Y+10	; 0x0a
    2d5c:	b9 84       	ldd	r11, Y+9	; 0x09
    2d5e:	c8 84       	ldd	r12, Y+8	; 0x08
    2d60:	df 80       	ldd	r13, Y+7	; 0x07
    2d62:	ee 80       	ldd	r14, Y+6	; 0x06
    2d64:	fd 80       	ldd	r15, Y+5	; 0x05
    2d66:	0c 81       	ldd	r16, Y+4	; 0x04
    2d68:	1b 81       	ldd	r17, Y+3	; 0x03
    2d6a:	aa 81       	ldd	r26, Y+2	; 0x02
    2d6c:	b9 81       	ldd	r27, Y+1	; 0x01
    2d6e:	ce 0f       	add	r28, r30
    2d70:	d1 1d       	adc	r29, r1
    2d72:	0f b6       	in	r0, 0x3f	; 63
    2d74:	f8 94       	cli
    2d76:	de bf       	out	0x3e, r29	; 62
    2d78:	0f be       	out	0x3f, r0	; 63
    2d7a:	cd bf       	out	0x3d, r28	; 61
    2d7c:	ed 01       	movw	r28, r26
    2d7e:	08 95       	ret

00002d80 <_exit>:
    2d80:	f8 94       	cli

00002d82 <__stop_program>:
    2d82:	ff cf       	rjmp	.-2      	; 0x2d82 <__stop_program>
