TimeQuest Timing Analyzer report for projeto02
Mon Mar 16 11:19:51 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'divisorClock:DClock|ax'
 12. Slow Model Setup: 'clock_27'
 13. Slow Model Hold: 'clock_27'
 14. Slow Model Hold: 'divisorClock:DClock|ax'
 15. Slow Model Recovery: 'divisorClock:DClock|ax'
 16. Slow Model Removal: 'divisorClock:DClock|ax'
 17. Slow Model Minimum Pulse Width: 'divisorClock:DClock|ax'
 18. Slow Model Minimum Pulse Width: 'clock_27'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'divisorClock:DClock|ax'
 29. Fast Model Setup: 'clock_27'
 30. Fast Model Hold: 'clock_27'
 31. Fast Model Hold: 'divisorClock:DClock|ax'
 32. Fast Model Recovery: 'divisorClock:DClock|ax'
 33. Fast Model Removal: 'divisorClock:DClock|ax'
 34. Fast Model Minimum Pulse Width: 'divisorClock:DClock|ax'
 35. Fast Model Minimum Pulse Width: 'clock_27'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; projeto02                                          ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                         ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+
; Clock Name             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                    ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+
; clock_27               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_27 }               ;
; divisorClock:DClock|ax ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorClock:DClock|ax } ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+


+--------------------------------------------------------------+
; Slow Model Fmax Summary                                      ;
+------------+-----------------+------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note ;
+------------+-----------------+------------------------+------+
; 197.82 MHz ; 197.82 MHz      ; divisorClock:DClock|ax ;      ;
; 270.78 MHz ; 270.78 MHz      ; clock_27               ;      ;
+------------+-----------------+------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------+
; Slow Model Setup Summary                        ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; divisorClock:DClock|ax ; -4.055 ; -737.916      ;
; clock_27               ; -2.693 ; -46.146       ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Hold Summary                         ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clock_27               ; -2.475 ; -2.475        ;
; divisorClock:DClock|ax ; 0.391  ; 0.000         ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Recovery Summary                     ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; divisorClock:DClock|ax ; -1.725 ; -372.600      ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Slow Model Removal Summary                     ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; divisorClock:DClock|ax ; 2.495 ; 0.000         ;
+------------------------+-------+---------------+


+-------------------------------------------------+
; Slow Model Minimum Pulse Width Summary          ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; divisorClock:DClock|ax ; -1.423 ; -244.076      ;
; clock_27               ; -1.380 ; -26.380       ;
+------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divisorClock:DClock|ax'                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -4.055 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 5.024      ;
; -4.055 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 5.024      ;
; -4.055 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 5.024      ;
; -4.055 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 5.024      ;
; -4.055 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 5.024      ;
; -4.055 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 5.024      ;
; -3.919 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.897      ;
; -3.919 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.897      ;
; -3.919 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.897      ;
; -3.919 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.897      ;
; -3.919 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.897      ;
; -3.919 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.897      ;
; -3.824 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.806      ;
; -3.824 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.806      ;
; -3.824 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.806      ;
; -3.824 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.806      ;
; -3.824 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.806      ;
; -3.824 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.806      ;
; -3.812 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.064     ; 4.784      ;
; -3.812 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.064     ; 4.784      ;
; -3.812 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.064     ; 4.784      ;
; -3.812 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.064     ; 4.784      ;
; -3.812 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.064     ; 4.784      ;
; -3.812 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.064     ; 4.784      ;
; -3.781 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.763      ;
; -3.781 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.763      ;
; -3.781 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.763      ;
; -3.781 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.763      ;
; -3.781 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.763      ;
; -3.781 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.763      ;
; -3.780 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.762      ;
; -3.780 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.762      ;
; -3.780 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.762      ;
; -3.780 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.762      ;
; -3.780 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.762      ;
; -3.780 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.054     ; 4.762      ;
; -3.683 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.661      ;
; -3.683 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.661      ;
; -3.683 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.661      ;
; -3.683 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.661      ;
; -3.683 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.661      ;
; -3.683 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.661      ;
; -3.666 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 4.640      ;
; -3.666 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 4.640      ;
; -3.666 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 4.640      ;
; -3.666 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 4.640      ;
; -3.666 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 4.640      ;
; -3.666 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 4.640      ;
; -3.665 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.640      ;
; -3.665 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.640      ;
; -3.665 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.640      ;
; -3.665 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.640      ;
; -3.665 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.640      ;
; -3.665 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.640      ;
; -3.664 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.639      ;
; -3.664 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.639      ;
; -3.664 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.639      ;
; -3.664 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.639      ;
; -3.664 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.639      ;
; -3.664 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.639      ;
; -3.657 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.635      ;
; -3.657 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.635      ;
; -3.657 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.635      ;
; -3.657 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.635      ;
; -3.657 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.635      ;
; -3.657 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.635      ;
; -3.657 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.635      ;
; -3.657 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.635      ;
; -3.657 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.635      ;
; -3.657 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.635      ;
; -3.657 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.635      ;
; -3.657 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.058     ; 4.635      ;
; -3.654 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.629      ;
; -3.654 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.629      ;
; -3.654 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.629      ;
; -3.654 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.629      ;
; -3.654 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.629      ;
; -3.654 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.629      ;
; -3.650 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.055     ; 4.631      ;
; -3.650 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.625      ;
; -3.650 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.055     ; 4.631      ;
; -3.650 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.055     ; 4.631      ;
; -3.650 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.055     ; 4.631      ;
; -3.650 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.055     ; 4.631      ;
; -3.650 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.055     ; 4.631      ;
; -3.650 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.625      ;
; -3.650 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.625      ;
; -3.650 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.625      ;
; -3.650 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.625      ;
; -3.650 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.625      ;
; -3.647 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.055     ; 4.628      ;
; -3.647 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.055     ; 4.628      ;
; -3.647 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.055     ; 4.628      ;
; -3.647 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.055     ; 4.628      ;
; -3.647 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.055     ; 4.628      ;
; -3.647 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.055     ; 4.628      ;
; -3.645 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.620      ;
; -3.645 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.620      ;
; -3.645 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.620      ;
; -3.645 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 4.620      ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_27'                                                                                                             ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -2.693 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.724      ;
; -2.668 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.699      ;
; -2.627 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.658      ;
; -2.602 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.633      ;
; -2.593 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.624      ;
; -2.527 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.558      ;
; -2.483 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.514      ;
; -2.417 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.448      ;
; -2.384 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[19] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.415      ;
; -2.372 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[16] ; clock_27     ; clock_27    ; 1.000        ; -0.007     ; 3.401      ;
; -2.359 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[19] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.390      ;
; -2.358 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.389      ;
; -2.347 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[16] ; clock_27     ; clock_27    ; 1.000        ; -0.007     ; 3.376      ;
; -2.296 ; divisorClock:DClock|cnt[5]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.327      ;
; -2.292 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.326      ;
; -2.292 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.323      ;
; -2.284 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[19] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.315      ;
; -2.272 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.010     ; 3.298      ;
; -2.272 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[16] ; clock_27     ; clock_27    ; 1.000        ; -0.007     ; 3.301      ;
; -2.255 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.291      ;
; -2.254 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.290      ;
; -2.253 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.289      ;
; -2.250 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.284      ;
; -2.230 ; divisorClock:DClock|cnt[5]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.261      ;
; -2.230 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.010     ; 3.256      ;
; -2.218 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.252      ;
; -2.213 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.249      ;
; -2.212 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.248      ;
; -2.211 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.247      ;
; -2.200 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.234      ;
; -2.198 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.010     ; 3.224      ;
; -2.184 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[18] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.215      ;
; -2.182 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.213      ;
; -2.181 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.217      ;
; -2.180 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.216      ;
; -2.180 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.010     ; 3.206      ;
; -2.179 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.215      ;
; -2.174 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[19] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.205      ;
; -2.167 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[15] ; clock_27     ; clock_27    ; 1.000        ; -0.007     ; 3.196      ;
; -2.163 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.199      ;
; -2.162 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[16] ; clock_27     ; clock_27    ; 1.000        ; -0.007     ; 3.191      ;
; -2.162 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.198      ;
; -2.161 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.195      ;
; -2.161 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.197      ;
; -2.159 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[18] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.190      ;
; -2.142 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[15] ; clock_27     ; clock_27    ; 1.000        ; -0.007     ; 3.171      ;
; -2.141 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.010     ; 3.167      ;
; -2.139 ; divisorClock:DClock|cnt[9]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.003     ; 3.172      ;
; -2.124 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.160      ;
; -2.123 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.159      ;
; -2.122 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.158      ;
; -2.121 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.155      ;
; -2.120 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[11] ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.154      ;
; -2.119 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[10] ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.153      ;
; -2.116 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.147      ;
; -2.114 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.148      ;
; -2.106 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.137      ;
; -2.105 ; divisorClock:DClock|cnt[9]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.141      ;
; -2.101 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.010     ; 3.127      ;
; -2.095 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[14] ; clock_27     ; clock_27    ; 1.000        ; -0.007     ; 3.124      ;
; -2.094 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.010     ; 3.120      ;
; -2.092 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[21] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.123      ;
; -2.090 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[12] ; clock_27     ; clock_27    ; 1.000        ; -0.007     ; 3.119      ;
; -2.085 ; divisorClock:DClock|cnt[9]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.008     ; 3.113      ;
; -2.084 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[18] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.115      ;
; -2.084 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.120      ;
; -2.083 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.119      ;
; -2.082 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.118      ;
; -2.079 ; divisorClock:DClock|cnt[8]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.110      ;
; -2.078 ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.114      ;
; -2.078 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[11] ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.112      ;
; -2.077 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.113      ;
; -2.077 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[10] ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.111      ;
; -2.076 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.112      ;
; -2.075 ; divisorClock:DClock|cnt[10] ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.003     ; 3.108      ;
; -2.075 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 3.111      ;
; -2.073 ; divisorClock:DClock|cnt[9]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.003     ; 3.106      ;
; -2.070 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[14] ; clock_27     ; clock_27    ; 1.000        ; -0.007     ; 3.099      ;
; -2.068 ; divisorClock:DClock|cnt[9]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.002      ; 3.106      ;
; -2.067 ; divisorClock:DClock|cnt[9]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.002      ; 3.105      ;
; -2.067 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[15] ; clock_27     ; clock_27    ; 1.000        ; -0.007     ; 3.096      ;
; -2.067 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[21] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.098      ;
; -2.066 ; divisorClock:DClock|cnt[9]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.002      ; 3.104      ;
; -2.065 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[12] ; clock_27     ; clock_27    ; 1.000        ; -0.007     ; 3.094      ;
; -2.058 ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.008     ; 3.086      ;
; -2.049 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[19] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.080      ;
; -2.046 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[11] ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.080      ;
; -2.045 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[10] ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.079      ;
; -2.041 ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.002      ; 3.079      ;
; -2.040 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.071      ;
; -2.040 ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.002      ; 3.078      ;
; -2.039 ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.002      ; 3.077      ;
; -2.037 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[16] ; clock_27     ; clock_27    ; 1.000        ; -0.007     ; 3.066      ;
; -2.028 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[11] ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.062      ;
; -2.027 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[13] ; clock_27     ; clock_27    ; 1.000        ; -0.007     ; 3.056      ;
; -2.027 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[10] ; clock_27     ; clock_27    ; 1.000        ; -0.002     ; 3.061      ;
; -2.021 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[20] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.052      ;
; -2.016 ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.003     ; 3.049      ;
; -2.013 ; divisorClock:DClock|cnt[8]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.005     ; 3.044      ;
; -2.009 ; divisorClock:DClock|cnt[10] ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.003     ; 3.042      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_27'                                                                                                                        ;
+--------+-----------------------------+-----------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------+-------------+--------------+------------+------------+
; -2.475 ; divisorClock:DClock|ax      ; divisorClock:DClock|ax      ; divisorClock:DClock|ax ; clock_27    ; 0.000        ; 2.616      ; 0.657      ;
; -1.975 ; divisorClock:DClock|ax      ; divisorClock:DClock|ax      ; divisorClock:DClock|ax ; clock_27    ; -0.500       ; 2.616      ; 0.657      ;
; 0.801  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[21] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[7]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[3]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.068      ;
; 0.835  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[17] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[4]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[20] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.104      ;
; 0.842  ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[2]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; divisorClock:DClock|cnt[8]  ; divisorClock:DClock|cnt[8]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.108      ;
; 0.846  ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[1]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.112      ;
; 0.924  ; divisorClock:DClock|cnt[23] ; divisorClock:DClock|cnt[23] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.190      ;
; 1.184  ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[8]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.450      ;
; 1.186  ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[1]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.452      ;
; 1.189  ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[7]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.455      ;
; 1.200  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[18] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.466      ;
; 1.224  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[21] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.490      ;
; 1.228  ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[3]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.494      ;
; 1.232  ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[2]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.498      ;
; 1.257  ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[2]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.523      ;
; 1.260  ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[8]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.526      ;
; 1.277  ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[4]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.543      ;
; 1.282  ; divisorClock:DClock|cnt[19] ; divisorClock:DClock|cnt[20] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.548      ;
; 1.286  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.550      ;
; 1.286  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.550      ;
; 1.288  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.552      ;
; 1.303  ; divisorClock:DClock|cnt[5]  ; divisorClock:DClock|cnt[7]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[3]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.569      ;
; 1.328  ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[3]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.594      ;
; 1.329  ; divisorClock:DClock|cnt[19] ; divisorClock:DClock|cnt[19] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.595      ;
; 1.334  ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[0]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.600      ;
; 1.343  ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[6]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.609      ;
; 1.349  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[20] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.615      ;
; 1.353  ; divisorClock:DClock|cnt[19] ; divisorClock:DClock|cnt[21] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.619      ;
; 1.360  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[19] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.626      ;
; 1.361  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[22] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.627      ;
; 1.365  ; divisorClock:DClock|cnt[16] ; divisorClock:DClock|cnt[17] ; clock_27               ; clock_27    ; 0.000        ; 0.002      ; 1.633      ;
; 1.365  ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[7]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.631      ;
; 1.369  ; divisorClock:DClock|cnt[22] ; divisorClock:DClock|cnt[22] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.635      ;
; 1.374  ; divisorClock:DClock|cnt[5]  ; divisorClock:DClock|cnt[8]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.640      ;
; 1.387  ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[4]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.653      ;
; 1.420  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[21] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.686      ;
; 1.423  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.687      ;
; 1.423  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.687      ;
; 1.425  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.689      ;
; 1.433  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[12] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.697      ;
; 1.433  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[16] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.697      ;
; 1.433  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.697      ;
; 1.433  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.697      ;
; 1.435  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.699      ;
; 1.436  ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[8]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.702      ;
; 1.442  ; divisorClock:DClock|cnt[15] ; divisorClock:DClock|cnt[17] ; clock_27               ; clock_27    ; 0.000        ; 0.002      ; 1.710      ;
; 1.451  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[20] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.717      ;
; 1.462  ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[4]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.728      ;
; 1.462  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[16] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.726      ;
; 1.463  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[12] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.727      ;
; 1.487  ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[4]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.753      ;
; 1.490  ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[7]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.756      ;
; 1.497  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[19] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.763      ;
; 1.498  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[22] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.764      ;
; 1.501  ; divisorClock:DClock|cnt[14] ; divisorClock:DClock|cnt[17] ; clock_27               ; clock_27    ; 0.000        ; 0.002      ; 1.769      ;
; 1.522  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[21] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.788      ;
; 1.524  ; divisorClock:DClock|cnt[16] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.790      ;
; 1.524  ; divisorClock:DClock|cnt[16] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.790      ;
; 1.526  ; divisorClock:DClock|cnt[16] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.792      ;
; 1.534  ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|cnt[11] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.800      ;
; 1.553  ; divisorClock:DClock|cnt[16] ; divisorClock:DClock|cnt[16] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.819      ;
; 1.554  ; divisorClock:DClock|cnt[5]  ; divisorClock:DClock|cnt[5]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.820      ;
; 1.554  ; divisorClock:DClock|cnt[16] ; divisorClock:DClock|cnt[12] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.820      ;
; 1.560  ; divisorClock:DClock|cnt[13] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.826      ;
; 1.561  ; divisorClock:DClock|cnt[22] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.825      ;
; 1.561  ; divisorClock:DClock|cnt[22] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.825      ;
; 1.561  ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[8]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.827      ;
; 1.563  ; divisorClock:DClock|cnt[22] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.827      ;
; 1.564  ; divisorClock:DClock|cnt[10] ; divisorClock:DClock|cnt[10] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.830      ;
; 1.564  ; divisorClock:DClock|cnt[14] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.830      ;
; 1.568  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[9]  ; clock_27               ; clock_27    ; 0.000        ; 0.003      ; 1.837      ;
; 1.568  ; divisorClock:DClock|cnt[13] ; divisorClock:DClock|cnt[17] ; clock_27               ; clock_27    ; 0.000        ; 0.002      ; 1.836      ;
; 1.570  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[12] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.834      ;
; 1.570  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[16] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.834      ;
; 1.574  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.838      ;
; 1.574  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.838      ;
; 1.576  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.840      ;
; 1.577  ; divisorClock:DClock|cnt[15] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.843      ;
; 1.591  ; divisorClock:DClock|cnt[13] ; divisorClock:DClock|cnt[16] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.857      ;
; 1.592  ; divisorClock:DClock|cnt[13] ; divisorClock:DClock|cnt[12] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.858      ;
; 1.600  ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[7]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.866      ;
; 1.603  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[16] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.867      ;
; 1.604  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[12] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.868      ;
; 1.614  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[18] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.880      ;
; 1.616  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[0]  ; clock_27               ; clock_27    ; 0.000        ; 0.005      ; 1.887      ;
; 1.616  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[6]  ; clock_27               ; clock_27    ; 0.000        ; 0.005      ; 1.887      ;
; 1.618  ; divisorClock:DClock|cnt[22] ; divisorClock:DClock|cnt[23] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.884      ;
; 1.622  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[5]  ; clock_27               ; clock_27    ; 0.000        ; 0.005      ; 1.893      ;
; 1.635  ; divisorClock:DClock|cnt[22] ; divisorClock:DClock|cnt[19] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.901      ;
; 1.636  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[23] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 1.902      ;
; 1.642  ; divisorClock:DClock|cnt[19] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.906      ;
; 1.642  ; divisorClock:DClock|cnt[19] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.906      ;
; 1.644  ; divisorClock:DClock|cnt[19] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 1.908      ;
; 1.648  ; divisorClock:DClock|cnt[12] ; divisorClock:DClock|cnt[17] ; clock_27               ; clock_27    ; 0.000        ; 0.002      ; 1.916      ;
+--------+-----------------------------+-----------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divisorClock:DClock|ax'                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                  ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.391 ; contador6Bits:Contador|ffjk:Q0|qS                                         ; contador6Bits:Contador|ffjk:Q0|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; contador6Bits:Contador|ffjk:Q1|qS                                         ; contador6Bits:Contador|ffjk:Q1|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; contador6Bits:Contador|ffjk:Q2|qS                                         ; contador6Bits:Contador|ffjk:Q2|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; contador6Bits:Contador|ffjk:Q3|qS                                         ; contador6Bits:Contador|ffjk:Q3|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; contador6Bits:Contador|ffjk:Q4|qS                                         ; contador6Bits:Contador|ffjk:Q4|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; contador6Bits:Contador|ffjk:Q5|qS                                         ; contador6Bits:Contador|ffjk:Q5|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita         ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.565 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.831      ;
; 0.569 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.835      ;
; 0.573 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.839      ;
; 0.584 ; contador6Bits:Contador|ffjk:Q0|qS                                         ; contador6Bits:Contador|ffjk:Q2|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.850      ;
; 0.587 ; contador6Bits:Contador|ffjk:Q3|qS                                         ; contador6Bits:Contador|ffjk:Q5|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.853      ;
; 0.590 ; contador6Bits:Contador|ffjk:Q3|qS                                         ; contador6Bits:Contador|ffjk:Q4|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.856      ;
; 0.808 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start           ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura                                      ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.074      ;
; 0.825 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.091      ;
; 0.844 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.110      ;
; 0.860 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.126      ;
; 0.862 ; contador6Bits:Contador|ffjk:Q0|qS                                         ; contador6Bits:Contador|ffjk:Q1|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.128      ;
; 0.862 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.128      ;
; 0.866 ; contador6Bits:Contador|ffjk:Q1|qS                                         ; contador6Bits:Contador|ffjk:Q2|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.132      ;
; 0.892 ; contador6Bits:Contador|ffjk:Q4|qS                                         ; contador6Bits:Contador|ffjk:Q5|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.158      ;
; 0.897 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.163      ;
; 0.910 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.176      ;
; 0.930 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura         ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura                                      ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.196      ;
; 0.990 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.256      ;
; 1.012 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.278      ;
; 1.046 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.312      ;
; 1.205 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura         ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.471      ;
; 1.247 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.513      ;
; 1.255 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.521      ;
; 1.300 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita         ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_escrita                                      ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.008      ; 1.574      ;
; 1.311 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 1.576      ;
; 1.322 ; contador6Bits:Contador|ffjk:Q1|qS                                         ; contador6Bits:Contador|ffjk:Q3|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.004      ; 1.592      ;
; 1.361 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_escrita       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.028     ; 1.599      ;
; 1.426 ; contador6Bits:Contador|ffjk:Q0|qS                                         ; contador6Bits:Contador|ffjk:Q3|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.004      ; 1.696      ;
; 1.433 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 1.698      ;
; 1.487 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 1.774      ;
; 1.491 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 1.778      ;
; 1.492 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 1.779      ;
; 1.573 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 1.838      ;
; 1.585 ; contador6Bits:Contador|ffjk:Q2|qS                                         ; contador6Bits:Contador|ffjk:Q3|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.004      ; 1.855      ;
; 1.596 ; contador6Bits:Contador|ffjk:Q1|qS                                         ; contador6Bits:Contador|ffjk:Q4|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.004      ; 1.866      ;
; 1.596 ; contador6Bits:Contador|ffjk:Q1|qS                                         ; contador6Bits:Contador|ffjk:Q5|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.004      ; 1.866      ;
; 1.659 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 1.923      ;
; 1.659 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 1.923      ;
; 1.659 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 1.923      ;
; 1.659 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[4]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 1.923      ;
; 1.700 ; contador6Bits:Contador|ffjk:Q0|qS                                         ; contador6Bits:Contador|ffjk:Q4|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.004      ; 1.970      ;
; 1.700 ; contador6Bits:Contador|ffjk:Q0|qS                                         ; contador6Bits:Contador|ffjk:Q5|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.004      ; 1.970      ;
; 1.770 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura                                      ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 2.036      ;
; 1.806 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 2.071      ;
; 1.817 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 2.081      ;
; 1.817 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 2.081      ;
; 1.817 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 2.081      ;
; 1.817 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[4]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 2.081      ;
; 1.827 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 2.093      ;
; 1.859 ; contador6Bits:Contador|ffjk:Q2|qS                                         ; contador6Bits:Contador|ffjk:Q4|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.004      ; 2.129      ;
; 1.859 ; contador6Bits:Contador|ffjk:Q2|qS                                         ; contador6Bits:Contador|ffjk:Q5|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.004      ; 2.129      ;
; 1.888 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 2.152      ;
; 1.888 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 2.152      ;
; 1.888 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 2.152      ;
; 1.888 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[4]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 2.152      ;
; 1.938 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.199      ;
; 1.938 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.199      ;
; 1.938 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.199      ;
; 1.938 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.199      ;
; 1.938 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.199      ;
; 1.938 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[4]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.199      ;
; 1.938 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[0]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.199      ;
; 1.945 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.020      ; 2.231      ;
; 1.970 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.003     ; 2.233      ;
; 1.970 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.003     ; 2.233      ;
; 1.970 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.003     ; 2.233      ;
; 1.973 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.003     ; 2.236      ;
; 1.973 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.003     ; 2.236      ;
; 1.973 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.003     ; 2.236      ;
; 1.973 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[4]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.003     ; 2.236      ;
; 1.979 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.007     ; 2.238      ;
; 1.979 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.007     ; 2.238      ;
; 1.979 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.007     ; 2.238      ;
; 1.979 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.007     ; 2.238      ;
; 1.979 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.007     ; 2.238      ;
; 1.979 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.007     ; 2.238      ;
; 1.980 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.007     ; 2.239      ;
; 1.980 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.007     ; 2.239      ;
; 2.025 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.286      ;
; 2.025 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.286      ;
; 2.025 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.286      ;
; 2.025 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.286      ;
; 2.025 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.286      ;
; 2.025 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[4]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.286      ;
; 2.025 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[0]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.005     ; 2.286      ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'divisorClock:DClock|ax'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                  ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.021      ; 2.782      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.020      ; 2.781      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.021      ; 2.782      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.020      ; 2.781      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.021      ; 2.782      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.020      ; 2.781      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.020      ; 2.781      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.020      ; 2.781      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.023      ; 2.784      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 2.783      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 2.780      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.023      ; 2.784      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.015      ; 2.776      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.015      ; 2.776      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 2.779      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.023      ; 2.784      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.026      ; 2.787      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.012      ; 2.773      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.012      ; 2.773      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.026      ; 2.787      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 2.783      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 2.777      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 2.777      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 2.783      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.025      ; 2.786      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.017      ; 2.778      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.026      ; 2.787      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.025      ; 2.786      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 2.774      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.025      ; 2.786      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.025      ; 2.786      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 2.779      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 2.780      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 2.780      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.012      ; 2.773      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 2.783      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 2.780      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.023      ; 2.784      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.026      ; 2.787      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 2.780      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 2.774      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.017      ; 2.778      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.017      ; 2.778      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 2.774      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.015      ; 2.776      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.015      ; 2.776      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 2.779      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.026      ; 2.787      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.012      ; 2.773      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 2.783      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 2.783      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.026      ; 2.787      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 2.777      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 2.783      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 2.777      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 2.780      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.015      ; 2.776      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 2.774      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.025      ; 2.786      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 2.783      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.023      ; 2.784      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.015      ; 2.776      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.026      ; 2.787      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 2.777      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 2.780      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 2.780      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.012      ; 2.773      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 2.777      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.023      ; 2.784      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.026      ; 2.787      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.026      ; 2.787      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 2.780      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.023      ; 2.784      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 2.774      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.017      ; 2.778      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.023      ; 2.784      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.015      ; 2.776      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.015      ; 2.776      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 2.780      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.026      ; 2.787      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.026      ; 2.787      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.012      ; 2.773      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.012      ; 2.773      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.026      ; 2.787      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 2.783      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 2.777      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 2.777      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 2.783      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.025      ; 2.786      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 2.783      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.026      ; 2.787      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.025      ; 2.786      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 2.783      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.025      ; 2.786      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.025      ; 2.786      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 2.783      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 2.780      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 2.780      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.012      ; 2.773      ;
; -1.725 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 2.777      ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'divisorClock:DClock|ax'                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                  ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 2.782      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.020      ; 2.781      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 2.782      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.020      ; 2.781      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 2.782      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.020      ; 2.781      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.020      ; 2.781      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.020      ; 2.781      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.023      ; 2.784      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 2.783      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 2.780      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.023      ; 2.784      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.015      ; 2.776      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.015      ; 2.776      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 2.779      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.023      ; 2.784      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.026      ; 2.787      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.012      ; 2.773      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.012      ; 2.773      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.026      ; 2.787      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 2.783      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 2.777      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 2.777      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 2.783      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.017      ; 2.778      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.026      ; 2.787      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 2.774      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 2.779      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 2.780      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 2.780      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.012      ; 2.773      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 2.783      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 2.780      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.023      ; 2.784      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.026      ; 2.787      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 2.780      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 2.774      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.017      ; 2.778      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.017      ; 2.778      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 2.774      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.015      ; 2.776      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.015      ; 2.776      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 2.779      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.026      ; 2.787      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.012      ; 2.773      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 2.783      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 2.783      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.026      ; 2.787      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 2.777      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 2.783      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 2.777      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 2.780      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.015      ; 2.776      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 2.774      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 2.783      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.023      ; 2.784      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.015      ; 2.776      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.026      ; 2.787      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 2.777      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 2.780      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 2.780      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.012      ; 2.773      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 2.777      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.023      ; 2.784      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.026      ; 2.787      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.026      ; 2.787      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 2.780      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.023      ; 2.784      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 2.774      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.017      ; 2.778      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.023      ; 2.784      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.015      ; 2.776      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.015      ; 2.776      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 2.780      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.026      ; 2.787      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.026      ; 2.787      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.012      ; 2.773      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.012      ; 2.773      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.026      ; 2.787      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 2.783      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 2.777      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 2.777      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 2.783      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 2.783      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.026      ; 2.787      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 2.783      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 2.783      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 2.780      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 2.780      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.012      ; 2.773      ;
; 2.495 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 2.777      ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divisorClock:DClock|ax'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q0|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q0|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q1|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q1|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q2|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q2|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q3|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q3|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q4|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q4|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q5|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q5|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_escrita                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_escrita                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]    ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_27'                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock_27 ; Rise       ; clock_27                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|ax      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|ax      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|ax|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|ax|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[9]|clk           ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; SW0       ; divisorClock:DClock|ax ; 2.931 ; 2.931 ; Rise       ; divisorClock:DClock|ax ;
; SW1       ; divisorClock:DClock|ax ; 2.134 ; 2.134 ; Rise       ; divisorClock:DClock|ax ;
+-----------+------------------------+-------+-------+------------+------------------------+


+--------------------------------------------------------------------------------------------+
; Hold Times                                                                                 ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; SW0       ; divisorClock:DClock|ax ; -0.812 ; -0.812 ; Rise       ; divisorClock:DClock|ax ;
; SW1       ; divisorClock:DClock|ax ; -0.744 ; -0.744 ; Rise       ; divisorClock:DClock|ax ;
+-----------+------------------------+--------+--------+------------+------------------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+------------------+------------------------+--------+--------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+--------+--------+------------+------------------------+
; LEDR0            ; divisorClock:DClock|ax ; 10.697 ; 10.697 ; Rise       ; divisorClock:DClock|ax ;
; LEDR1            ; divisorClock:DClock|ax ; 10.179 ; 10.179 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX0[*]       ; divisorClock:DClock|ax ; 21.495 ; 21.495 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[0]      ; divisorClock:DClock|ax ; 21.205 ; 21.205 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[1]      ; divisorClock:DClock|ax ; 21.225 ; 21.225 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[2]      ; divisorClock:DClock|ax ; 21.192 ; 21.192 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[3]      ; divisorClock:DClock|ax ; 21.457 ; 21.457 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[4]      ; divisorClock:DClock|ax ; 21.495 ; 21.495 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[5]      ; divisorClock:DClock|ax ; 21.445 ; 21.445 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[6]      ; divisorClock:DClock|ax ; 21.448 ; 21.448 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX1[*]       ; divisorClock:DClock|ax ; 24.739 ; 24.739 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[0]      ; divisorClock:DClock|ax ; 24.739 ; 24.739 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[1]      ; divisorClock:DClock|ax ; 24.706 ; 24.706 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[2]      ; divisorClock:DClock|ax ; 24.301 ; 24.301 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[3]      ; divisorClock:DClock|ax ; 24.252 ; 24.252 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[4]      ; divisorClock:DClock|ax ; 24.327 ; 24.327 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[5]      ; divisorClock:DClock|ax ; 24.537 ; 24.537 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[6]      ; divisorClock:DClock|ax ; 24.495 ; 24.495 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX2[*]       ; divisorClock:DClock|ax ; 24.872 ; 24.872 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[0]      ; divisorClock:DClock|ax ; 24.828 ; 24.828 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[1]      ; divisorClock:DClock|ax ; 24.562 ; 24.562 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[2]      ; divisorClock:DClock|ax ; 24.562 ; 24.562 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[3]      ; divisorClock:DClock|ax ; 24.616 ; 24.616 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[4]      ; divisorClock:DClock|ax ; 24.829 ; 24.829 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[5]      ; divisorClock:DClock|ax ; 24.872 ; 24.872 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[6]      ; divisorClock:DClock|ax ; 24.863 ; 24.863 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX3[*]       ; divisorClock:DClock|ax ; 24.970 ; 24.970 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[0]      ; divisorClock:DClock|ax ; 24.912 ; 24.912 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[1]      ; divisorClock:DClock|ax ; 24.752 ; 24.752 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[2]      ; divisorClock:DClock|ax ; 24.945 ; 24.945 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[3]      ; divisorClock:DClock|ax ; 24.946 ; 24.946 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[4]      ; divisorClock:DClock|ax ; 24.964 ; 24.964 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[5]      ; divisorClock:DClock|ax ; 24.970 ; 24.970 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[6]      ; divisorClock:DClock|ax ; 24.931 ; 24.931 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX4[*]       ; divisorClock:DClock|ax ; 8.820  ; 8.820  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[0]      ; divisorClock:DClock|ax ; 8.514  ; 8.514  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[1]      ; divisorClock:DClock|ax ; 8.521  ; 8.521  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[2]      ; divisorClock:DClock|ax ; 8.530  ; 8.530  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[3]      ; divisorClock:DClock|ax ; 8.671  ; 8.671  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[4]      ; divisorClock:DClock|ax ; 8.811  ; 8.811  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[5]      ; divisorClock:DClock|ax ; 8.810  ; 8.810  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[6]      ; divisorClock:DClock|ax ; 8.820  ; 8.820  ; Rise       ; divisorClock:DClock|ax ;
; P02HEX5[*]       ; divisorClock:DClock|ax ; 9.003  ; 9.003  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[0]      ; divisorClock:DClock|ax ; 9.003  ; 9.003  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[1]      ; divisorClock:DClock|ax ; 7.835  ; 7.835  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[2]      ; divisorClock:DClock|ax ; 8.088  ; 8.088  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[3]      ; divisorClock:DClock|ax ; 8.850  ; 8.850  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[4]      ; divisorClock:DClock|ax ; 8.818  ; 8.818  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[5]      ; divisorClock:DClock|ax ; 8.831  ; 8.831  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[6]      ; divisorClock:DClock|ax ; 7.332  ; 7.332  ; Rise       ; divisorClock:DClock|ax ;
; est_maq_fifo[*]  ; divisorClock:DClock|ax ; 8.175  ; 8.175  ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[0] ; divisorClock:DClock|ax ; 7.745  ; 7.745  ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[1] ; divisorClock:DClock|ax ; 8.175  ; 8.175  ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[2] ; divisorClock:DClock|ax ; 6.564  ; 6.564  ; Rise       ; divisorClock:DClock|ax ;
+------------------+------------------------+--------+--------+------------+------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                     ;
+------------------+------------------------+--------+--------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+--------+--------+------------+------------------------+
; LEDR0            ; divisorClock:DClock|ax ; 9.439  ; 9.439  ; Rise       ; divisorClock:DClock|ax ;
; LEDR1            ; divisorClock:DClock|ax ; 8.118  ; 8.118  ; Rise       ; divisorClock:DClock|ax ;
; P02HEX0[*]       ; divisorClock:DClock|ax ; 8.261  ; 8.261  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[0]      ; divisorClock:DClock|ax ; 8.438  ; 8.438  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[1]      ; divisorClock:DClock|ax ; 8.261  ; 8.261  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[2]      ; divisorClock:DClock|ax ; 8.426  ; 8.426  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[3]      ; divisorClock:DClock|ax ; 8.691  ; 8.691  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[4]      ; divisorClock:DClock|ax ; 8.540  ; 8.540  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[5]      ; divisorClock:DClock|ax ; 8.678  ; 8.678  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[6]      ; divisorClock:DClock|ax ; 8.682  ; 8.682  ; Rise       ; divisorClock:DClock|ax ;
; P02HEX1[*]       ; divisorClock:DClock|ax ; 12.678 ; 12.678 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[0]      ; divisorClock:DClock|ax ; 13.165 ; 13.165 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[1]      ; divisorClock:DClock|ax ; 13.132 ; 13.132 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[2]      ; divisorClock:DClock|ax ; 12.727 ; 12.727 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[3]      ; divisorClock:DClock|ax ; 12.678 ; 12.678 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[4]      ; divisorClock:DClock|ax ; 12.753 ; 12.753 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[5]      ; divisorClock:DClock|ax ; 12.963 ; 12.963 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[6]      ; divisorClock:DClock|ax ; 12.921 ; 12.921 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX2[*]       ; divisorClock:DClock|ax ; 12.873 ; 12.873 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[0]      ; divisorClock:DClock|ax ; 13.141 ; 13.141 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[1]      ; divisorClock:DClock|ax ; 13.164 ; 13.164 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[2]      ; divisorClock:DClock|ax ; 12.873 ; 12.873 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[3]      ; divisorClock:DClock|ax ; 12.930 ; 12.930 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[4]      ; divisorClock:DClock|ax ; 13.434 ; 13.434 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[5]      ; divisorClock:DClock|ax ; 13.186 ; 13.186 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[6]      ; divisorClock:DClock|ax ; 13.177 ; 13.177 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX3[*]       ; divisorClock:DClock|ax ; 12.513 ; 12.513 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[0]      ; divisorClock:DClock|ax ; 12.513 ; 12.513 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[1]      ; divisorClock:DClock|ax ; 12.863 ; 12.863 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[2]      ; divisorClock:DClock|ax ; 12.542 ; 12.542 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[3]      ; divisorClock:DClock|ax ; 12.546 ; 12.546 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[4]      ; divisorClock:DClock|ax ; 12.563 ; 12.563 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[5]      ; divisorClock:DClock|ax ; 12.571 ; 12.571 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[6]      ; divisorClock:DClock|ax ; 12.532 ; 12.532 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX4[*]       ; divisorClock:DClock|ax ; 6.541  ; 6.541  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[0]      ; divisorClock:DClock|ax ; 6.541  ; 6.541  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[1]      ; divisorClock:DClock|ax ; 6.545  ; 6.545  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[2]      ; divisorClock:DClock|ax ; 6.555  ; 6.555  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[3]      ; divisorClock:DClock|ax ; 6.698  ; 6.698  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[4]      ; divisorClock:DClock|ax ; 6.826  ; 6.826  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[5]      ; divisorClock:DClock|ax ; 6.838  ; 6.838  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[6]      ; divisorClock:DClock|ax ; 6.848  ; 6.848  ; Rise       ; divisorClock:DClock|ax ;
; P02HEX5[*]       ; divisorClock:DClock|ax ; 7.213  ; 7.213  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[0]      ; divisorClock:DClock|ax ; 7.816  ; 7.816  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[1]      ; divisorClock:DClock|ax ; 7.316  ; 7.316  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[2]      ; divisorClock:DClock|ax ; 7.291  ; 7.291  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[3]      ; divisorClock:DClock|ax ; 7.657  ; 7.657  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[4]      ; divisorClock:DClock|ax ; 7.625  ; 7.625  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[5]      ; divisorClock:DClock|ax ; 7.634  ; 7.634  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[6]      ; divisorClock:DClock|ax ; 7.213  ; 7.213  ; Rise       ; divisorClock:DClock|ax ;
; est_maq_fifo[*]  ; divisorClock:DClock|ax ; 6.564  ; 6.564  ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[0] ; divisorClock:DClock|ax ; 6.959  ; 6.959  ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[1] ; divisorClock:DClock|ax ; 7.425  ; 7.425  ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[2] ; divisorClock:DClock|ax ; 6.564  ; 6.564  ; Rise       ; divisorClock:DClock|ax ;
+------------------+------------------------+--------+--------+------------+------------------------+


+-------------------------------------------------+
; Fast Model Setup Summary                        ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; divisorClock:DClock|ax ; -1.948 ; -344.647      ;
; clock_27               ; -0.767 ; -9.388        ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Hold Summary                         ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clock_27               ; -1.526 ; -1.526        ;
; divisorClock:DClock|ax ; 0.215  ; 0.000         ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Recovery Summary                     ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; divisorClock:DClock|ax ; -0.620 ; -133.920      ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Fast Model Removal Summary                     ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; divisorClock:DClock|ax ; 1.500 ; 0.000         ;
+------------------------+-------+---------------+


+-------------------------------------------------+
; Fast Model Minimum Pulse Width Summary          ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; divisorClock:DClock|ax ; -1.423 ; -244.076      ;
; clock_27               ; -1.380 ; -26.380       ;
+------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divisorClock:DClock|ax'                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.948 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.075     ; 2.905      ;
; -1.948 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.075     ; 2.905      ;
; -1.948 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.075     ; 2.905      ;
; -1.948 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.075     ; 2.905      ;
; -1.948 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.075     ; 2.905      ;
; -1.948 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.075     ; 2.905      ;
; -1.886 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.853      ;
; -1.886 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.853      ;
; -1.886 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.853      ;
; -1.886 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.853      ;
; -1.886 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.853      ;
; -1.886 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.853      ;
; -1.834 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.805      ;
; -1.834 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.805      ;
; -1.834 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.805      ;
; -1.834 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.805      ;
; -1.834 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.805      ;
; -1.834 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.805      ;
; -1.825 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.070     ; 2.787      ;
; -1.825 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.070     ; 2.787      ;
; -1.825 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.070     ; 2.787      ;
; -1.825 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.070     ; 2.787      ;
; -1.825 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.070     ; 2.787      ;
; -1.825 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.070     ; 2.787      ;
; -1.800 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.771      ;
; -1.800 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.771      ;
; -1.800 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.771      ;
; -1.800 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.771      ;
; -1.800 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.771      ;
; -1.800 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.771      ;
; -1.800 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.771      ;
; -1.800 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.771      ;
; -1.800 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.771      ;
; -1.800 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.771      ;
; -1.800 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.771      ;
; -1.800 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.061     ; 2.771      ;
; -1.787 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.752      ;
; -1.787 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.752      ;
; -1.787 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.752      ;
; -1.787 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.752      ;
; -1.787 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.752      ;
; -1.787 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.752      ;
; -1.786 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.751      ;
; -1.786 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.751      ;
; -1.786 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.751      ;
; -1.786 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.751      ;
; -1.786 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.751      ;
; -1.786 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.751      ;
; -1.769 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.734      ;
; -1.769 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.734      ;
; -1.769 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.734      ;
; -1.769 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.734      ;
; -1.769 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.734      ;
; -1.769 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.734      ;
; -1.768 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.735      ;
; -1.768 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.735      ;
; -1.768 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.735      ;
; -1.768 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.735      ;
; -1.768 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.735      ;
; -1.768 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.735      ;
; -1.767 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.734      ;
; -1.767 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.734      ;
; -1.767 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.734      ;
; -1.767 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.734      ;
; -1.767 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.734      ;
; -1.767 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.734      ;
; -1.766 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.731      ;
; -1.766 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.731      ;
; -1.766 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.731      ;
; -1.766 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.731      ;
; -1.766 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.731      ;
; -1.766 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.731      ;
; -1.762 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 2.732      ;
; -1.762 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 2.732      ;
; -1.762 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 2.732      ;
; -1.762 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 2.732      ;
; -1.762 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 2.732      ;
; -1.762 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 2.732      ;
; -1.760 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 2.730      ;
; -1.760 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 2.730      ;
; -1.760 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 2.730      ;
; -1.760 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 2.730      ;
; -1.760 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 2.730      ;
; -1.760 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[5]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.062     ; 2.730      ;
; -1.758 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.723      ;
; -1.758 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[0]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.725      ;
; -1.758 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.723      ;
; -1.758 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.723      ;
; -1.758 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.723      ;
; -1.758 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.723      ;
; -1.758 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.723      ;
; -1.758 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[0]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.725      ;
; -1.758 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[0]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.725      ;
; -1.758 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[0]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.725      ;
; -1.758 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[0]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.725      ;
; -1.758 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[0]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.065     ; 2.725      ;
; -1.757 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.722      ;
; -1.757 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.722      ;
; -1.757 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.722      ;
; -1.757 ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; -0.067     ; 2.722      ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_27'                                                                                                             ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -0.767 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.795      ;
; -0.751 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.779      ;
; -0.724 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.752      ;
; -0.716 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.744      ;
; -0.708 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.736      ;
; -0.673 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.701      ;
; -0.660 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.688      ;
; -0.617 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.645      ;
; -0.599 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[19] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.627      ;
; -0.586 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[16] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.612      ;
; -0.583 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.611      ;
; -0.583 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[19] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.611      ;
; -0.570 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[16] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.596      ;
; -0.556 ; divisorClock:DClock|cnt[5]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.584      ;
; -0.548 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[19] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.576      ;
; -0.540 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.568      ;
; -0.535 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[16] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.561      ;
; -0.513 ; divisorClock:DClock|cnt[5]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.541      ;
; -0.502 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.530      ;
; -0.498 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.009     ; 1.521      ;
; -0.492 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[19] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.520      ;
; -0.491 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[21] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.519      ;
; -0.491 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[18] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.519      ;
; -0.486 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.001     ; 1.517      ;
; -0.484 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.009     ; 1.507      ;
; -0.479 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[16] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.505      ;
; -0.475 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[21] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.503      ;
; -0.475 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[18] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.503      ;
; -0.474 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[15] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.500      ;
; -0.472 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.504      ;
; -0.472 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.504      ;
; -0.472 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.001     ; 1.503      ;
; -0.471 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.503      ;
; -0.471 ; divisorClock:DClock|cnt[9]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.003     ; 1.500      ;
; -0.469 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.009     ; 1.492      ;
; -0.469 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.009     ; 1.492      ;
; -0.462 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.490      ;
; -0.459 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.487      ;
; -0.458 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[15] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.484      ;
; -0.458 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.490      ;
; -0.458 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.490      ;
; -0.457 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.001     ; 1.488      ;
; -0.457 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.001     ; 1.488      ;
; -0.457 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.489      ;
; -0.456 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[20] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.484      ;
; -0.449 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[12] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.475      ;
; -0.445 ; divisorClock:DClock|cnt[8]  ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.473      ;
; -0.443 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.475      ;
; -0.443 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.475      ;
; -0.443 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.475      ;
; -0.443 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.475      ;
; -0.442 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.474      ;
; -0.442 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.474      ;
; -0.440 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[21] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.468      ;
; -0.440 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[18] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.468      ;
; -0.440 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[20] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.468      ;
; -0.439 ; divisorClock:DClock|cnt[10] ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.003     ; 1.468      ;
; -0.437 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[14] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.463      ;
; -0.433 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[12] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.459      ;
; -0.428 ; divisorClock:DClock|cnt[9]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.003     ; 1.457      ;
; -0.427 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.009     ; 1.450      ;
; -0.423 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[15] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.449      ;
; -0.422 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.009     ; 1.445      ;
; -0.421 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[14] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.447      ;
; -0.419 ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.447      ;
; -0.415 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[19] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.443      ;
; -0.415 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.001     ; 1.446      ;
; -0.410 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.001     ; 1.441      ;
; -0.409 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[11] ; clock_27     ; clock_27    ; 1.000        ; -0.001     ; 1.440      ;
; -0.409 ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.008     ; 1.433      ;
; -0.408 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[10] ; clock_27     ; clock_27    ; 1.000        ; -0.001     ; 1.439      ;
; -0.407 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.009     ; 1.430      ;
; -0.406 ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[13] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.432      ;
; -0.406 ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|cnt[22] ; clock_27     ; clock_27    ; 1.000        ; -0.003     ; 1.435      ;
; -0.405 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[20] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.433      ;
; -0.402 ; divisorClock:DClock|cnt[8]  ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.430      ;
; -0.402 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[16] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.428      ;
; -0.401 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.433      ;
; -0.401 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.433      ;
; -0.400 ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.432      ;
; -0.398 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[12] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.424      ;
; -0.397 ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; divisorClock:DClock|cnt[9]  ; divisorClock:DClock|ax      ; clock_27     ; clock_27    ; 1.000        ; -0.008     ; 1.421      ;
; -0.396 ; divisorClock:DClock|cnt[10] ; divisorClock:DClock|cnt[23] ; clock_27     ; clock_27    ; 1.000        ; -0.003     ; 1.425      ;
; -0.396 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.428      ;
; -0.396 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.428      ;
; -0.395 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; -0.001     ; 1.426      ;
; -0.395 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.427      ;
; -0.395 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[11] ; clock_27     ; clock_27    ; 1.000        ; -0.001     ; 1.426      ;
; -0.394 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[10] ; clock_27     ; clock_27    ; 1.000        ; -0.001     ; 1.425      ;
; -0.390 ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[13] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.416      ;
; -0.388 ; divisorClock:DClock|cnt[5]  ; divisorClock:DClock|cnt[19] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.416      ;
; -0.386 ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[14] ; clock_27     ; clock_27    ; 1.000        ; -0.006     ; 1.412      ;
; -0.385 ; divisorClock:DClock|cnt[9]  ; divisorClock:DClock|cnt[9]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.417      ;
; -0.384 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[21] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.412      ;
; -0.384 ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[18] ; clock_27     ; clock_27    ; 1.000        ; -0.004     ; 1.412      ;
; -0.383 ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.001      ; 1.416      ;
; -0.383 ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|cnt[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.001      ; 1.416      ;
; -0.382 ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|cnt[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.001      ; 1.415      ;
; -0.381 ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[0]  ; clock_27     ; clock_27    ; 1.000        ; 0.000      ; 1.413      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_27'                                                                                                                        ;
+--------+-----------------------------+-----------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------+-------------+--------------+------------+------------+
; -1.526 ; divisorClock:DClock|ax      ; divisorClock:DClock|ax      ; divisorClock:DClock|ax ; clock_27    ; 0.000        ; 1.600      ; 0.367      ;
; -1.026 ; divisorClock:DClock|ax      ; divisorClock:DClock|ax      ; divisorClock:DClock|ax ; clock_27    ; -0.500       ; 1.600      ; 0.367      ;
; 0.358  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[21] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[7]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.510      ;
; 0.361  ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[3]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.369  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[17] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[20] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[4]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; divisorClock:DClock|cnt[8]  ; divisorClock:DClock|cnt[8]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[1]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[2]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.528      ;
; 0.406  ; divisorClock:DClock|cnt[23] ; divisorClock:DClock|cnt[23] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.558      ;
; 0.496  ; divisorClock:DClock|cnt[7]  ; divisorClock:DClock|cnt[8]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[1]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.649      ;
; 0.501  ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[7]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.653      ;
; 0.511  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[21] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.663      ;
; 0.516  ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[3]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[2]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.668      ;
; 0.526  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[18] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.678      ;
; 0.532  ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[2]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.684      ;
; 0.536  ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[8]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.688      ;
; 0.551  ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[3]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.703      ;
; 0.554  ; divisorClock:DClock|cnt[19] ; divisorClock:DClock|cnt[20] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.706      ;
; 0.554  ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[4]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; divisorClock:DClock|cnt[5]  ; divisorClock:DClock|cnt[7]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.707      ;
; 0.563  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.713      ;
; 0.563  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.713      ;
; 0.565  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.715      ;
; 0.567  ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[3]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.719      ;
; 0.576  ; divisorClock:DClock|cnt[16] ; divisorClock:DClock|cnt[17] ; clock_27               ; clock_27    ; 0.000        ; 0.002      ; 0.730      ;
; 0.582  ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[7]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.734      ;
; 0.589  ; divisorClock:DClock|cnt[19] ; divisorClock:DClock|cnt[21] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.741      ;
; 0.590  ; divisorClock:DClock|cnt[5]  ; divisorClock:DClock|cnt[8]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.742      ;
; 0.594  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[20] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.746      ;
; 0.598  ; divisorClock:DClock|cnt[19] ; divisorClock:DClock|cnt[19] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.750      ;
; 0.601  ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[0]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.753      ;
; 0.606  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[22] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.758      ;
; 0.607  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[19] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.759      ;
; 0.610  ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[4]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.762      ;
; 0.611  ; divisorClock:DClock|cnt[6]  ; divisorClock:DClock|cnt[6]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.763      ;
; 0.613  ; divisorClock:DClock|cnt[22] ; divisorClock:DClock|cnt[22] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.765      ;
; 0.616  ; divisorClock:DClock|cnt[15] ; divisorClock:DClock|cnt[17] ; clock_27               ; clock_27    ; 0.000        ; 0.002      ; 0.770      ;
; 0.617  ; divisorClock:DClock|cnt[4]  ; divisorClock:DClock|cnt[8]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.769      ;
; 0.620  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.770      ;
; 0.620  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.770      ;
; 0.622  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.772      ;
; 0.629  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[21] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.781      ;
; 0.636  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[16] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.786      ;
; 0.637  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[12] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.787      ;
; 0.638  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.788      ;
; 0.638  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.788      ;
; 0.638  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[20] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.790      ;
; 0.640  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.790      ;
; 0.642  ; divisorClock:DClock|cnt[14] ; divisorClock:DClock|cnt[17] ; clock_27               ; clock_27    ; 0.000        ; 0.002      ; 0.796      ;
; 0.642  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[16] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.792      ;
; 0.643  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[12] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.793      ;
; 0.645  ; divisorClock:DClock|cnt[1]  ; divisorClock:DClock|cnt[4]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.797      ;
; 0.659  ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[7]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.811      ;
; 0.661  ; divisorClock:DClock|cnt[0]  ; divisorClock:DClock|cnt[4]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.813      ;
; 0.663  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[22] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.815      ;
; 0.664  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[19] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.816      ;
; 0.673  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[18] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.825      ;
; 0.673  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[21] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.825      ;
; 0.675  ; divisorClock:DClock|cnt[22] ; divisorClock:DClock|cnt[23] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.827      ;
; 0.681  ; divisorClock:DClock|cnt[13] ; divisorClock:DClock|cnt[17] ; clock_27               ; clock_27    ; 0.000        ; 0.002      ; 0.835      ;
; 0.684  ; divisorClock:DClock|cnt[14] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.836      ;
; 0.685  ; divisorClock:DClock|cnt[22] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.835      ;
; 0.685  ; divisorClock:DClock|cnt[22] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.835      ;
; 0.686  ; divisorClock:DClock|cnt[10] ; divisorClock:DClock|cnt[10] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.838      ;
; 0.686  ; divisorClock:DClock|cnt[11] ; divisorClock:DClock|cnt[11] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.838      ;
; 0.687  ; divisorClock:DClock|cnt[22] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.837      ;
; 0.690  ; divisorClock:DClock|cnt[13] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.842      ;
; 0.691  ; divisorClock:DClock|cnt[16] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.843      ;
; 0.691  ; divisorClock:DClock|cnt[16] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.843      ;
; 0.693  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[16] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.843      ;
; 0.693  ; divisorClock:DClock|cnt[16] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.845      ;
; 0.694  ; divisorClock:DClock|cnt[3]  ; divisorClock:DClock|cnt[8]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.846      ;
; 0.694  ; divisorClock:DClock|cnt[20] ; divisorClock:DClock|cnt[12] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.844      ;
; 0.694  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[14] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.844      ;
; 0.694  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.844      ;
; 0.694  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[23] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.846      ;
; 0.695  ; divisorClock:DClock|cnt[15] ; divisorClock:DClock|cnt[15] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.847      ;
; 0.695  ; divisorClock:DClock|cnt[16] ; divisorClock:DClock|cnt[16] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.847      ;
; 0.696  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[13] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.846      ;
; 0.696  ; divisorClock:DClock|cnt[16] ; divisorClock:DClock|cnt[12] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.848      ;
; 0.698  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[16] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.848      ;
; 0.699  ; divisorClock:DClock|cnt[17] ; divisorClock:DClock|cnt[12] ; clock_27               ; clock_27    ; 0.000        ; -0.002     ; 0.849      ;
; 0.700  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[9]  ; clock_27               ; clock_27    ; 0.000        ; 0.003      ; 0.855      ;
; 0.701  ; divisorClock:DClock|cnt[5]  ; divisorClock:DClock|cnt[5]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.853      ;
; 0.705  ; divisorClock:DClock|cnt[13] ; divisorClock:DClock|cnt[16] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.857      ;
; 0.706  ; divisorClock:DClock|cnt[13] ; divisorClock:DClock|cnt[12] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.858      ;
; 0.714  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[0]  ; clock_27               ; clock_27    ; 0.000        ; 0.004      ; 0.870      ;
; 0.714  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[6]  ; clock_27               ; clock_27    ; 0.000        ; 0.004      ; 0.870      ;
; 0.714  ; divisorClock:DClock|cnt[12] ; divisorClock:DClock|cnt[17] ; clock_27               ; clock_27    ; 0.000        ; 0.002      ; 0.868      ;
; 0.715  ; divisorClock:DClock|cnt[2]  ; divisorClock:DClock|cnt[7]  ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.867      ;
; 0.717  ; divisorClock:DClock|cnt[21] ; divisorClock:DClock|cnt[5]  ; clock_27               ; clock_27    ; 0.000        ; 0.004      ; 0.873      ;
; 0.729  ; divisorClock:DClock|cnt[22] ; divisorClock:DClock|cnt[19] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.881      ;
; 0.730  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[19] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.882      ;
; 0.731  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[23] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.883      ;
; 0.731  ; divisorClock:DClock|cnt[18] ; divisorClock:DClock|cnt[22] ; clock_27               ; clock_27    ; 0.000        ; 0.000      ; 0.883      ;
+--------+-----------------------------+-----------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divisorClock:DClock|ax'                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                  ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.215 ; contador6Bits:Contador|ffjk:Q0|qS                                         ; contador6Bits:Contador|ffjk:Q0|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; contador6Bits:Contador|ffjk:Q1|qS                                         ; contador6Bits:Contador|ffjk:Q1|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; contador6Bits:Contador|ffjk:Q2|qS                                         ; contador6Bits:Contador|ffjk:Q2|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; contador6Bits:Contador|ffjk:Q3|qS                                         ; contador6Bits:Contador|ffjk:Q3|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; contador6Bits:Contador|ffjk:Q4|qS                                         ; contador6Bits:Contador|ffjk:Q4|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; contador6Bits:Contador|ffjk:Q5|qS                                         ; contador6Bits:Contador|ffjk:Q5|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita         ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.262 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.414      ;
; 0.267 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.419      ;
; 0.271 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.423      ;
; 0.273 ; contador6Bits:Contador|ffjk:Q0|qS                                         ; contador6Bits:Contador|ffjk:Q2|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.425      ;
; 0.274 ; contador6Bits:Contador|ffjk:Q3|qS                                         ; contador6Bits:Contador|ffjk:Q5|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.426      ;
; 0.275 ; contador6Bits:Contador|ffjk:Q3|qS                                         ; contador6Bits:Contador|ffjk:Q4|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.427      ;
; 0.363 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start           ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura                                      ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.515      ;
; 0.372 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.524      ;
; 0.383 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.537      ;
; 0.396 ; contador6Bits:Contador|ffjk:Q0|qS                                         ; contador6Bits:Contador|ffjk:Q1|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.548      ;
; 0.399 ; contador6Bits:Contador|ffjk:Q1|qS                                         ; contador6Bits:Contador|ffjk:Q2|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.551      ;
; 0.403 ; contador6Bits:Contador|ffjk:Q4|qS                                         ; contador6Bits:Contador|ffjk:Q5|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.555      ;
; 0.406 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.558      ;
; 0.410 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura         ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura                                      ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.562      ;
; 0.419 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.571      ;
; 0.444 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.596      ;
; 0.455 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.607      ;
; 0.468 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.620      ;
; 0.535 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura         ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.687      ;
; 0.547 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.699      ;
; 0.581 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.733      ;
; 0.593 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita         ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_escrita                                      ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.010      ; 0.755      ;
; 0.605 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 0.755      ;
; 0.612 ; contador6Bits:Contador|ffjk:Q1|qS                                         ; contador6Bits:Contador|ffjk:Q3|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.001      ; 0.765      ;
; 0.623 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_escrita       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.024     ; 0.751      ;
; 0.652 ; contador6Bits:Contador|ffjk:Q0|qS                                         ; contador6Bits:Contador|ffjk:Q3|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.001      ; 0.805      ;
; 0.653 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 0.803      ;
; 0.680 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 0.848      ;
; 0.686 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 0.854      ;
; 0.686 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 0.854      ;
; 0.711 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 0.861      ;
; 0.715 ; contador6Bits:Contador|ffjk:Q2|qS                                         ; contador6Bits:Contador|ffjk:Q3|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.001      ; 0.868      ;
; 0.729 ; contador6Bits:Contador|ffjk:Q1|qS                                         ; contador6Bits:Contador|ffjk:Q4|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.001      ; 0.882      ;
; 0.730 ; contador6Bits:Contador|ffjk:Q1|qS                                         ; contador6Bits:Contador|ffjk:Q5|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.001      ; 0.883      ;
; 0.764 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura                                      ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.916      ;
; 0.769 ; contador6Bits:Contador|ffjk:Q0|qS                                         ; contador6Bits:Contador|ffjk:Q4|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.001      ; 0.922      ;
; 0.770 ; contador6Bits:Contador|ffjk:Q0|qS                                         ; contador6Bits:Contador|ffjk:Q5|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.001      ; 0.923      ;
; 0.786 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 0.936      ;
; 0.798 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 0.950      ;
; 0.832 ; contador6Bits:Contador|ffjk:Q2|qS                                         ; contador6Bits:Contador|ffjk:Q4|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.001      ; 0.985      ;
; 0.833 ; contador6Bits:Contador|ffjk:Q2|qS                                         ; contador6Bits:Contador|ffjk:Q5|qS                                                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.001      ; 0.986      ;
; 0.841 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 0.992      ;
; 0.841 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 0.992      ;
; 0.841 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 0.992      ;
; 0.841 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[4]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 0.992      ;
; 0.872 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.014      ; 1.038      ;
; 0.904 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 1.055      ;
; 0.904 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 1.055      ;
; 0.904 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 1.055      ;
; 0.904 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[4]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 1.055      ;
; 0.924 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.076      ;
; 0.938 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura         ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.014      ; 1.104      ;
; 0.940 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_escrita       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_escrita                                      ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.092      ;
; 0.961 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 1.111      ;
; 0.967 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.004     ; 1.115      ;
; 0.967 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.004     ; 1.115      ;
; 0.967 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.004     ; 1.115      ;
; 0.967 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.004     ; 1.115      ;
; 0.967 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.004     ; 1.115      ;
; 0.967 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[4]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.004     ; 1.115      ;
; 0.967 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[0]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.004     ; 1.115      ;
; 0.968 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.120      ;
; 0.981 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 1.132      ;
; 0.981 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 1.132      ;
; 0.981 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 1.132      ;
; 0.981 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[4]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.001     ; 1.132      ;
; 0.985 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 1.135      ;
; 0.985 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 1.135      ;
; 0.985 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 1.135      ;
; 0.985 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[4]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 1.135      ;
; 0.986 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.006     ; 1.132      ;
; 0.986 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.006     ; 1.132      ;
; 0.986 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.006     ; 1.132      ;
; 0.986 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.006     ; 1.132      ;
; 0.986 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.006     ; 1.132      ;
; 0.986 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[1]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.006     ; 1.132      ;
; 0.986 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.000      ; 1.138      ;
; 0.994 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                        ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 1.144      ;
; 1.008 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 1.158      ;
; 1.008 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 1.158      ;
; 1.008 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[6]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.002     ; 1.158      ;
; 1.008 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.004     ; 1.156      ;
; 1.008 ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; -0.004     ; 1.156      ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'divisorClock:DClock|ax'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                  ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.014      ; 1.666      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.014      ; 1.666      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.014      ; 1.666      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.014      ; 1.666      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.014      ; 1.666      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 1.671      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 1.670      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 1.671      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.010      ; 1.662      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.010      ; 1.662      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 1.665      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 1.670      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 1.674      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.006      ; 1.658      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.006      ; 1.658      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 1.674      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 1.670      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 1.665      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 1.665      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 1.670      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.021      ; 1.673      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.012      ; 1.664      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 1.674      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.021      ; 1.673      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.008      ; 1.660      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.021      ; 1.673      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.021      ; 1.673      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 1.665      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.006      ; 1.658      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 1.671      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 1.671      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 1.674      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.008      ; 1.660      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.012      ; 1.664      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.012      ; 1.664      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.008      ; 1.660      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.010      ; 1.662      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.010      ; 1.662      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 1.665      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 1.674      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.006      ; 1.658      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 1.670      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 1.670      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 1.674      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 1.665      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 1.670      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 1.665      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.010      ; 1.662      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.008      ; 1.660      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.021      ; 1.673      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 1.670      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 1.671      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.010      ; 1.662      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 1.674      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 1.665      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.006      ; 1.658      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 1.665      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 1.671      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 1.674      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 1.674      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 1.671      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.008      ; 1.660      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.012      ; 1.664      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.019      ; 1.671      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.010      ; 1.662      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.010      ; 1.662      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 1.674      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 1.674      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.006      ; 1.658      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.006      ; 1.658      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 1.674      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 1.670      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 1.665      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 1.665      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 1.670      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.021      ; 1.673      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 1.670      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.022      ; 1.674      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.021      ; 1.673      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 1.670      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.021      ; 1.673      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.021      ; 1.673      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.018      ; 1.670      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.016      ; 1.668      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.006      ; 1.658      ;
; -0.620 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 1.000        ; 0.013      ; 1.665      ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'divisorClock:DClock|ax'                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                  ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.014      ; 1.666      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q1|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.014      ; 1.666      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q2|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_RD|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.014      ; 1.666      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q3|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.014      ; 1.666      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|contador4Bits:Contador_WR|ffjk:Q0|qS                                ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.014      ; 1.666      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 1.671      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 1.670      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 1.671      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.010      ; 1.662      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.010      ; 1.662      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 1.665      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 1.670      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 1.674      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.006      ; 1.658      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.006      ; 1.658      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 1.674      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 1.670      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 1.665      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 1.665      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[11] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 1.670      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 1.673      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.012      ; 1.664      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 1.674      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 1.673      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.008      ; 1.660      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 1.673      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 1.673      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 1.665      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.006      ; 1.658      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 1.671      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 1.671      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 1.674      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[10] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.008      ; 1.660      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.012      ; 1.664      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.012      ; 1.664      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.008      ; 1.660      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.010      ; 1.662      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.010      ; 1.662      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 1.665      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 1.674      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.006      ; 1.658      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 1.670      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 1.670      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 1.674      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 1.665      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 1.670      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 1.665      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[12] ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.010      ; 1.662      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.008      ; 1.660      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 1.673      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 1.670      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 1.671      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.010      ; 1.662      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 1.674      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 1.665      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.006      ; 1.658      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 1.665      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 1.671      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 1.674      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 1.674      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[9]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 1.671      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.008      ; 1.660      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.012      ; 1.664      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg11|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.019      ; 1.671      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.010      ; 1.662      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.010      ; 1.662      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg13|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 1.674      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 1.674      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.006      ; 1.658      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.006      ; 1.658      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg09|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 1.674      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 1.670      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 1.665      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 1.665      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg15|qs[8]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 1.670      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg12|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 1.673      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg10|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 1.670      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg08|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.022      ; 1.674      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg14|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 1.673      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg03|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 1.670      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg05|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 1.673      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.021      ; 1.673      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg07|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.018      ; 1.670      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg04|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.016      ; 1.668      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.006      ; 1.658      ;
; 1.500 ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg06|qs[7]  ; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 0.000        ; 0.013      ; 1.665      ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divisorClock:DClock|ax'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; romFIFO:ROM|altsyncram:altsyncram_component|altsyncram_kt71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q0|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q0|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q1|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q1|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q2|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q2|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q3|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q3|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q4|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q4|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q5|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; contador6Bits:Contador|ffjk:Q5|qS                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.escrita                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.leitura                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_escrita                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_escrita                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.p_leitura                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg00|qs[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg01|qs[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisorClock:DClock|ax ; Rise       ; fifo:FIFO16x13|datapathFIFO:Datapath|bancoDeRegistrador16X13:BancoDeRegistradores|reg13Bits:Reg02|qs[3]    ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_27'                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock_27 ; Rise       ; clock_27                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|ax      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|ax      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_27 ; Rise       ; divisorClock:DClock|cnt[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_27 ; Rise       ; divisorClock:DClock|cnt[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|ax|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|ax|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_27 ; Rise       ; DClock|cnt[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_27 ; Rise       ; DClock|cnt[9]|clk           ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; SW0       ; divisorClock:DClock|ax ; 1.119 ; 1.119 ; Rise       ; divisorClock:DClock|ax ;
; SW1       ; divisorClock:DClock|ax ; 0.821 ; 0.821 ; Rise       ; divisorClock:DClock|ax ;
+-----------+------------------------+-------+-------+------------+------------------------+


+--------------------------------------------------------------------------------------------+
; Hold Times                                                                                 ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; SW0       ; divisorClock:DClock|ax ; -0.182 ; -0.182 ; Rise       ; divisorClock:DClock|ax ;
; SW1       ; divisorClock:DClock|ax ; -0.192 ; -0.192 ; Rise       ; divisorClock:DClock|ax ;
+-----------+------------------------+--------+--------+------------+------------------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+------------------+------------------------+--------+--------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+--------+--------+------------+------------------------+
; LEDR0            ; divisorClock:DClock|ax ; 5.540  ; 5.540  ; Rise       ; divisorClock:DClock|ax ;
; LEDR1            ; divisorClock:DClock|ax ; 5.327  ; 5.327  ; Rise       ; divisorClock:DClock|ax ;
; P02HEX0[*]       ; divisorClock:DClock|ax ; 10.209 ; 10.209 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[0]      ; divisorClock:DClock|ax ; 10.066 ; 10.066 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[1]      ; divisorClock:DClock|ax ; 10.059 ; 10.059 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[2]      ; divisorClock:DClock|ax ; 10.051 ; 10.051 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[3]      ; divisorClock:DClock|ax ; 10.188 ; 10.188 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[4]      ; divisorClock:DClock|ax ; 10.209 ; 10.209 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[5]      ; divisorClock:DClock|ax ; 10.176 ; 10.176 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[6]      ; divisorClock:DClock|ax ; 10.180 ; 10.180 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX1[*]       ; divisorClock:DClock|ax ; 11.852 ; 11.852 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[0]      ; divisorClock:DClock|ax ; 11.852 ; 11.852 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[1]      ; divisorClock:DClock|ax ; 11.831 ; 11.831 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[2]      ; divisorClock:DClock|ax ; 11.599 ; 11.599 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[3]      ; divisorClock:DClock|ax ; 11.573 ; 11.573 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[4]      ; divisorClock:DClock|ax ; 11.620 ; 11.620 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[5]      ; divisorClock:DClock|ax ; 11.704 ; 11.704 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[6]      ; divisorClock:DClock|ax ; 11.699 ; 11.699 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX2[*]       ; divisorClock:DClock|ax ; 11.885 ; 11.885 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[0]      ; divisorClock:DClock|ax ; 11.861 ; 11.861 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[1]      ; divisorClock:DClock|ax ; 11.727 ; 11.727 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[2]      ; divisorClock:DClock|ax ; 11.746 ; 11.746 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[3]      ; divisorClock:DClock|ax ; 11.782 ; 11.782 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[4]      ; divisorClock:DClock|ax ; 11.858 ; 11.858 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[5]      ; divisorClock:DClock|ax ; 11.885 ; 11.885 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[6]      ; divisorClock:DClock|ax ; 11.876 ; 11.876 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX3[*]       ; divisorClock:DClock|ax ; 11.940 ; 11.940 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[0]      ; divisorClock:DClock|ax ; 11.902 ; 11.902 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[1]      ; divisorClock:DClock|ax ; 11.824 ; 11.824 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[2]      ; divisorClock:DClock|ax ; 11.929 ; 11.929 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[3]      ; divisorClock:DClock|ax ; 11.931 ; 11.931 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[4]      ; divisorClock:DClock|ax ; 11.940 ; 11.940 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[5]      ; divisorClock:DClock|ax ; 11.931 ; 11.931 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[6]      ; divisorClock:DClock|ax ; 11.914 ; 11.914 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX4[*]       ; divisorClock:DClock|ax ; 4.601  ; 4.601  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[0]      ; divisorClock:DClock|ax ; 4.456  ; 4.456  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[1]      ; divisorClock:DClock|ax ; 4.465  ; 4.465  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[2]      ; divisorClock:DClock|ax ; 4.471  ; 4.471  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[3]      ; divisorClock:DClock|ax ; 4.521  ; 4.521  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[4]      ; divisorClock:DClock|ax ; 4.601  ; 4.601  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[5]      ; divisorClock:DClock|ax ; 4.591  ; 4.591  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[6]      ; divisorClock:DClock|ax ; 4.601  ; 4.601  ; Rise       ; divisorClock:DClock|ax ;
; P02HEX5[*]       ; divisorClock:DClock|ax ; 4.682  ; 4.682  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[0]      ; divisorClock:DClock|ax ; 4.682  ; 4.682  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[1]      ; divisorClock:DClock|ax ; 4.159  ; 4.159  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[2]      ; divisorClock:DClock|ax ; 4.283  ; 4.283  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[3]      ; divisorClock:DClock|ax ; 4.615  ; 4.615  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[4]      ; divisorClock:DClock|ax ; 4.591  ; 4.591  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[5]      ; divisorClock:DClock|ax ; 4.597  ; 4.597  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[6]      ; divisorClock:DClock|ax ; 3.974  ; 3.974  ; Rise       ; divisorClock:DClock|ax ;
; est_maq_fifo[*]  ; divisorClock:DClock|ax ; 4.394  ; 4.394  ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[0] ; divisorClock:DClock|ax ; 4.193  ; 4.193  ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[1] ; divisorClock:DClock|ax ; 4.394  ; 4.394  ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[2] ; divisorClock:DClock|ax ; 3.659  ; 3.659  ; Rise       ; divisorClock:DClock|ax ;
+------------------+------------------------+--------+--------+------------+------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------------+------------------------+-------+-------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+-------+-------+------------+------------------------+
; LEDR0            ; divisorClock:DClock|ax ; 4.996 ; 4.996 ; Rise       ; divisorClock:DClock|ax ;
; LEDR1            ; divisorClock:DClock|ax ; 4.391 ; 4.391 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX0[*]       ; divisorClock:DClock|ax ; 4.407 ; 4.407 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[0]      ; divisorClock:DClock|ax ; 4.500 ; 4.500 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[1]      ; divisorClock:DClock|ax ; 4.407 ; 4.407 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[2]      ; divisorClock:DClock|ax ; 4.486 ; 4.486 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[3]      ; divisorClock:DClock|ax ; 4.623 ; 4.623 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[4]      ; divisorClock:DClock|ax ; 4.563 ; 4.563 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[5]      ; divisorClock:DClock|ax ; 4.610 ; 4.610 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[6]      ; divisorClock:DClock|ax ; 4.614 ; 4.614 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX1[*]       ; divisorClock:DClock|ax ; 6.366 ; 6.366 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[0]      ; divisorClock:DClock|ax ; 6.645 ; 6.645 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[1]      ; divisorClock:DClock|ax ; 6.664 ; 6.664 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[2]      ; divisorClock:DClock|ax ; 6.387 ; 6.387 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[3]      ; divisorClock:DClock|ax ; 6.366 ; 6.366 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[4]      ; divisorClock:DClock|ax ; 6.434 ; 6.434 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[5]      ; divisorClock:DClock|ax ; 6.501 ; 6.501 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[6]      ; divisorClock:DClock|ax ; 6.496 ; 6.496 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX2[*]       ; divisorClock:DClock|ax ; 6.464 ; 6.464 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[0]      ; divisorClock:DClock|ax ; 6.580 ; 6.580 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[1]      ; divisorClock:DClock|ax ; 6.572 ; 6.572 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[2]      ; divisorClock:DClock|ax ; 6.464 ; 6.464 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[3]      ; divisorClock:DClock|ax ; 6.500 ; 6.500 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[4]      ; divisorClock:DClock|ax ; 6.703 ; 6.703 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[5]      ; divisorClock:DClock|ax ; 6.604 ; 6.604 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[6]      ; divisorClock:DClock|ax ; 6.596 ; 6.596 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX3[*]       ; divisorClock:DClock|ax ; 6.352 ; 6.352 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[0]      ; divisorClock:DClock|ax ; 6.352 ; 6.352 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[1]      ; divisorClock:DClock|ax ; 6.514 ; 6.514 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[2]      ; divisorClock:DClock|ax ; 6.379 ; 6.379 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[3]      ; divisorClock:DClock|ax ; 6.381 ; 6.381 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[4]      ; divisorClock:DClock|ax ; 6.395 ; 6.395 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[5]      ; divisorClock:DClock|ax ; 6.384 ; 6.384 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[6]      ; divisorClock:DClock|ax ; 6.365 ; 6.365 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX4[*]       ; divisorClock:DClock|ax ; 3.603 ; 3.603 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[0]      ; divisorClock:DClock|ax ; 3.603 ; 3.603 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[1]      ; divisorClock:DClock|ax ; 3.609 ; 3.609 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[2]      ; divisorClock:DClock|ax ; 3.611 ; 3.611 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[3]      ; divisorClock:DClock|ax ; 3.668 ; 3.668 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[4]      ; divisorClock:DClock|ax ; 3.732 ; 3.732 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[5]      ; divisorClock:DClock|ax ; 3.738 ; 3.738 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[6]      ; divisorClock:DClock|ax ; 3.748 ; 3.748 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX5[*]       ; divisorClock:DClock|ax ; 3.915 ; 3.915 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[0]      ; divisorClock:DClock|ax ; 4.181 ; 4.181 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[1]      ; divisorClock:DClock|ax ; 3.943 ; 3.943 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[2]      ; divisorClock:DClock|ax ; 3.920 ; 3.920 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[3]      ; divisorClock:DClock|ax ; 4.107 ; 4.107 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[4]      ; divisorClock:DClock|ax ; 4.084 ; 4.084 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[5]      ; divisorClock:DClock|ax ; 4.086 ; 4.086 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[6]      ; divisorClock:DClock|ax ; 3.915 ; 3.915 ; Rise       ; divisorClock:DClock|ax ;
; est_maq_fifo[*]  ; divisorClock:DClock|ax ; 3.659 ; 3.659 ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[0] ; divisorClock:DClock|ax ; 3.820 ; 3.820 ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[1] ; divisorClock:DClock|ax ; 4.039 ; 4.039 ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[2] ; divisorClock:DClock|ax ; 3.659 ; 3.659 ; Rise       ; divisorClock:DClock|ax ;
+------------------+------------------------+-------+-------+------------+------------------------+


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+-------------------------+----------+--------+----------+---------+---------------------+
; Clock                   ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack        ; -4.055   ; -2.475 ; -1.725   ; 1.500   ; -1.423              ;
;  clock_27               ; -2.693   ; -2.475 ; N/A      ; N/A     ; -1.380              ;
;  divisorClock:DClock|ax ; -4.055   ; 0.215  ; -1.725   ; 1.500   ; -1.423              ;
; Design-wide TNS         ; -784.062 ; -2.475 ; -372.6   ; 0.0     ; -270.456            ;
;  clock_27               ; -46.146  ; -2.475 ; N/A      ; N/A     ; -26.380             ;
;  divisorClock:DClock|ax ; -737.916 ; 0.000  ; -372.600 ; 0.000   ; -244.076            ;
+-------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; SW0       ; divisorClock:DClock|ax ; 2.931 ; 2.931 ; Rise       ; divisorClock:DClock|ax ;
; SW1       ; divisorClock:DClock|ax ; 2.134 ; 2.134 ; Rise       ; divisorClock:DClock|ax ;
+-----------+------------------------+-------+-------+------------+------------------------+


+--------------------------------------------------------------------------------------------+
; Hold Times                                                                                 ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; SW0       ; divisorClock:DClock|ax ; -0.182 ; -0.182 ; Rise       ; divisorClock:DClock|ax ;
; SW1       ; divisorClock:DClock|ax ; -0.192 ; -0.192 ; Rise       ; divisorClock:DClock|ax ;
+-----------+------------------------+--------+--------+------------+------------------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+------------------+------------------------+--------+--------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+--------+--------+------------+------------------------+
; LEDR0            ; divisorClock:DClock|ax ; 10.697 ; 10.697 ; Rise       ; divisorClock:DClock|ax ;
; LEDR1            ; divisorClock:DClock|ax ; 10.179 ; 10.179 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX0[*]       ; divisorClock:DClock|ax ; 21.495 ; 21.495 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[0]      ; divisorClock:DClock|ax ; 21.205 ; 21.205 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[1]      ; divisorClock:DClock|ax ; 21.225 ; 21.225 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[2]      ; divisorClock:DClock|ax ; 21.192 ; 21.192 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[3]      ; divisorClock:DClock|ax ; 21.457 ; 21.457 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[4]      ; divisorClock:DClock|ax ; 21.495 ; 21.495 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[5]      ; divisorClock:DClock|ax ; 21.445 ; 21.445 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[6]      ; divisorClock:DClock|ax ; 21.448 ; 21.448 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX1[*]       ; divisorClock:DClock|ax ; 24.739 ; 24.739 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[0]      ; divisorClock:DClock|ax ; 24.739 ; 24.739 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[1]      ; divisorClock:DClock|ax ; 24.706 ; 24.706 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[2]      ; divisorClock:DClock|ax ; 24.301 ; 24.301 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[3]      ; divisorClock:DClock|ax ; 24.252 ; 24.252 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[4]      ; divisorClock:DClock|ax ; 24.327 ; 24.327 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[5]      ; divisorClock:DClock|ax ; 24.537 ; 24.537 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[6]      ; divisorClock:DClock|ax ; 24.495 ; 24.495 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX2[*]       ; divisorClock:DClock|ax ; 24.872 ; 24.872 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[0]      ; divisorClock:DClock|ax ; 24.828 ; 24.828 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[1]      ; divisorClock:DClock|ax ; 24.562 ; 24.562 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[2]      ; divisorClock:DClock|ax ; 24.562 ; 24.562 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[3]      ; divisorClock:DClock|ax ; 24.616 ; 24.616 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[4]      ; divisorClock:DClock|ax ; 24.829 ; 24.829 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[5]      ; divisorClock:DClock|ax ; 24.872 ; 24.872 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[6]      ; divisorClock:DClock|ax ; 24.863 ; 24.863 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX3[*]       ; divisorClock:DClock|ax ; 24.970 ; 24.970 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[0]      ; divisorClock:DClock|ax ; 24.912 ; 24.912 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[1]      ; divisorClock:DClock|ax ; 24.752 ; 24.752 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[2]      ; divisorClock:DClock|ax ; 24.945 ; 24.945 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[3]      ; divisorClock:DClock|ax ; 24.946 ; 24.946 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[4]      ; divisorClock:DClock|ax ; 24.964 ; 24.964 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[5]      ; divisorClock:DClock|ax ; 24.970 ; 24.970 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[6]      ; divisorClock:DClock|ax ; 24.931 ; 24.931 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX4[*]       ; divisorClock:DClock|ax ; 8.820  ; 8.820  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[0]      ; divisorClock:DClock|ax ; 8.514  ; 8.514  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[1]      ; divisorClock:DClock|ax ; 8.521  ; 8.521  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[2]      ; divisorClock:DClock|ax ; 8.530  ; 8.530  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[3]      ; divisorClock:DClock|ax ; 8.671  ; 8.671  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[4]      ; divisorClock:DClock|ax ; 8.811  ; 8.811  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[5]      ; divisorClock:DClock|ax ; 8.810  ; 8.810  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[6]      ; divisorClock:DClock|ax ; 8.820  ; 8.820  ; Rise       ; divisorClock:DClock|ax ;
; P02HEX5[*]       ; divisorClock:DClock|ax ; 9.003  ; 9.003  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[0]      ; divisorClock:DClock|ax ; 9.003  ; 9.003  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[1]      ; divisorClock:DClock|ax ; 7.835  ; 7.835  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[2]      ; divisorClock:DClock|ax ; 8.088  ; 8.088  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[3]      ; divisorClock:DClock|ax ; 8.850  ; 8.850  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[4]      ; divisorClock:DClock|ax ; 8.818  ; 8.818  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[5]      ; divisorClock:DClock|ax ; 8.831  ; 8.831  ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[6]      ; divisorClock:DClock|ax ; 7.332  ; 7.332  ; Rise       ; divisorClock:DClock|ax ;
; est_maq_fifo[*]  ; divisorClock:DClock|ax ; 8.175  ; 8.175  ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[0] ; divisorClock:DClock|ax ; 7.745  ; 7.745  ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[1] ; divisorClock:DClock|ax ; 8.175  ; 8.175  ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[2] ; divisorClock:DClock|ax ; 6.564  ; 6.564  ; Rise       ; divisorClock:DClock|ax ;
+------------------+------------------------+--------+--------+------------+------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------------+------------------------+-------+-------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+-------+-------+------------+------------------------+
; LEDR0            ; divisorClock:DClock|ax ; 4.996 ; 4.996 ; Rise       ; divisorClock:DClock|ax ;
; LEDR1            ; divisorClock:DClock|ax ; 4.391 ; 4.391 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX0[*]       ; divisorClock:DClock|ax ; 4.407 ; 4.407 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[0]      ; divisorClock:DClock|ax ; 4.500 ; 4.500 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[1]      ; divisorClock:DClock|ax ; 4.407 ; 4.407 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[2]      ; divisorClock:DClock|ax ; 4.486 ; 4.486 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[3]      ; divisorClock:DClock|ax ; 4.623 ; 4.623 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[4]      ; divisorClock:DClock|ax ; 4.563 ; 4.563 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[5]      ; divisorClock:DClock|ax ; 4.610 ; 4.610 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX0[6]      ; divisorClock:DClock|ax ; 4.614 ; 4.614 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX1[*]       ; divisorClock:DClock|ax ; 6.366 ; 6.366 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[0]      ; divisorClock:DClock|ax ; 6.645 ; 6.645 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[1]      ; divisorClock:DClock|ax ; 6.664 ; 6.664 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[2]      ; divisorClock:DClock|ax ; 6.387 ; 6.387 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[3]      ; divisorClock:DClock|ax ; 6.366 ; 6.366 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[4]      ; divisorClock:DClock|ax ; 6.434 ; 6.434 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[5]      ; divisorClock:DClock|ax ; 6.501 ; 6.501 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX1[6]      ; divisorClock:DClock|ax ; 6.496 ; 6.496 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX2[*]       ; divisorClock:DClock|ax ; 6.464 ; 6.464 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[0]      ; divisorClock:DClock|ax ; 6.580 ; 6.580 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[1]      ; divisorClock:DClock|ax ; 6.572 ; 6.572 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[2]      ; divisorClock:DClock|ax ; 6.464 ; 6.464 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[3]      ; divisorClock:DClock|ax ; 6.500 ; 6.500 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[4]      ; divisorClock:DClock|ax ; 6.703 ; 6.703 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[5]      ; divisorClock:DClock|ax ; 6.604 ; 6.604 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX2[6]      ; divisorClock:DClock|ax ; 6.596 ; 6.596 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX3[*]       ; divisorClock:DClock|ax ; 6.352 ; 6.352 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[0]      ; divisorClock:DClock|ax ; 6.352 ; 6.352 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[1]      ; divisorClock:DClock|ax ; 6.514 ; 6.514 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[2]      ; divisorClock:DClock|ax ; 6.379 ; 6.379 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[3]      ; divisorClock:DClock|ax ; 6.381 ; 6.381 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[4]      ; divisorClock:DClock|ax ; 6.395 ; 6.395 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[5]      ; divisorClock:DClock|ax ; 6.384 ; 6.384 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX3[6]      ; divisorClock:DClock|ax ; 6.365 ; 6.365 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX4[*]       ; divisorClock:DClock|ax ; 3.603 ; 3.603 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[0]      ; divisorClock:DClock|ax ; 3.603 ; 3.603 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[1]      ; divisorClock:DClock|ax ; 3.609 ; 3.609 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[2]      ; divisorClock:DClock|ax ; 3.611 ; 3.611 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[3]      ; divisorClock:DClock|ax ; 3.668 ; 3.668 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[4]      ; divisorClock:DClock|ax ; 3.732 ; 3.732 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[5]      ; divisorClock:DClock|ax ; 3.738 ; 3.738 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX4[6]      ; divisorClock:DClock|ax ; 3.748 ; 3.748 ; Rise       ; divisorClock:DClock|ax ;
; P02HEX5[*]       ; divisorClock:DClock|ax ; 3.915 ; 3.915 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[0]      ; divisorClock:DClock|ax ; 4.181 ; 4.181 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[1]      ; divisorClock:DClock|ax ; 3.943 ; 3.943 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[2]      ; divisorClock:DClock|ax ; 3.920 ; 3.920 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[3]      ; divisorClock:DClock|ax ; 4.107 ; 4.107 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[4]      ; divisorClock:DClock|ax ; 4.084 ; 4.084 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[5]      ; divisorClock:DClock|ax ; 4.086 ; 4.086 ; Rise       ; divisorClock:DClock|ax ;
;  P02HEX5[6]      ; divisorClock:DClock|ax ; 3.915 ; 3.915 ; Rise       ; divisorClock:DClock|ax ;
; est_maq_fifo[*]  ; divisorClock:DClock|ax ; 3.659 ; 3.659 ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[0] ; divisorClock:DClock|ax ; 3.820 ; 3.820 ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[1] ; divisorClock:DClock|ax ; 4.039 ; 4.039 ; Rise       ; divisorClock:DClock|ax ;
;  est_maq_fifo[2] ; divisorClock:DClock|ax ; 3.659 ; 3.659 ; Rise       ; divisorClock:DClock|ax ;
+------------------+------------------------+-------+-------+------------+------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; clock_27               ; clock_27               ; 684      ; 0        ; 0        ; 0        ;
; divisorClock:DClock|ax ; clock_27               ; 1        ; 1        ; 0        ; 0        ;
; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 2439     ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; clock_27               ; clock_27               ; 684      ; 0        ; 0        ; 0        ;
; divisorClock:DClock|ax ; clock_27               ; 1        ; 1        ; 0        ; 0        ;
; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 2439     ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                          ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 216      ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Removal Transfers                                                                           ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; divisorClock:DClock|ax ; divisorClock:DClock|ax ; 216      ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 5391  ; 5391 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Mar 16 11:19:49 2020
Info: Command: quartus_sta projeto02 -c projeto02
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'projeto02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisorClock:DClock|ax divisorClock:DClock|ax
    Info (332105): create_clock -period 1.000 -name clock_27 clock_27
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.055
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.055      -737.916 divisorClock:DClock|ax 
    Info (332119):    -2.693       -46.146 clock_27 
Info (332146): Worst-case hold slack is -2.475
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.475        -2.475 clock_27 
    Info (332119):     0.391         0.000 divisorClock:DClock|ax 
Info (332146): Worst-case recovery slack is -1.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.725      -372.600 divisorClock:DClock|ax 
Info (332146): Worst-case removal slack is 2.495
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.495         0.000 divisorClock:DClock|ax 
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -244.076 divisorClock:DClock|ax 
    Info (332119):    -1.380       -26.380 clock_27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.948
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.948      -344.647 divisorClock:DClock|ax 
    Info (332119):    -0.767        -9.388 clock_27 
Info (332146): Worst-case hold slack is -1.526
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.526        -1.526 clock_27 
    Info (332119):     0.215         0.000 divisorClock:DClock|ax 
Info (332146): Worst-case recovery slack is -0.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.620      -133.920 divisorClock:DClock|ax 
Info (332146): Worst-case removal slack is 1.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.500         0.000 divisorClock:DClock|ax 
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -244.076 divisorClock:DClock|ax 
    Info (332119):    -1.380       -26.380 clock_27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4564 megabytes
    Info: Processing ended: Mon Mar 16 11:19:51 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


