
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3. Printing statistics.

=== wb_hyperram ===

   Number of wires:                601
   Number of wire bits:           1163
   Number of public wires:          44
   Number of public wire bits:     233
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                634
     $and                           13
     $anyseq                        75
     $assert                        14
     $assume                        25
     $cover                         18
     $eq                            52
     $eqx                            1
     $ff                           112
     $gt                             5
     $initstate                      1
     $logic_and                    132
     $logic_not                     27
     $logic_or                      12
     $lt                             1
     $mux                          137
     $ne                             1
     $or                             1
     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw      1
     $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw      1
     $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw      1
     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw      1
     $pmux                           2
     hyperram                        1

=== hyperram ===

   Number of wires:               1090
   Number of wire bits:           3187
   Number of public wires:          68
   Number of public wire bits:     434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1140
     $add                            4
     $and                            1
     $anyseq                       175
     $assert                        75
     $assume                         4
     $eq                            60
     $eqx                            2
     $ff                           201
     $ge                             6
     $initstate                      1
     $logic_and                     59
     $logic_not                     26
     $logic_or                      21
     $lt                             1
     $mul                            6
     $mux                          448
     $ne                             9
     $not                            8
     $pmux                          11
     $reduce_bool                    6
     $reduce_or                      1
     $shiftx                         3
     $sub                           12

=== $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw ===

   Number of wires:                 12
   Number of wire bits:             40
   Number of public wires:           6
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eqx                            1
     $ff                             3
     $mux                            3

=== $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw ===

   Number of wires:                 12
   Number of wire bits:             47
   Number of public wires:           6
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eqx                            1
     $ff                             3
     $mux                            3

=== $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw ===

   Number of wires:                 12
   Number of wire bits:             61
   Number of public wires:           6
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eqx                            1
     $ff                             3
     $mux                            3

=== $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw ===

   Number of wires:                 12
   Number of wire bits:             33
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eqx                            1
     $ff                             3
     $mux                            3

=== design hierarchy ===

   wb_hyperram                       1
     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw      1
     $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw      1
     $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw      1
     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw      1
     hyperram                        1

   Number of wires:               1739
   Number of wire bits:           4531
   Number of public wires:         136
   Number of public wire bits:     748
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1797
     $add                            4
     $and                           14
     $anyseq                       250
     $assert                        89
     $assume                        29
     $cover                         18
     $eq                           112
     $eqx                            7
     $ff                           325
     $ge                             6
     $gt                             5
     $initstate                      2
     $logic_and                    191
     $logic_not                     53
     $logic_or                      33
     $lt                             2
     $mul                            6
     $mux                          597
     $ne                            10
     $not                            8
     $or                             1
     $pmux                          13
     $reduce_bool                    6
     $reduce_or                      1
     $shiftx                         3
     $sub                           12

4. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Creating SMT-LIBv2 representation of module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.
Creating SMT-LIBv2 representation of module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.
Creating SMT-LIBv2 representation of module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Creating SMT-LIBv2 representation of module hyperram.
Creating SMT-LIBv2 representation of module wb_hyperram.

End of script. Logfile hash: 09699811fc, CPU: user 0.36s system 0.02s, MEM: 13.08 MB peak
Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 50% 2x write_smt2 (0 sec), 46% 2x read_ilang (0 sec), ...
