#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Feb 26 20:58:17 2025
# Process ID: 95200
# Current directory: C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SIM
# Command line: xsim.exe -mode tcl -source {xsim.dir/duv_tb_snapshot/xsim_script.tcl}
# Log file: C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SIM/xsim.log
# Journal file: C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SIM\xsim.jou
# Running On: Matt_Dell_Taco, OS: Windows, CPU Frequency: 3072 MHz, CPU Physical cores: 16, Host memory: 33777 MB
#-----------------------------------------------------------
source xsim.dir/duv_tb_snapshot/xsim_script.tcl
# xsim {duv_tb_snapshot} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
UVM_INFO C:XilinxVivadÿ‚3.2data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test test_1011...
UVM_INFO C:XilinxVivadÿ‚3.2data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 30000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 30000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 50000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 50000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 70000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 70000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
about to start sequence!
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 90000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 90000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/gen_item_seq.sv(20) @ 90000: uvm_test_top.e0.a0.s0@@seq [SEQ] Done generation of 409 items
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 110000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 110000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 130000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 130000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 150000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 150000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 170000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 170000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 190000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 190000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 210000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 210000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 230000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 230000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 250000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 250000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 270000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 270000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
UVM_INFO C:XilinxVivadÿ‚3.2data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 290000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(42) @ 290000: uvm_test_top.e0.sb0 [SCBD] No match, next out should be 0
UVM_INFO C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/scoreboard.sv(49) @ 290000: uvm_test_top.e0.sb0 [SCBD] PASS ! out=0 exp=0
UVM_INFO C:XilinxVivadÿ‚3.2data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 290000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   33
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[SCBD]    28
[SEQ]     1
[TEST_DONE]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

$finish called at time : 290 ns : File "C:\Xilinx\Vivado\2023.2\data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
exit
INFO: [Common 17-206] Exiting xsim at Wed Feb 26 20:58:19 2025...
