vendor_name = ModelSim
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_TX.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_RX_tb.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_RX.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top_tb.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM_tb.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2_tb.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/demux1in4.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_for_signal.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/Frequency_Divider_86.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_QAM4.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/choose_harmonic.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux32in1.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top_tb.v
source_file = 1, C:/Users/denlo/Documents/Quartus/FPGA_16FFT/db/FPGA_8FFT.cbx.xml
design_name = top_tb
instance = comp, \o_TX_bit~output , o_TX_bit~output, top_tb, 1
instance = comp, \o_received_byte[0]~output , o_received_byte[0]~output, top_tb, 1
instance = comp, \o_received_byte[1]~output , o_received_byte[1]~output, top_tb, 1
instance = comp, \o_received_byte[2]~output , o_received_byte[2]~output, top_tb, 1
instance = comp, \o_received_byte[3]~output , o_received_byte[3]~output, top_tb, 1
instance = comp, \o_received_byte[4]~output , o_received_byte[4]~output, top_tb, 1
instance = comp, \o_received_byte[5]~output , o_received_byte[5]~output, top_tb, 1
instance = comp, \o_received_byte[6]~output , o_received_byte[6]~output, top_tb, 1
instance = comp, \o_received_byte[7]~output , o_received_byte[7]~output, top_tb, 1
instance = comp, \o_receive_state~output , o_receive_state~output, top_tb, 1
instance = comp, \w_full_TX_state~output , w_full_TX_state~output, top_tb, 1
