---
COUNT: 1
DESCRIPTION: HSU_PWP_CORE2 CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: ''
      NAME: mem_c2txram0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_c2txram1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_c2txram2_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_c2txram3_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_hdma_iram2_merr
      WIDTH: 1
    - DESCRIPTION: phy dbe
      NAME: core_alert_dbe
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: ''
      NAME: mem_c2txram0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_c2txram1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_c2txram2_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_c2txram3_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_hdma_iram2_serr
      WIDTH: 1
    - DESCRIPTION: phy sbe
      NAME: core_alert_sbe
      WIDTH: 1
INTR_PORT_EN: 1
NAME: HSU_PWP_CORE2_AN
PARENTNAME: HSU_3_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: hsu_pwp_core2_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: hsu_pwp_core2_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: hsu_pwp_core2_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: ''
        NAME: mem_c2txram0_merr
        WIDTH: 1
      - &2
        DESCRIPTION: ''
        NAME: mem_c2txram1_merr
        WIDTH: 1
      - &3
        DESCRIPTION: ''
        NAME: mem_c2txram2_merr
        WIDTH: 1
      - &4
        DESCRIPTION: ''
        NAME: mem_c2txram3_merr
        WIDTH: 1
      - &5
        DESCRIPTION: ''
        NAME: mem_hdma_iram2_merr
        WIDTH: 1
      - &6
        DESCRIPTION: phy dbe
        NAME: core_alert_dbe
        WIDTH: 1
    NAME: hsu_pwp_core2_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
    NAME: hsu_pwp_core2_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
    NAME: hsu_pwp_core2_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
    NAME: hsu_pwp_core2_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
    NAME: hsu_pwp_core2_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &7
        DESCRIPTION: ''
        NAME: mem_c2txram0_serr
        WIDTH: 1
      - &8
        DESCRIPTION: ''
        NAME: mem_c2txram1_serr
        WIDTH: 1
      - &9
        DESCRIPTION: ''
        NAME: mem_c2txram2_serr
        WIDTH: 1
      - &10
        DESCRIPTION: ''
        NAME: mem_c2txram3_serr
        WIDTH: 1
      - &11
        DESCRIPTION: ''
        NAME: mem_hdma_iram2_serr
        WIDTH: 1
      - &12
        DESCRIPTION: phy sbe
        NAME: core_alert_sbe
        WIDTH: 1
    NAME: hsu_pwp_core2_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
    NAME: hsu_pwp_core2_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
    NAME: hsu_pwp_core2_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
    NAME: hsu_pwp_core2_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
    NAME: hsu_pwp_core2_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for HSU_PWP_CORE2 Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: '{hsu_pwp_core2}{mod_id}'
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: '{hsu_pwp_core2}{mod_id}'
        WIDTH: 8
      - ATTR: 1
        DEFAULT: '{hsu_pwp_core2}{version}'
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: '{hsu_pwp_core2}{version}'
        WIDTH: 8
      - ATTR: 1
        DEFAULT: '{hsu_pwp_core2}{features}'
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: '{hsu_pwp_core2}{features}'
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: hsu_pwp_core2_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: hsu_pwp_core2_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: hsu_pwp_core2_scratchpad
    WIDTH: 64
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: general control reg 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'k_variables ready, per each core'
        NAME: k_var_rdy
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'Main PCIe Reset, active low'
        NAME: mperst_n
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'Power-on-Reset, active low'
        NAME: por_n
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: ''
        NAME: pl_ltssm_enable
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'number of VF enabled, per each core'
        NAME: num_vf
        WIDTH: 9
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tx_drop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tx_drop_dpc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: drop at TLP boundary
        NAME: tx_drop_sop
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: enable for tx stream
        NAME: stream_en
        WIDTH: 1
    NAME: csr_pwp1_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_k_gen
    FLDLST:
      - DEFAULT: 10752237060
        DESCRIPTION: |-
          refer section 4.2 in latest PLDA spec xpressrich4_reference_manual_vXXX.pdf in folder https://fungible.app.box.com/folder/8108423273;
                      Note: these bits of csr are unused and the input to PLDA tied to constants as indicated below:
                         k_gen [5]     = 1'b0;     // 7924  :  [1] of port_type (no need Switch downstream, PCIe to PCI/PCI-X bridge)
                         k_gen [7]     = 1'b0;     // 10101 :  [3] of port_type (no need PCI/PCI-X to PCIe bridge)
                         k_gen [9]     = 1'b1;     // 2.5 GT/s speed supported
                         k_gen [15:13] = '0;       // reserved for future speed support
                         k_gen [16]    = '0;       // BFM mode
                         k_gen [17]    = 1'b1;     // 6440  : Enable lane reversal support
                         k_gen [20:18] = '0;       // reserved (was x2/x4/x8 down configuration capability disable)
                         k_gen [29]    = '0;       // reserved
                         k_gen [30]    = '0;       // reserved
                         k_gen [35]    = '0;       // Enable RX stream watchdog
                         k_gen [39]    = '0;       // reserved
                         k_gen [51:48] = '0;       // RX stream watchdog buffer low-level, used to deactivate RX stream watchdog
                         k_gen [55:52] = '0;       // RX stream watchdog buffer high-level, used to activate RX stream watchdog
                         k_gen [63:60] = '0;       // reserved
                   
        NAME: k_gen
        WIDTH: 64
    NAME: csr_k_gen_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_k_pexconf
    FLDLST:
      - DEFAULT: 5.37538759482543e+103
        DESCRIPTION: |-
          refer section 4.2 in latest PLDA spec xpressrich4_reference_manual_vXXX.pdf in folder https://fungible.app.box.com/folder/8108423273;
                      Note: these bits of csr are unused and the input to PLDA tied to constants as indicated below:
                         k_pexconf [2:0]     = 3'b010; // MPS 512B
                         k_pexconf [4:3]     = '0;     // Phantom functions support
                         k_pexconf [5]       = '0;     // rsvd
                         k_pexconf [27:12]   = '0;     // rsvd
                         k_pexconf [28]      = 1'b1;   // Function-level reset capability
                         k_pexconf [31:29]   = '0;     // rsvd
                         k_pexconf [47:46]   = '0;     // rsvd
                         k_pexconf [48]      = 1'b1;   // 10-bit tag completer supported
                         k_pexconf [49]      = '0;     // 10-bit tag requester supported
                         k_pexconf [50]      = '0;     // OBFF Message signaling supported
                         k_pexconf [51]      = '0;     // OBFF WAKE# signaling supported
                         k_pexconf [55:54]   = 2'b00;  // Max End-End TLP prefixes supported (01=1, 10=2, 11=3, 00=4)
                         k_pexconf [63:56]   = '0;     // rsvd
                         k_pexconf [73]      = '0;     // Crosslink supported
                         k_pexconf [134:129] = '0;     // reserved
                         k_pexconf [181]     = '0;     // Implement MSI-X capability in virtual functions
                         k_pexconf [182]     = 1'b1;   // Disable MSI capability in virtual functions: when this bit is set, MSI capability of VFs are not implemented internally....
                         k_pexconf [185:183] = '0;     // Number of MSI messages supported by virtual functions (000:1,?101:32). This setting is not available when k_pexconf[182]=1
                   
        NAME: k_pexconf
        WIDTH: 384
    NAME: csr_k_pexconf_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_k_rx_cred
    FLDLST:
      - DEFAULT: 18014673395778048
        DESCRIPTION: refer section 4.2 in latest PLDA spec xpressrich4_reference_manual_vXXX.pdf in folder https://fungible.app.box.com/folder/8108423273
        NAME: k_rx_cred
        WIDTH: 96
    NAME: csr_k_rx_cred_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_k_lmr
    FLDLST:
      - DEFAULT: 1.84467440955203e+19
        DESCRIPTION: refer section 4.2 in latest PLDA spec xpressrich4_reference_manual_vXXX.pdf in folder https://fungible.app.box.com/folder/8108423273
        NAME: k_lmr
        WIDTH: 96
    NAME: csr_k_lmr_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_k_equpreset
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: refer section 4.2 in latest PLDA spec xpressrich4_reference_manual_vXXX.pdf in folder https://fungible.app.box.com/folder/8108423273
        NAME: k_equpreset
        WIDTH: 256
    NAME: csr_k_equpreset_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_k_equpreset16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: refer section 4.2 in latest PLDA spec xpressrich4_reference_manual_vXXX.pdf in folder https://fungible.app.box.com/folder/8108423273
        NAME: k_equpreset16
        WIDTH: 128
    NAME: csr_k_equpreset16_2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: csr_cfg_vfregs
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: csr_cfg_vfregs
        WIDTH: 512
    NAME: csr_cfg_vfregs_2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: csr_test_outl
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: csr_test_outl
        WIDTH: 256
    NAME: csr_test_outl_2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: csr_test_outh
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: csr_test_outh
        WIDTH: 256
    NAME: csr_test_outh_2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: csr_test_out_equ_l
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: csr_test_out_equ_l
        WIDTH: 92
    NAME: csr_test_out_equ_l_2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: csr_test_out_equ_h
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: csr_test_out_equ_h
        WIDTH: 92
    NAME: csr_test_out_equ_h_2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: csr_core_out
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: csr_core_out
        WIDTH: 128
    NAME: csr_core_out_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_phy_k
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: k_finetune_max_8gt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: k_finetune_max_16gt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: k_finetune_err
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: k_phyparam_query
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: k_preset_to_use_8gt
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: k_preset_to_use_16gt
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: k_query_timeout
        WIDTH: 1
    NAME: csr_phy_k_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_phy_ctl
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: reset_n
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: i_async_reset_n
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: i_pcs_interrupt_disable
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: i_core_to_cntl_hi
        WIDTH: 8
    NAME: csr_phy_ctl_2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: csr_phy_core_status5
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: csr_phy_core_status5
        WIDTH: 4
    NAME: csr_phy_core_status5_2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: csr_phy_core_statusl
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: csr_phy_core_statusl
        WIDTH: 64
    NAME: csr_phy_core_statusl_2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: csr_phy_core_statush
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: csr_phy_core_statush
        WIDTH: 64
    NAME: csr_phy_core_statush_2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: csr_phy_alert_sbe
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: csr_phy_alert_sbe
        WIDTH: 4
    NAME: csr_phy_alert_sbe_2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: csr_phy_alert_dbe
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: csr_phy_alert_dbe
        WIDTH: 4
    NAME: csr_phy_alert_dbe_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_tocontrol
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_tocontrol
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pl_wake_in
        WIDTH: 1
    NAME: csr_tl_pm_tocontrol_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_clkcontrol
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_clkcontrol
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pl_clkreq_in
        WIDTH: 1
    NAME: csr_tl_pm_clkcontrol_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_auxpwr
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_auxpwr
        WIDTH: 1
    NAME: csr_tl_pm_auxpwr_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_event0
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_event
        WIDTH: 1
    NAME: csr_tl_pm_event0_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_event1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_event
        WIDTH: 1
    NAME: csr_tl_pm_event1_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_event2
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_event
        WIDTH: 1
    NAME: csr_tl_pm_event2_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_event3
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_event
        WIDTH: 1
    NAME: csr_tl_pm_event3_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_event4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_event
        WIDTH: 1
    NAME: csr_tl_pm_event4_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_event5
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_event
        WIDTH: 1
    NAME: csr_tl_pm_event5_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_event6
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_event
        WIDTH: 1
    NAME: csr_tl_pm_event6_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_event7
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_event
        WIDTH: 1
    NAME: csr_tl_pm_event7_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_data0
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_data
        WIDTH: 10
    NAME: csr_tl_pm_data0_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_data1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_data
        WIDTH: 10
    NAME: csr_tl_pm_data1_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_data2
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_data
        WIDTH: 10
    NAME: csr_tl_pm_data2_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_data3
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_data
        WIDTH: 10
    NAME: csr_tl_pm_data3_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_data4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_data
        WIDTH: 10
    NAME: csr_tl_pm_data4_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_data5
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_data
        WIDTH: 10
    NAME: csr_tl_pm_data5_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_data6
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_data
        WIDTH: 10
    NAME: csr_tl_pm_data6_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_pm_data7
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_data
        WIDTH: 10
    NAME: csr_tl_pm_data7_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_test_in to PLDA IP
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                     Bits (reserved if not mentioned below):
                                      [0]: Simulation Mode: This signal must be set to 1 to set simulation mode (see Section 14.2 of PLDA spec).
                                      [1]: Disable Low Power State Negotiation: When asserted, this signal disables all low power state negotiation.
                                      [2]: Loopback Master: This signal must be set to 1 to direct the Link to loopback (in Master mode).
                                      [3]: Enable warning assertions.
                                      [4]: Enable information assertions.
                                      [6]: Disable scrambling (Gen1/Gen2 modes only).
                                      [7]: Set compliance receive bit in transmitted TS1 ordered set.
                                      [9]: Disable entry in Polling.Compliance from Polling.active (does not apply if the TS1 compliance receive bit is set).
                                     [10]: Force entry in Polling.Compliance from Polling.active.
                                     [11]: Force receiver detection on all implemented lanes in Detect.Active
                                     [18]: Enables all nullified packets sent from the TX interface to be transmitted to the PCIe link (by default they are removed from the TX buffer automatically except when TX streaming is active).
                                     [19]: Extended simulation mode (see Section 14.2 of PLDA spec).
                                     [20]: Enable warnings when incorrect DC balance symbols are received in training sets.
                                     [21]: Disable 128b130b SKP OS parity checking & reporting.
                  
        NAME: test_in
        WIDTH: 24
    NAME: csr_test_in_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_int_status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: int_status
        WIDTH: 4
    NAME: csr_int_status_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_clock_freq
    FLDLST:
      - DEFAULT: 1000
        DESCRIPTION: ''
        NAME: clock_freq
        WIDTH: 22
    NAME: csr_clock_freq_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_tl_pm_bwchange
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_pm_bwchange
        WIDTH: 8
    NAME: csr_tl_pm_bwchange_2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ''
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: bwchange_busy
        WIDTH: 1
    NAME: csr_tl_pm_bwchange_busy_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_tl_report_hotplug
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_report_hotplug
        WIDTH: 8
    NAME: csr_tl_report_hotplug_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_tl_report_latency
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_report_latency
        WIDTH: 33
    NAME: csr_tl_report_latency_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_tl_report_vfstate_flr_trig
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_report_vfstate_flr_trig
        WIDTH: 8
    NAME: csr_tl_report_vfstate_flr_trig_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_tl_report_vfstate_flr_ack
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tl_report_vfstate_flr_ack
        WIDTH: 8
    NAME: csr_tl_report_vfstate_flr_ack_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_rst_ctrl
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: sw control to release reset
        NAME: pl_rstn_pl_exit
        WIDTH: 4
    NAME: csr_rst_ctrl_2
  - ATTR: 5
    DESCRIPTION: PWP FLA CFG
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: module_id
        WIDTH: 8
      - DEFAULT: 1
        DESCRIPTION: bus sel 0
        NAME: sel0
        WIDTH: 8
      - DEFAULT: 1
        DESCRIPTION: bus sel 1
        NAME: sel1
        WIDTH: 8
      - DEFAULT: 1
        DESCRIPTION: bus sel 2
        NAME: sel2
        WIDTH: 8
      - DEFAULT: 1
        DESCRIPTION: bus sel 3
        NAME: sel3
        WIDTH: 8
    NAME: pwp_fla_cfg_2
  - ATTR: 5
    DESCRIPTION: PWP mem error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hdma_iram2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c2txram0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c2txram1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c2txram2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c2txram3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: '0=UC, 1=Correctable'
        NAME: err_type
        WIDTH: 1
    NAME: pwp_mem_err_inj_cfg_2
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                                   First SRAM ECC error detected (1-hot)
                                                   Set when first error is detected
                                                   Reset when corresponding interrupt status bit is cleared
                                                    [0]  uncorr err c2txram0
                                                    [1]  uncorr err c2txram1
                                                    [2]  uncorr err c2txram2
                                                    [3]  uncorr err c2txram3
                                                    [4]  uncorr err hdma_iram2
                                                  
        NAME: val
        WIDTH: 5
    NAME: pwp_sram_log_err0_2
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                                   First SRAM ECC error detected (1-hot)
                                                   Set when first error is detected
                                                   Reset when corresponding interrupt status bit is cleared
                                                    [0]  correctable err c2txram0
                                                    [1]  correctable err c2txram1
                                                    [2]  correctable err c2txram2
                                                    [3]  correctable err c2txram3
                                                    [4]  correctable err hdma_iram2
                                                  
        NAME: val
        WIDTH: 5
    NAME: pwp_sram_log_err1_2
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Syndrome related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 16
    NAME: pwp_sram_log_syndrome0_2
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Syndrome related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 16
    NAME: pwp_sram_log_syndrome1_2
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Address related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 13
    NAME: pwp_sram_log_addr0_2
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Address related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 13
    NAME: pwp_sram_log_addr1_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_k_bar
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 5.70899179167094e+46
        DESCRIPTION: |-
          refer section 4.2 in latest PLDA spec xpressrich4_reference_manual_vXXX.pdf in folder https://fungible.app.box.com/folder/8108423273;
                      Note: these bits of csr are unused and the input to PLDA tied to constants as indicated below:
                         k_bar [224] = '0;    // IO window implemented
                         k_bar [225] = '0;    // IO window 32-bit addressing support
                   
        NAME: k_bar
        WIDTH: 228
    NAME: csr_k_bar_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_k_pciconf
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 2.48783035010657e+86
        DESCRIPTION: |-
          refer section 4.2 in latest PLDA spec xpressrich4_reference_manual_vXXX.pdf in folder https://fungible.app.box.com/folder/8108423273;
                      Note: these bits of csr are unused and the input to PLDA tied to constants as indicated below:
                         k_pciconf [102:96]  = '0;    // Bridge*
                         k_pciconf [114]     = '0;    // Multicast support
                         k_pciconf [131]     = 1'b1;  // Disable MSI capability in physical function
                         k_pciconf [134:132] = '0;    // Number of MSI messages supported by the physical function (000:1,...101:32). This setting is not available when k_pciconf0[131]=1.
                         k_pciconf [135]     = '0;    // MSI per-vector masking supported by physical function...
                         k_pciconf [223:144] = '0;    // MSI-X...
                         k_pciconf [255:240] = '0;    // Multicast*
                   
        NAME: k_pciconf
        WIDTH: 288
    NAME: csr_k_pciconf_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_k_sriov
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 4611826777659084801
        DESCRIPTION: |-
          refer section 4.2 in latest PLDA spec xpressrich4_reference_manual_vXXX.pdf in folder https://fungible.app.box.com/folder/8108423273;
                      Note: these bits of csr are unused and the input to PLDA tied to constants as indicated below:
                         k_sriov [46] = '0;    // VF 10-bit tag requester supported
                         k_sriov [47] = 1'b1;  // Application-specific extended capabilities implementation
                   
        NAME: k_sriov
        WIDTH: 384
    NAME: csr_k_sriov_2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: csr_tl_report_state
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 6
        DESCRIPTION: ''
        NAME: tl_report_state
        WIDTH: 8
    NAME: csr_tl_report_state_2
  - ATTR: 6
    COUNT: 4
    DESCRIPTION: csr_apb core2
    ENTRIES: 4096
    FLDLST: &13
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: apb
        WIDTH: 32
    NAME: csr_apb_c2_0
  - ATTR: 6
    COUNT: 4
    DESCRIPTION: csr_apb core2
    ENTRIES: 4096
    FLDLST: *13
    NAME: csr_apb_c2_1
  - ATTR: 6
    COUNT: 4
    DESCRIPTION: csr_apb core2
    ENTRIES: 4096
    FLDLST: *13
    NAME: csr_apb_c2_2
  - ATTR: 6
    COUNT: 4
    DESCRIPTION: csr_apb core2
    ENTRIES: 4096
    FLDLST: *13
    NAME: csr_apb_c2_3
  - ATTR: 10
    COUNT: 4
    DESCRIPTION: csr_cfgregs
    ENTRIES: 256
    FLDLST: &14
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: csr_cfgregs
        WIDTH: 32
    NAME: csr_cfgregs_c2_0
  - ATTR: 10
    COUNT: 4
    DESCRIPTION: csr_cfgregs
    ENTRIES: 256
    FLDLST: *14
    NAME: csr_cfgregs_c2_1
  - ATTR: 10
    COUNT: 4
    DESCRIPTION: csr_cfgregs
    ENTRIES: 256
    FLDLST: *14
    NAME: csr_cfgregs_c2_2
  - ATTR: 10
    COUNT: 4
    DESCRIPTION: csr_cfgregs
    ENTRIES: 256
    FLDLST: *14
    NAME: csr_cfgregs_c2_3
  - ATTR: 6
    DESCRIPTION: csr_bar_table
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pf_ep_base_addr_0
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pf_ep_base_addr_1
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pf_ep_base_addr_2
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pf_ep_base_addr_3
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pf_ep_base_addr_4
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pf_ep_base_addr_5
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pf_ep_base_exprom
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: vf_ep_base_addr_0
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: vf_ep_base_addr_1
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: vf_ep_base_addr_2
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: vf_ep_base_addr_3
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: vf_ep_base_addr_4
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: vf_ep_base_addr_5
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: vf_bar0_size_log2
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: vf_bar1_size_log2
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: vf_bar2_size_log2
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: vf_bar3_size_log2
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: vf_bar4_size_log2
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: vf_bar5_size_log2
        WIDTH: 6
    NAME: csr_bar_table_2
  - ATTR: 6
    DESCRIPTION: Access to pclk Stats Counters
    ENTRIES: 3
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Statistics Counters
        NAME: cnt
        WIDTH: 48
    NAME: csr_statsp_2
    TEST_ATTR: 0
  - ATTR: 6
    DESCRIPTION: Access to tclk Stats Counters
    ENTRIES: 2
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Statistics Counters
        NAME: cnt
        WIDTH: 48
    NAME: csr_statst_2
    TEST_ATTR: 0
XASIZE: 0
