FF_TYPE: JK
FF_NO: 2
INPUT_NO: 1
OUTPUT_NO: 1
INTERNAL_NO: 8
INPUTS: X
OUTPUTS: Z
INTERNALS: Xdash, J1, K1, J0, K0, Q1, Q0, Q3
DESIGN:
INVERTER(X,Xdash)
INVERTER(X,K0)
GATE: AND (Xdash,Q0,J1)
GATE: OR(X,Q0,K1)
GATE: OR(X,Q1,J0)
GATE: AND(Q1,Q0,Q3)
GATE: AND(X,Q3,Z)
FF: JK(J1,K1,Q1)
FF: JK(J0,K0,Q0)