<dec f='llvm/llvm/include/llvm/InitializePasses.h' l='287' type='void llvm::initializeMachineDominatorTreePass(llvm::PassRegistry &amp; )'/>
<use f='llvm/llvm/lib/CodeGen/CodeGen.cpp' l='69' u='c' c='_ZN4llvm17initializeCodeGenERNS_12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='736' macro='1' u='c' c='_ZL34initializeEarlyIfConverterPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='1060' macro='1' u='c' c='_ZL35initializeEarlyIfPredicatorPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.cpp' l='80' macro='1' u='c' c='_ZL36initializeLiveDebugVariablesPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='66' macro='1' u='c' c='_ZL31initializeLiveIntervalsPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='157' macro='1' u='c' c='_ZL28initializeMachineCSEPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/MachineDominanceFrontier.cpp' l='28' macro='1' u='c' c='_ZL42initializeMachineDominanceFrontierPassOnceRN4llvm12PassRegistryE'/>
<def f='llvm/llvm/lib/CodeGen/MachineDominators.cpp' l='42' macro='1' type='void llvm::initializeMachineDominatorTreePass(llvm::PassRegistry &amp; Registry)'/>
<use f='llvm/llvm/lib/CodeGen/MachineDominators.cpp' l='66' u='c' c='_ZN4llvm20MachineDominatorTreeC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='308' macro='1' u='c' c='_ZL29initializeMachineLICMPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='317' macro='1' u='c' c='_ZL34initializeEarlyMachineLICMPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLoopInfo.cpp' l='39' macro='1' u='c' c='_ZL33initializeMachineLoopInfoPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='189' macro='1' u='c' c='_ZL34initializeMachinePipelinerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegionInfo.cpp' l='133' macro='1' u='c' c='_ZL39initializeMachineRegionInfoPassPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='215' macro='1' u='c' c='_ZL34initializeMachineSchedulerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='245' macro='1' u='c' c='_ZL38initializePostMachineSchedulerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='243' macro='1' u='c' c='_ZL32initializeMachineSinkingPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='447' macro='1' u='c' c='_ZL35initializePeepholeOptimizerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='149' macro='1' u='c' c='_ZL21initializePEIPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='142' macro='1' u='c' c='_ZL25initializeRABasicPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='572' macro='1' u='c' c='_ZL26initializeRAGreedyPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='254' macro='1' u='c' c='_ZL28initializeShrinkWrapPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionOptimizer.cpp' l='129' macro='1' u='c' c='_ZL43initializeAArch64ConditionOptimizerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='800' macro='1' u='c' c='_ZL44initializeAArch64ConditionalComparesPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp' l='1648' macro='1' u='c' c='_ZL39initializeAMDGPUCFGStructurizerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='115' macro='1' u='c' c='_ZL33initializeSIFixSGPRCopiesPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp' l='81' macro='1' u='c' c='_ZL31initializeSIInsertSkipsPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='404' macro='1' u='c' c='_ZL33initializeSILowerI1CopiesPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2167' macro='1' u='c' c='_ZL41initializeARMPreAllocLoadStoreOptPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='87' macro='1' u='c' c='_ZL37initializeMVEVPTOptimisationsPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='260' macro='1' u='c' c='_ZL36initializeHexagonBitSimplifyPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='570' macro='1' u='c' c='_ZL39initializeHexagonConstExtendersPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='255' macro='1' u='c' c='_ZL39initializeHexagonExpandCondsetsPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1630' macro='1' u='c' c='_ZL34initializeHexagonGenInsertPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp' l='133' macro='1' u='c' c='_ZL37initializeHexagonGenPredicatePassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='369' macro='1' u='c' c='_ZL38initializeHexagonHardwareLoopsPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='121' macro='1' u='c' c='_ZL36initializeHexagonOptAddrModePassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp' l='107' macro='1' u='c' c='_ZL31initializeHexagonRDFOptPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='126' macro='1' u='c' c='_ZL35initializeHexagonPacketizerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='199' macro='1' u='c' c='_ZL37initializePPCBranchCoalescingPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='1657' macro='1' u='c' c='_ZL31initializePPCMIPeepholePassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp' l='732' macro='1' u='c' c='_ZL37initializePPCReduceCRLogicalsPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp' l='389' macro='1' u='c' c='_ZL33initializePPCVSXFMAMutatePassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExceptionInfo.cpp' l='30' macro='1' u='c' c='_ZL42initializeWebAssemblyExceptionInfoPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/X86/X86LoadValueInjectionLoadHardening.cpp' l='809' macro='1' u='c' c='_ZL56initializeX86LoadValueInjectionLoadHardeningPassPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/X86/X86PreTileConfig.cpp' l='91' macro='1' u='c' c='_ZL34initializeX86PreTileConfigPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='84' macro='1' u='c' c='_ZL31initializeX86TileConfigPassOnceRN4llvm12PassRegistryE'/>
