// Seed: 1987568540
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  wire id_4;
  tri1 id_5;
  wire id_6;
  wire id_7;
  assign id_6 = id_7;
  assign id_5 = 1;
  assign id_7 = id_3;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply0 id_3
    , id_17,
    input tri0 id_4,
    input wor id_5,
    input wor id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wand id_11,
    input uwire id_12,
    output supply0 id_13,
    input tri id_14,
    output tri id_15
);
  wire id_18 = id_18;
  module_0();
endmodule
