[01/07 15:07:04      0s] 
[01/07 15:07:04      0s] Cadence Innovus(TM) Implementation System.
[01/07 15:07:04      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/07 15:07:04      0s] 
[01/07 15:07:04      0s] Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
[01/07 15:07:04      0s] Options:	
[01/07 15:07:04      0s] Date:		Tue Jan  7 15:07:04 2025
[01/07 15:07:04      0s] Host:		fatima.novalocal (x86_64 w/Linux 3.10.0-1160.99.1.el7.x86_64) (1core*4cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 16384KB)
[01/07 15:07:04      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/07 15:07:04      0s] 
[01/07 15:07:04      0s] License:
[01/07 15:07:04      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[01/07 15:07:04      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/07 15:08:00     17s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[01/07 15:08:05     19s] @(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/07 15:08:05     19s] @(#)CDS: NanoRoute 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
[01/07 15:08:05     19s] @(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/07 15:08:05     19s] @(#)CDS: CTE 20.11-s059_1 () Aug  2 2020 05:46:30 ( )
[01/07 15:08:05     19s] @(#)CDS: SYNTECH 20.11-s028_1 () Aug  1 2020 06:14:27 ( )
[01/07 15:08:05     19s] @(#)CDS: CPE v20.11-s013
[01/07 15:08:05     19s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/07 15:08:05     19s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[01/07 15:08:05     19s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/07 15:08:05     19s] @(#)CDS: RCDB 11.15.0
[01/07 15:08:05     19s] @(#)CDS: STYLUS 20.10-p011_1 (06/03/2020 04:47 PDT)
[01/07 15:08:05     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20643_fatima.novalocal_ist1112497_IemsM3.

[01/07 15:08:05     19s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[01/07 15:08:15     21s] 
[01/07 15:08:15     21s] **INFO:  MMMC transition support version v31-84 
[01/07 15:08:15     21s] 
[01/07 15:08:15     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/07 15:08:15     21s] <CMD> suppressMessage ENCEXT-2799
[01/07 15:08:15     21s] <CMD> win
[01/07 15:08:51     24s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/07 15:08:51     24s] <CMD> set dbgDualViewAwareXTree 1
[01/07 15:08:51     24s] <CMD> set dcgHonorSignalNetNDR 1
[01/07 15:08:51     24s] <CMD> set defHierChar /
[01/07 15:08:51     24s] Set Default Input Pin Transition as 0.1 ps.
[01/07 15:08:51     24s] <CMD> set delaycal_input_transition_delay 0.1ps
[01/07 15:08:51     24s] <CMD> set distributed_client_message_echo 1
[01/07 15:08:51     24s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/07 15:08:51     24s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/07 15:08:51     24s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/07 15:08:51     24s] <CMD> set floorplan_default_site core
[01/07 15:08:51     24s] <CMD> set fpIsMaxIoHeight 0
[01/07 15:08:51     24s] <CMD> set init_gnd_net dgnd
[01/07 15:08:51     24s] <CMD> set init_lef_file {../lef_libs/header8m2t_V55.lef ../lef_libs/fsc0h_d_generic_core.lef ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef}
[01/07 15:08:51     24s] <CMD> set init_mmmc_file BATCHARGER_controller.view
[01/07 15:08:51     24s] <CMD> set init_oa_search_lib {}
[01/07 15:08:51     24s] <CMD> set init_original_verilog_files BATCHARGER_controller_synth.v
[01/07 15:08:51     24s] <CMD> set init_pwr_net dvdd
[01/07 15:08:51     24s] <CMD> set init_verilog BATCHARGER_controller_synth.v
[01/07 15:08:51     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 15:08:51     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 15:08:51     24s] <CMD> set latch_time_borrow_mode max_borrow
[01/07 15:08:51     24s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} title {!!str {Worst Setup Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} title {!!str {Worst Hold Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} auto_hide {!!true 1} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}} link_file_metric {!!str rail.worstivreport.name:%.type:%}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} auto_hide {!!true 1} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.base_cells} title {!!str {Techlib Cells}}}} {!!map {metric {!!str design.instances.register} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/07 15:08:51     24s] <CMD> set pegDefaultResScaleFactor 1
[01/07 15:08:51     24s] <CMD> set pegDetailResScaleFactor 1
[01/07 15:08:51     24s] <CMD> set pegEnableDualViewForTQuantus 1
[01/07 15:08:51     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 15:08:51     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 15:08:51     24s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/07 15:08:51     24s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/07 15:08:51     24s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[01/07 15:08:51     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 15:08:51     24s] <CMD> suppressMessage -silent GLOBAL-100
[01/07 15:08:51     24s] <CMD> unsuppressMessage -silent GLOBAL-100
[01/07 15:08:51     24s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[01/07 15:08:51     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 15:08:51     24s] <CMD> suppressMessage -silent GLOBAL-100
[01/07 15:08:51     24s] <CMD> unsuppressMessage -silent GLOBAL-100
[01/07 15:08:51     24s] <CMD> set timing_enable_default_delay_arc 1
[01/07 15:08:51     24s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/07 15:08:51     24s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/07 15:10:16     41s] <CMD> init_design
[01/07 15:10:16     42s] #% Begin Load MMMC data ... (date=01/07 15:10:16, mem=623.2M)
[01/07 15:10:16     42s] #% End Load MMMC data ... (date=01/07 15:10:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=623.4M, current mem=623.4M)
[01/07 15:10:16     42s] 
[01/07 15:10:16     42s] Loading LEF file ../lef_libs/header8m2t_V55.lef ...
[01/07 15:10:16     42s] 
[01/07 15:10:16     42s] Loading LEF file ../lef_libs/fsc0h_d_generic_core.lef ...
[01/07 15:10:16     42s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[01/07 15:10:16     42s] The LEF parser will ignore this statement.
[01/07 15:10:16     42s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../lef_libs/fsc0h_d_generic_core.lef at line 1.
[01/07 15:10:16     42s] Set DBUPerIGU to M2 pitch 400.
[01/07 15:10:16     42s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../lef_libs/fsc0h_d_generic_core.lef at line 41658.
[01/07 15:10:16     42s] 
[01/07 15:10:16     42s] Loading LEF file ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef ...
[01/07 15:10:16     42s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-119' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-119' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-119' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-119' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-119' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-119' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-119):	LAYER 'metal7' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-119' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-119):	LAYER 'metal8' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-119' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN2B1CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN2B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN2B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN2B1KHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN2CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN2EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN2HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN2KHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN3B1CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN3B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN3B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN3B2BHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN3B2EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN3B2HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN3CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN3EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN3HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN4B1BHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN4B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-58):	MACRO 'AN4B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-58' for more detail.
[01/07 15:10:16     42s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[01/07 15:10:16     42s] To increase the message display limit, refer to the product command reference manual.
[01/07 15:10:16     42s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[01/07 15:10:16     42s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[01/07 15:10:16     42s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef at line 17898.
[01/07 15:10:16     42s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[01/07 15:10:16     42s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[01/07 15:10:16     42s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef at line 17898.
[01/07 15:10:16     42s] **WARN: (IMPLF-61):	407 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[01/07 15:10:16     42s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 15:10:16     42s] Type 'man IMPLF-61' for more detail.
[01/07 15:10:16     42s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTHD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 15:10:16     42s] Type 'man IMPLF-200' for more detail.
[01/07 15:10:16     42s] 
[01/07 15:10:16     42s] viaInitial starts at Tue Jan  7 15:10:16 2025
viaInitial ends at Tue Jan  7 15:10:16 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[01/07 15:10:16     42s] Loading view definition file from BATCHARGER_controller.view
[01/07 15:10:16     42s] Reading SS_LIB timing library '/afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ss1p08v125c.lib' ...
[01/07 15:10:19     44s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTHD'. The cell will only be used for analysis. (File /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ss1p08v125c.lib)
[01/07 15:10:19     44s] Read 407 cells in library 'fsc0h_d_generic_core_ss1p08v125c' 
[01/07 15:10:19     44s] Reading FF_LIB timing library '/afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ff1p32vm40c.lib' ...
[01/07 15:10:21     46s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTHD'. The cell will only be used for analysis. (File /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ff1p32vm40c.lib)
[01/07 15:10:21     46s] Read 407 cells in library 'fsc0h_d_generic_core_ff1p32vm40c' 
[01/07 15:10:21     46s] Ending "PreSetAnalysisView" (total cpu=0:00:04.6, real=0:00:05.0, peak res=756.2M, current mem=649.4M)
[01/07 15:10:21     46s] *** End library_loading (cpu=0.08min, real=0.08min, mem=24.0M, fe_cpu=0.78min, fe_real=3.28min, fe_mem=783.8M) ***
[01/07 15:10:21     47s] #% Begin Load netlist data ... (date=01/07 15:10:21, mem=648.4M)
[01/07 15:10:21     47s] *** Begin netlist parsing (mem=783.8M) ***
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4EHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4EHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3EHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3EHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3CHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3CHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2KHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2KHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2EHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2EHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2CHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2CHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR4EHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR4EHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR3EHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR3EHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR3CHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR3CHD' is defined in LEF but not in the timing library.
[01/07 15:10:21     47s] Type 'man IMPVL-159' for more detail.
[01/07 15:10:21     47s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[01/07 15:10:21     47s] To increase the message display limit, refer to the product command reference manual.
[01/07 15:10:21     47s] Created 407 new cells from 2 timing libraries.
[01/07 15:10:21     47s] Reading netlist ...
[01/07 15:10:21     47s] Backslashed names will retain backslash and a trailing blank character.
[01/07 15:10:21     47s] Reading verilog netlist 'BATCHARGER_controller_synth.v'
[01/07 15:10:21     47s] 
[01/07 15:10:21     47s] *** Memory Usage v#2 (Current mem = 783.816M, initial mem = 272.281M) ***
[01/07 15:10:21     47s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=783.8M) ***
[01/07 15:10:21     47s] #% End Load netlist data ... (date=01/07 15:10:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=657.6M, current mem=657.6M)
[01/07 15:10:21     47s] Top level cell is BATCHARGER_controller.
[01/07 15:10:22     47s] Hooked 814 DB cells to tlib cells.
[01/07 15:10:22     47s] Ending "BindLib:" (total cpu=0:00:00.4, real=0:00:01.0, peak res=694.8M, current mem=694.8M)
[01/07 15:10:22     47s] Starting recursive module instantiation check.
[01/07 15:10:22     47s] No recursion found.
[01/07 15:10:22     47s] Building hierarchical netlist for Cell BATCHARGER_controller ...
[01/07 15:10:22     47s] *** Netlist is unique.
[01/07 15:10:22     47s] Setting Std. cell height to 3200 DBU (smallest netlist inst).
[01/07 15:10:22     47s] ** info: there are 823 modules.
[01/07 15:10:22     47s] ** info: there are 271 stdCell insts.
[01/07 15:10:22     47s] 
[01/07 15:10:22     47s] *** Memory Usage v#2 (Current mem = 832.242M, initial mem = 272.281M) ***
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:10:22     47s] Type 'man IMPFP-3961' for more detail.
[01/07 15:10:22     47s] Set Default Net Delay as 1000 ps.
[01/07 15:10:22     47s] Set Default Net Load as 0.5 pF. 
[01/07 15:10:22     47s] Set Default Input Pin Transition as 0.1 ps.
[01/07 15:10:23     48s] Extraction setup Started 
[01/07 15:10:23     48s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[01/07 15:10:23     48s] Reading Capacitance Table File captable.cap ...
[01/07 15:10:23     48s] Cap table was created using Encounter 14.26-s039_1.
[01/07 15:10:23     48s] Process name: MIXED_MODE_RFCMOS13_1P8M2T_MMC_FSG_TOP_METAL20K_L130E.
[01/07 15:10:23     48s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[01/07 15:10:23     48s] **WARN: (IMPEXT-2771):	Via ALVIA specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[01/07 15:10:23     48s] Allocated an empty WireEdgeEnlargement table in SS_RC [7].
[01/07 15:10:23     48s] Allocated an empty WireEdgeEnlargement table in SS_RC [8].
[01/07 15:10:23     48s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[01/07 15:10:23     48s] Reading Capacitance Table File captable.cap ...
[01/07 15:10:23     48s] Cap table was created using Encounter 14.26-s039_1.
[01/07 15:10:23     48s] Process name: MIXED_MODE_RFCMOS13_1P8M2T_MMC_FSG_TOP_METAL20K_L130E.
[01/07 15:10:23     48s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[01/07 15:10:23     48s] **WARN: (IMPEXT-2771):	Via ALVIA specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[01/07 15:10:23     48s] Allocated an empty WireEdgeEnlargement table in FF_RC [7].
[01/07 15:10:23     48s] Allocated an empty WireEdgeEnlargement table in FF_RC [8].
[01/07 15:10:23     48s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[01/07 15:10:23     48s] Importing multi-corner RC tables ... 
[01/07 15:10:23     48s] Summary of Active RC-Corners : 
[01/07 15:10:23     48s]  
[01/07 15:10:23     48s]  Analysis View: WC_AN
[01/07 15:10:23     48s]     RC-Corner Name        : SS_RC
[01/07 15:10:23     48s]     RC-Corner Index       : 0
[01/07 15:10:23     48s]     RC-Corner Temperature : 125 Celsius
[01/07 15:10:23     48s]     RC-Corner Cap Table   : 'captable.cap'
[01/07 15:10:23     48s]     RC-Corner PreRoute Res Factor         : 1.1
[01/07 15:10:23     48s]     RC-Corner PreRoute Cap Factor         : 1.1
[01/07 15:10:23     48s]     RC-Corner PostRoute Res Factor        : 1.1 {1.1 1 1}
[01/07 15:10:23     48s]     RC-Corner PostRoute Cap Factor        : 1.1 {1.1 1 1}
[01/07 15:10:23     48s]     RC-Corner PostRoute XCap Factor       : 1.1 {1.1 1 1}
[01/07 15:10:23     48s]     RC-Corner PreRoute Clock Res Factor   : 1.1
[01/07 15:10:23     48s]     RC-Corner PreRoute Clock Cap Factor   : 1.1
[01/07 15:10:23     48s]     RC-Corner PostRoute Clock Cap Factor  : 1.1 {1.1 1 1} 
[01/07 15:10:23     48s]     RC-Corner PostRoute Clock Res Factor  : 1.1 {1.1 1 1} 
[01/07 15:10:23     48s]  
[01/07 15:10:23     48s]  Analysis View: BC_AN
[01/07 15:10:23     48s]     RC-Corner Name        : FF_RC
[01/07 15:10:23     48s]     RC-Corner Index       : 1
[01/07 15:10:23     48s]     RC-Corner Temperature : -40 Celsius
[01/07 15:10:23     48s]     RC-Corner Cap Table   : 'captable.cap'
[01/07 15:10:23     48s]     RC-Corner PreRoute Res Factor         : 0.9
[01/07 15:10:23     48s]     RC-Corner PreRoute Cap Factor         : 0.9
[01/07 15:10:23     48s]     RC-Corner PostRoute Res Factor        : 0.9 {0.9 1 1}
[01/07 15:10:23     48s]     RC-Corner PostRoute Cap Factor        : 0.9 {0.9 1 1}
[01/07 15:10:23     48s]     RC-Corner PostRoute XCap Factor       : 0.9 {0.9 1 1}
[01/07 15:10:23     48s]     RC-Corner PreRoute Clock Res Factor   : 0.9
[01/07 15:10:23     48s]     RC-Corner PreRoute Clock Cap Factor   : 0.9
[01/07 15:10:23     48s]     RC-Corner PostRoute Clock Cap Factor  : 0.9 {0.9 1 1} 
[01/07 15:10:23     48s]     RC-Corner PostRoute Clock Res Factor  : 0.9 {0.9 1 1} 
[01/07 15:10:23     48s] LayerId::1 widthSet size::4
[01/07 15:10:23     48s] LayerId::2 widthSet size::4
[01/07 15:10:23     48s] LayerId::3 widthSet size::4
[01/07 15:10:23     48s] LayerId::4 widthSet size::4
[01/07 15:10:23     48s] LayerId::5 widthSet size::4
[01/07 15:10:23     48s] LayerId::6 widthSet size::4
[01/07 15:10:23     48s] LayerId::7 widthSet size::4
[01/07 15:10:23     48s] LayerId::8 widthSet size::5
[01/07 15:10:23     48s] Updating RC grid for preRoute extraction ...
[01/07 15:10:23     48s] Initializing multi-corner capacitance tables ... 
[01/07 15:10:23     48s] Initializing multi-corner resistance tables ...
[01/07 15:10:23     48s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:10:23     48s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 15:10:23     48s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[01/07 15:10:23     48s] *Info: initialize multi-corner CTS.
[01/07 15:10:23     48s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=908.9M, current mem=693.2M)
[01/07 15:10:23     49s] Reading timing constraints file 'BATCHARGER_controller_synth.sdc' ...
[01/07 15:10:23     49s] Current (total cpu=0:00:49.1, real=0:03:19, peak res=917.5M, current mem=917.5M)
[01/07 15:10:23     49s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File BATCHARGER_controller_synth.sdc, Line 9).
[01/07 15:10:23     49s] 
[01/07 15:10:23     49s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File BATCHARGER_controller_synth.sdc, Line 10).
[01/07 15:10:23     49s] 
[01/07 15:10:23     49s] INFO (CTE): Reading of timing constraints file BATCHARGER_controller_synth.sdc completed, with 2 WARNING
[01/07 15:10:23     49s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=925.0M, current mem=925.0M)
[01/07 15:10:23     49s] Current (total cpu=0:00:49.2, real=0:03:19, peak res=925.0M, current mem=925.0M)
[01/07 15:10:23     49s] Reading timing constraints file 'BATCHARGER_controller_synth.sdc' ...
[01/07 15:10:23     49s] Current (total cpu=0:00:49.2, real=0:03:19, peak res=925.0M, current mem=925.0M)
[01/07 15:10:23     49s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File BATCHARGER_controller_synth.sdc, Line 9).
[01/07 15:10:23     49s] 
[01/07 15:10:23     49s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File BATCHARGER_controller_synth.sdc, Line 10).
[01/07 15:10:23     49s] 
[01/07 15:10:23     49s] INFO (CTE): Reading of timing constraints file BATCHARGER_controller_synth.sdc completed, with 2 WARNING
[01/07 15:10:24     49s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=925.3M, current mem=925.3M)
[01/07 15:10:24     49s] Current (total cpu=0:00:49.3, real=0:03:20, peak res=925.3M, current mem=925.3M)
[01/07 15:10:24     49s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/07 15:10:24     49s] Creating Cell Server ...(0, 1, 1, 1)
[01/07 15:10:24     49s] Summary for sequential cells identification: 
[01/07 15:10:24     49s]   Identified SBFF number: 88
[01/07 15:10:24     49s]   Identified MBFF number: 0
[01/07 15:10:24     49s]   Identified SB Latch number: 0
[01/07 15:10:24     49s]   Identified MB Latch number: 0
[01/07 15:10:24     49s]   Not identified SBFF number: 4
[01/07 15:10:24     49s]   Not identified MBFF number: 0
[01/07 15:10:24     49s]   Not identified SB Latch number: 0
[01/07 15:10:24     49s]   Not identified MB Latch number: 0
[01/07 15:10:24     49s]   Number of sequential cells which are not FFs: 26
[01/07 15:10:24     49s] Total number of combinational cells: 276
[01/07 15:10:24     49s] Total number of sequential cells: 118
[01/07 15:10:24     49s] Total number of tristate cells: 13
[01/07 15:10:24     49s] Total number of level shifter cells: 0
[01/07 15:10:24     49s] Total number of power gating cells: 0
[01/07 15:10:24     49s] Total number of isolation cells: 0
[01/07 15:10:24     49s] Total number of power switch cells: 0
[01/07 15:10:24     49s] Total number of pulse generator cells: 0
[01/07 15:10:24     49s] Total number of always on buffers: 0
[01/07 15:10:24     49s] Total number of retention cells: 0
[01/07 15:10:24     49s] List of usable buffers: BUFCKEHD BUFCHD BUFCKHHD BUFCKGHD BUFCKIHD BUFCKJHD BUFCKLHD BUFCKKHD BUFCKMHD BUFCKNHD BUFCKQHD BUFEHD BUFDHD BUFHHD BUFGHD BUFIHD BUFJHD BUFKHD BUFLHD BUFMHD BUFNHD BUFQHD
[01/07 15:10:24     49s] Total number of usable buffers: 22
[01/07 15:10:24     49s] List of unusable buffers:
[01/07 15:10:24     49s] Total number of unusable buffers: 0
[01/07 15:10:24     49s] List of usable inverters: INVCKDHD INVCHD INVCKGHD INVCKHHD INVCKIHD INVCKJHD INVCKKHD INVCKLHD INVCKMHD INVCKNHD INVCKQHD INVDHD INVGHD INVHHD INVJHD INVIHD INVKHD INVLHD INVMHD INVNHD INVQHD
[01/07 15:10:24     49s] Total number of usable inverters: 21
[01/07 15:10:24     49s] List of unusable inverters:
[01/07 15:10:24     49s] Total number of unusable inverters: 0
[01/07 15:10:24     49s] List of identified usable delay cells: DELAKHD DELBKHD DELDKHD DELCKHD
[01/07 15:10:24     49s] Total number of identified usable delay cells: 4
[01/07 15:10:24     49s] List of identified unusable delay cells:
[01/07 15:10:24     49s] Total number of identified unusable delay cells: 0
[01/07 15:10:24     49s] Creating Cell Server, finished. 
[01/07 15:10:24     49s] 
[01/07 15:10:24     49s] Deleting Cell Server ...
[01/07 15:10:24     49s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=955.3M, current mem=955.3M)
[01/07 15:10:24     49s] Creating Cell Server ...(0, 0, 0, 0)
[01/07 15:10:24     49s] Summary for sequential cells identification: 
[01/07 15:10:24     49s]   Identified SBFF number: 88
[01/07 15:10:24     49s]   Identified MBFF number: 0
[01/07 15:10:24     49s]   Identified SB Latch number: 0
[01/07 15:10:24     49s]   Identified MB Latch number: 0
[01/07 15:10:24     49s]   Not identified SBFF number: 4
[01/07 15:10:24     49s]   Not identified MBFF number: 0
[01/07 15:10:24     49s]   Not identified SB Latch number: 0
[01/07 15:10:24     49s]   Not identified MB Latch number: 0
[01/07 15:10:24     49s]   Number of sequential cells which are not FFs: 26
[01/07 15:10:24     49s]  Visiting view : WC_AN
[01/07 15:10:24     49s]    : PowerDomain = none : Weighted F : unweighted  = 29.10 (1.000) with rcCorner = 0
[01/07 15:10:24     49s]    : PowerDomain = none : Weighted F : unweighted  = 26.90 (1.000) with rcCorner = -1
[01/07 15:10:24     49s]  Visiting view : BC_AN
[01/07 15:10:24     49s]    : PowerDomain = none : Weighted F : unweighted  = 12.60 (1.000) with rcCorner = 1
[01/07 15:10:24     49s]    : PowerDomain = none : Weighted F : unweighted  = 11.50 (1.000) with rcCorner = -1
[01/07 15:10:24     49s]  Setting StdDelay to 29.10
[01/07 15:10:24     49s] Creating Cell Server, finished. 
[01/07 15:10:24     49s] 
[01/07 15:10:24     49s] 
[01/07 15:10:24     49s] *** Summary of all messages that are not suppressed in this session:
[01/07 15:10:24     49s] Severity  ID               Count  Summary                                  
[01/07 15:10:24     49s] WARNING   IMPLF-58           407  MACRO '%s' has been found in the databas...
[01/07 15:10:24     49s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[01/07 15:10:24     49s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/07 15:10:24     49s] WARNING   IMPLF-119            8  LAYER '%s' has been found in the databas...
[01/07 15:10:24     49s] WARNING   IMPFP-3961          15  The techSite '%s' has no related standar...
[01/07 15:10:24     49s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[01/07 15:10:24     49s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[01/07 15:10:24     49s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[01/07 15:10:24     49s] WARNING   IMPVL-159          814  Pin '%s' of cell '%s' is defined in LEF ...
[01/07 15:10:24     49s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[01/07 15:10:24     49s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/07 15:10:24     49s] *** Message Summary: 1258 warning(s), 0 error(s)
[01/07 15:10:24     49s] 
[01/07 15:15:08     99s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/07 15:15:08     99s] <CMD> setPinAssignMode -pinEditInBatch true
[01/07 15:15:08     99s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 0.4 -pin {cc cv tc imonen tmonen vmonen}
[01/07 15:15:08     99s] #create default rule from bind_ndr_rule rule=0x7fec63d7ab60 0x7fec63af8570
[01/07 15:15:09     99s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 15:15:09     99s] Successfully spread [6] pins.
[01/07 15:15:09     99s] editPin : finished (cpu = 0:00:00.6 real = 0:00:01.0, mem = 1141.2M).
[01/07 15:15:09     99s] <CMD> setPinAssignMode -pinEditInBatch false
[01/07 15:16:21    112s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/07 15:16:21    112s] <CMD> setPinAssignMode -pinEditInBatch true
[01/07 15:16:21    112s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.4 -pin {clk dgnd dvdd rstz}
[01/07 15:16:21    112s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 15:16:21    112s] Successfully spread [4] pins.
[01/07 15:16:21    112s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1142.9M).
[01/07 15:16:21    112s] <CMD> setPinAssignMode -pinEditInBatch false
[01/07 15:16:45    115s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/07 15:16:45    115s] <CMD> setPinAssignMode -pinEditInBatch true
[01/07 15:16:45    115s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 0.4 -pin {{ibat[0]} {ibat[1]} {ibat[2]} {ibat[3]} {ibat[4]} {ibat[5]} {ibat[6]} {ibat[7]} {tbat[0]} {tbat[1]} {tbat[2]} {tbat[3]} {tbat[4]} {tbat[5]} {tbat[6]} {tbat[7]} {vbat[0]} {vbat[1]} {vbat[2]} {vbat[3]} {vbat[4]} {vbat[5]} {vbat[6]} {vbat[7]} vtok}
[01/07 15:16:45    115s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 15:16:45    115s] Successfully spread [25] pins.
[01/07 15:16:45    115s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1143.7M).
[01/07 15:16:45    115s] <CMD> setPinAssignMode -pinEditInBatch false
[01/07 15:17:00    117s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/07 15:17:00    117s] <CMD> setPinAssignMode -pinEditInBatch true
[01/07 15:17:00    117s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.4 -pin {{iend[0]} {iend[1]} {iend[2]} {iend[3]} {iend[4]} {iend[5]} {iend[6]} {iend[7]} {tempmax[0]} {tempmax[1]} {tempmax[2]} {tempmax[3]} {tempmax[4]} {tempmax[5]} {tempmax[6]} {tempmax[7]} {tempmin[0]} {tempmin[1]} {tempmin[2]} {tempmin[3]} {tempmin[4]} {tempmin[5]} {tempmin[6]} {tempmin[7]} {tmax[0]} {tmax[1]} {tmax[2]} {tmax[3]} {tmax[4]} {tmax[5]} {tmax[6]} {tmax[7]} {vcutoff[0]} {vcutoff[1]} {vcutoff[2]} {vcutoff[3]} {vcutoff[4]} {vcutoff[5]} {vcutoff[6]} {vcutoff[7]} {vpreset[0]} {vpreset[1]} {vpreset[2]} {vpreset[3]} {vpreset[4]} {vpreset[5]} {vpreset[6]} {vpreset[7]}}
[01/07 15:17:00    117s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 15:17:00    117s] Successfully spread [48] pins.
[01/07 15:17:00    117s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1145.5M).
[01/07 15:17:00    117s] <CMD> setPinAssignMode -pinEditInBatch false
[01/07 15:17:03    118s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/07 15:17:03    118s] <CMD> setPinAssignMode -pinEditInBatch true
[01/07 15:17:03    118s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing -0.4 -pin {{iend[0]} {iend[1]} {iend[2]} {iend[3]} {iend[4]} {iend[5]} {iend[6]} {iend[7]} {tempmax[0]} {tempmax[1]} {tempmax[2]} {tempmax[3]} {tempmax[4]} {tempmax[5]} {tempmax[6]} {tempmax[7]} {tempmin[0]} {tempmin[1]} {tempmin[2]} {tempmin[3]} {tempmin[4]} {tempmin[5]} {tempmin[6]} {tempmin[7]} {tmax[0]} {tmax[1]} {tmax[2]} {tmax[3]} {tmax[4]} {tmax[5]} {tmax[6]} {tmax[7]} {vcutoff[0]} {vcutoff[1]} {vcutoff[2]} {vcutoff[3]} {vcutoff[4]} {vcutoff[5]} {vcutoff[6]} {vcutoff[7]} {vpreset[0]} {vpreset[1]} {vpreset[2]} {vpreset[3]} {vpreset[4]} {vpreset[5]} {vpreset[6]} {vpreset[7]}}
[01/07 15:17:03    118s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[01/07 15:17:16    118s] <CMD> getIoFlowFlag
[01/07 15:17:44    122s] <CMD> setIoFlowFlag 0
[01/07 15:17:44    122s] <CMD> floorPlan -site core -s 62.4 57.6 3.6 3.6 3.6 3.6
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:45    122s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:45    122s] <CMD> uiSetTool select
[01/07 15:17:45    122s] <CMD> getIoFlowFlag
[01/07 15:17:45    122s] <CMD> fit
[01/07 15:17:47    123s] <CMD> setIoFlowFlag 0
[01/07 15:17:47    123s] <CMD> floorPlan -site core -s 62.4 57.6 3.6 3.6 3.6 3.6
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 15:17:47    123s] Type 'man IMPFP-3961' for more detail.
[01/07 15:17:47    123s] <CMD> uiSetTool select
[01/07 15:17:47    123s] <CMD> getIoFlowFlag
[01/07 15:17:47    123s] <CMD> fit
[01/07 15:19:21    132s] <CMD> clearGlobalNets
[01/07 15:19:21    132s] <CMD> globalNetConnect dgnd -type pgpin -pin GND -instanceBasename *
[01/07 15:19:21    132s] <CMD> globalNetConnect dvdd -type pgpin -pin VCC -instanceBasename *
[01/07 15:19:23    132s] <CMD> clearGlobalNets
[01/07 15:19:23    132s] <CMD> globalNetConnect dgnd -type pgpin -pin GND -instanceBasename *
[01/07 15:19:23    132s] <CMD> globalNetConnect dvdd -type pgpin -pin VCC -instanceBasename *
[01/07 15:20:45    136s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/07 15:20:45    136s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal8(8) } -nets { dgnd dvdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal8(8) }
[01/07 15:20:45    136s] *** Begin SPECIAL ROUTE on Tue Jan  7 15:20:45 2025 ***
[01/07 15:20:45    136s] SPECIAL ROUTE ran on directory: /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/P_and_R/BATCHARGER
[01/07 15:20:45    136s] SPECIAL ROUTE ran on machine: fatima.novalocal (Linux 3.10.0-1160.99.1.el7.x86_64 Xeon 2.40Ghz)
[01/07 15:20:45    136s] 
[01/07 15:20:45    136s] Begin option processing ...
[01/07 15:20:45    136s] srouteConnectPowerBump set to false
[01/07 15:20:45    136s] routeSelectNet set to "dgnd dvdd"
[01/07 15:20:45    136s] routeSpecial set to true
[01/07 15:20:45    136s] srouteBlockPin set to "useLef"
[01/07 15:20:45    136s] srouteBottomLayerLimit set to 1
[01/07 15:20:45    136s] srouteBottomTargetLayerLimit set to 1
[01/07 15:20:45    136s] srouteConnectConverterPin set to false
[01/07 15:20:45    136s] srouteCrossoverViaBottomLayer set to 1
[01/07 15:20:45    136s] srouteCrossoverViaTopLayer set to 8
[01/07 15:20:45    136s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/07 15:20:45    136s] srouteFollowCorePinEnd set to 3
[01/07 15:20:45    136s] srouteJogControl set to "preferWithChanges differentLayer"
[01/07 15:20:45    136s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/07 15:20:45    136s] sroutePadPinAllPorts set to true
[01/07 15:20:45    136s] sroutePreserveExistingRoutes set to true
[01/07 15:20:45    136s] srouteRoutePowerBarPortOnBothDir set to true
[01/07 15:20:45    136s] srouteStopBlockPin set to "nearestTarget"
[01/07 15:20:45    136s] srouteTopLayerLimit set to 8
[01/07 15:20:45    136s] srouteTopTargetLayerLimit set to 8
[01/07 15:20:45    136s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2269.00 megs.
[01/07 15:20:45    136s] 
[01/07 15:20:45    136s] Reading DB technology information...
[01/07 15:20:45    136s] Finished reading DB technology information.
[01/07 15:20:45    136s] Reading floorplan and netlist information...
[01/07 15:20:45    136s] Finished reading floorplan and netlist information.
[01/07 15:20:45    136s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/07 15:20:45    136s] Read in 16 layers, 8 routing layers, 1 overlap layer
[01/07 15:20:45    136s] Read in 415 macros, 47 used
[01/07 15:20:45    136s] Read in 46 components
[01/07 15:20:45    136s]   46 core components: 46 unplaced, 0 placed, 0 fixed
[01/07 15:20:45    136s] Read in 83 physical pins
[01/07 15:20:45    136s]   83 physical pins: 0 unplaced, 83 placed, 0 fixed
[01/07 15:20:45    136s] Read in 81 nets
[01/07 15:20:45    136s] Read in 2 special nets
[01/07 15:20:45    136s] Read in 175 terminals
[01/07 15:20:45    136s] 2 nets selected.
[01/07 15:20:45    136s] 
[01/07 15:20:45    136s] Begin power routing ...
[01/07 15:20:45    136s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 15:20:45    136s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the dvdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/07 15:20:45    136s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the dvdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/07 15:20:45    136s] Type 'man IMPSR-1256' for more detail.
[01/07 15:20:45    136s] Cannot find any AREAIO class pad pin of net dvdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/07 15:20:45    136s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the dgnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/07 15:20:45    136s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the dgnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/07 15:20:45    136s] Type 'man IMPSR-1256' for more detail.
[01/07 15:20:45    136s] Cannot find any AREAIO class pad pin of net dgnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/07 15:20:45    136s] CPU time for FollowPin 0 seconds
[01/07 15:20:45    136s] CPU time for FollowPin 0 seconds
[01/07 15:20:46    136s]   Number of IO ports routed: 0
[01/07 15:20:46    136s]   Number of Block ports routed: 0
[01/07 15:20:46    136s]   Number of Stripe ports routed: 0
[01/07 15:20:46    136s]   Number of Core ports routed: 0  open: 38
[01/07 15:20:46    136s]   Number of Pad ports routed: 0
[01/07 15:20:46    136s]   Number of Power Bump ports routed: 0
[01/07 15:20:46    136s]   Number of Followpin connections: 19
[01/07 15:20:46    136s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2281.00 megs.
[01/07 15:20:46    136s] 
[01/07 15:20:46    136s] 
[01/07 15:20:46    136s] 
[01/07 15:20:46    136s]  Begin updating DB with routing results ...
[01/07 15:20:46    136s]  Updating DB with 83 io pins ...
[01/07 15:20:46    136s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/07 15:20:46    136s] Pin and blockage extraction finished
[01/07 15:20:46    136s] 
[01/07 15:20:46    136s] sroute created 19 wires.
[01/07 15:20:46    136s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/07 15:20:46    136s] +--------+----------------+----------------+
[01/07 15:20:46    136s] |  Layer |     Created    |     Deleted    |
[01/07 15:20:46    136s] +--------+----------------+----------------+
[01/07 15:20:46    136s] | metal1 |       19       |       NA       |
[01/07 15:20:46    136s] +--------+----------------+----------------+
[01/07 15:20:56    137s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 15:20:56    137s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 15:20:56    137s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 15:20:56    137s] <CMD> set sprCreateIeRingLayers {}
[01/07 15:20:56    137s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 15:20:56    137s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 15:20:56    137s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 15:20:56    137s] <CMD> set sprCreateIeRingLayers {}
[01/07 15:20:56    137s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 15:20:56    137s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 15:20:56    137s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 15:20:56    137s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 15:20:57    137s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 15:20:57    137s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 15:20:57    137s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 15:20:57    137s] <CMD> set sprCreateIeRingLayers {}
[01/07 15:20:57    137s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 15:20:57    137s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 15:21:52    145s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/07 15:21:52    145s] The ring targets are set to core/block ring wires.
[01/07 15:21:52    145s] addRing command will consider rows while creating rings.
[01/07 15:21:52    145s] addRing command will disallow rings to go over rows.
[01/07 15:21:52    145s] addRing command will ignore shorts while creating rings.
[01/07 15:21:52    145s] <CMD> addRing -nets {dgnd dvdd} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.4 bottom 0.4 left 0.4 right 0.4} -spacing {top 0.40 bottom 0.40 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/07 15:21:52    145s] 
[01/07 15:21:52    145s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1169.7M)
[01/07 15:21:52    145s] **WARN: (IMPPP-193):	The currently specified top spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal1 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 15:21:52    145s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal1 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 15:21:52    145s] **WARN: (IMPPP-193):	The currently specified left spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal2 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 15:21:52    145s] **WARN: (IMPPP-193):	The currently specified right spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal2 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 15:21:52    145s] Ring generation is complete.
[01/07 15:21:52    145s] vias are now being generated.
[01/07 15:21:52    145s] addRing created 8 wires.
[01/07 15:21:52    145s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/07 15:21:52    145s] +--------+----------------+----------------+
[01/07 15:21:52    145s] |  Layer |     Created    |     Deleted    |
[01/07 15:21:52    145s] +--------+----------------+----------------+
[01/07 15:21:52    145s] | metal1 |        4       |       NA       |
[01/07 15:21:52    145s] |   via  |        8       |        0       |
[01/07 15:21:52    145s] | metal2 |        4       |       NA       |
[01/07 15:21:52    145s] +--------+----------------+----------------+
[01/07 15:22:02    145s] <CMD> undo
[01/07 15:22:09    145s] <CMD> redo
[01/07 15:22:23    146s] <CMD> selectWire 3.6000 44.9200 66.0000 45.4800 1 dgnd
[01/07 15:22:26    147s] <CMD> deleteSelectedFromFPlan
[01/07 15:22:47    147s] <CMD> gui_select -rect {0.70600 63.91600 68.74600 0.58900}
[01/07 15:23:04    148s] <CMD> deleteSelectedFromFPlan
[01/07 15:24:02    157s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/07 15:24:02    157s] The ring targets are set to core/block ring wires.
[01/07 15:24:02    157s] addRing command will consider rows while creating rings.
[01/07 15:24:02    157s] addRing command will disallow rings to go over rows.
[01/07 15:24:02    157s] addRing command will ignore shorts while creating rings.
[01/07 15:24:02    157s] <CMD> addRing -nets {dgnd dvdd} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.4 bottom 0.4 left 0.4 right 0.4} -spacing {top 0.40 bottom 0.40 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/07 15:24:02    157s] 
[01/07 15:24:02    157s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1169.7M)
[01/07 15:24:02    157s] **WARN: (IMPPP-193):	The currently specified top spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal1 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 15:24:02    157s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal1 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 15:24:02    157s] **WARN: (IMPPP-193):	The currently specified left spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal2 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 15:24:02    157s] **WARN: (IMPPP-193):	The currently specified right spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal2 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 15:24:02    157s] Ring generation is complete.
[01/07 15:24:02    157s] vias are now being generated.
[01/07 15:24:02    157s] addRing created 8 wires.
[01/07 15:24:02    157s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/07 15:24:02    157s] +--------+----------------+----------------+
[01/07 15:24:02    157s] |  Layer |     Created    |     Deleted    |
[01/07 15:24:02    157s] +--------+----------------+----------------+
[01/07 15:24:02    157s] | metal1 |        4       |       NA       |
[01/07 15:24:02    157s] |   via  |        8       |        0       |
[01/07 15:24:02    157s] | metal2 |        4       |       NA       |
[01/07 15:24:02    157s] +--------+----------------+----------------+
[01/07 15:24:18    158s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/07 15:24:18    158s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal8(8) } -nets { dgnd dvdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal8(8) }
[01/07 15:24:18    158s] *** Begin SPECIAL ROUTE on Tue Jan  7 15:24:18 2025 ***
[01/07 15:24:18    158s] SPECIAL ROUTE ran on directory: /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/P_and_R/BATCHARGER
[01/07 15:24:18    158s] SPECIAL ROUTE ran on machine: fatima.novalocal (Linux 3.10.0-1160.99.1.el7.x86_64 Xeon 2.40Ghz)
[01/07 15:24:18    158s] 
[01/07 15:24:18    158s] Begin option processing ...
[01/07 15:24:18    158s] srouteConnectPowerBump set to false
[01/07 15:24:18    158s] routeSelectNet set to "dgnd dvdd"
[01/07 15:24:18    158s] routeSpecial set to true
[01/07 15:24:18    158s] srouteBlockPin set to "useLef"
[01/07 15:24:18    158s] srouteBottomLayerLimit set to 1
[01/07 15:24:18    158s] srouteBottomTargetLayerLimit set to 1
[01/07 15:24:18    158s] srouteConnectConverterPin set to false
[01/07 15:24:18    158s] srouteCrossoverViaBottomLayer set to 1
[01/07 15:24:18    158s] srouteCrossoverViaTopLayer set to 8
[01/07 15:24:18    158s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/07 15:24:18    158s] srouteFollowCorePinEnd set to 3
[01/07 15:24:18    158s] srouteJogControl set to "preferWithChanges differentLayer"
[01/07 15:24:18    158s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/07 15:24:18    158s] sroutePadPinAllPorts set to true
[01/07 15:24:18    158s] sroutePreserveExistingRoutes set to true
[01/07 15:24:18    158s] srouteRoutePowerBarPortOnBothDir set to true
[01/07 15:24:18    158s] srouteStopBlockPin set to "nearestTarget"
[01/07 15:24:18    158s] srouteTopLayerLimit set to 8
[01/07 15:24:18    158s] srouteTopTargetLayerLimit set to 8
[01/07 15:24:18    158s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2288.00 megs.
[01/07 15:24:18    158s] 
[01/07 15:24:18    158s] Reading DB technology information...
[01/07 15:24:18    158s] Finished reading DB technology information.
[01/07 15:24:18    158s] Reading floorplan and netlist information...
[01/07 15:24:18    158s] Finished reading floorplan and netlist information.
[01/07 15:24:18    158s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/07 15:24:18    158s] Read in 16 layers, 8 routing layers, 1 overlap layer
[01/07 15:24:18    158s] Read in 415 macros, 47 used
[01/07 15:24:18    158s] Read in 46 components
[01/07 15:24:18    158s]   46 core components: 46 unplaced, 0 placed, 0 fixed
[01/07 15:24:18    158s] Read in 83 physical pins
[01/07 15:24:18    158s]   83 physical pins: 0 unplaced, 83 placed, 0 fixed
[01/07 15:24:18    158s] Read in 81 nets
[01/07 15:24:18    158s] Read in 2 special nets, 2 routed
[01/07 15:24:18    158s] Read in 175 terminals
[01/07 15:24:18    158s] 2 nets selected.
[01/07 15:24:18    158s] 
[01/07 15:24:18    158s] Begin power routing ...
[01/07 15:24:18    159s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the dvdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/07 15:24:18    159s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the dvdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/07 15:24:18    159s] Type 'man IMPSR-1256' for more detail.
[01/07 15:24:18    159s] Cannot find any AREAIO class pad pin of net dvdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/07 15:24:18    159s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the dgnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/07 15:24:18    159s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the dgnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/07 15:24:18    159s] Type 'man IMPSR-1256' for more detail.
[01/07 15:24:18    159s] Cannot find any AREAIO class pad pin of net dgnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/07 15:24:18    159s] CPU time for FollowPin 0 seconds
[01/07 15:24:18    159s] CPU time for FollowPin 0 seconds
[01/07 15:24:18    159s]   Number of IO ports routed: 0
[01/07 15:24:18    159s]   Number of Block ports routed: 0
[01/07 15:24:18    159s]   Number of Stripe ports routed: 0
[01/07 15:24:18    159s]   Number of Core ports routed: 38
[01/07 15:24:18    159s]   Number of Pad ports routed: 0
[01/07 15:24:18    159s]   Number of Power Bump ports routed: 0
[01/07 15:24:18    159s]   Number of Followpin connections: 19
[01/07 15:24:18    159s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2294.00 megs.
[01/07 15:24:18    159s] 
[01/07 15:24:18    159s] 
[01/07 15:24:18    159s] 
[01/07 15:24:18    159s]  Begin updating DB with routing results ...
[01/07 15:24:18    159s]  Updating DB with 83 io pins ...
[01/07 15:24:18    159s]  Updating DB with 0 via definition ...
[01/07 15:24:18    159s] sroute created 57 wires.
[01/07 15:24:18    159s] ViaGen created 38 vias, deleted 0 via to avoid violation.
[01/07 15:24:18    159s] +--------+----------------+----------------+
[01/07 15:24:18    159s] |  Layer |     Created    |     Deleted    |
[01/07 15:24:18    159s] +--------+----------------+----------------+
[01/07 15:24:18    159s] | metal1 |       57       |       NA       |
[01/07 15:24:18    159s] |   via  |       38       |        0       |
[01/07 15:24:18    159s] +--------+----------------+----------------+
[01/07 15:24:46    162s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeRingLayers {}
[01/07 15:24:46    162s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeRingLayers {}
[01/07 15:24:46    162s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeRingLayers {}
[01/07 15:24:46    162s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 15:24:46    162s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 15:25:16    167s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/07 15:25:16    167s] addStripe will allow jog to connect padcore ring and block ring.
[01/07 15:25:16    167s] 
[01/07 15:25:16    167s] Stripes will stop at the boundary of the specified area.
[01/07 15:25:16    167s] When breaking rings, the power planner will consider the existence of blocks.
[01/07 15:25:16    167s] Stripes will not extend to closest target.
[01/07 15:25:16    167s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/07 15:25:16    167s] Stripes will not be created over regions without power planning wires.
[01/07 15:25:16    167s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/07 15:25:16    167s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/07 15:25:16    167s] Offset for stripe breaking is set to 0.
[01/07 15:25:16    167s] <CMD> addStripe -nets {dvdd dgnd} -layer metal7 -direction vertical -width 1 -spacing 0.4 -set_to_set_distance 100 -start_from right -start_offset 5 -stop_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal8 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal8 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/07 15:25:16    167s] 
[01/07 15:25:16    167s] Initialize fgc environment(mem: 1184.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1184.7M)
[01/07 15:25:16    167s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1184.7M)
[01/07 15:25:16    167s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1184.7M)
[01/07 15:25:16    167s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1184.7M)
[01/07 15:25:16    167s] **WARN: (IMPPP-193):	The currently specified  spacing 0.400000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer metal7 is 0.870000. If violation happens, increase the spacing to around 0.982738. The recommended spacing is the square root of min enclosure area.
[01/07 15:25:16    167s] Starting stripe generation ...
[01/07 15:25:16    167s] Non-Default Mode Option Settings :
[01/07 15:25:16    167s]   NONE
[01/07 15:25:16    167s] Stripe generation is complete.
[01/07 15:25:16    167s] vias are now being generated.
[01/07 15:25:16    167s] addStripe created 2 wires.
[01/07 15:25:16    167s] ViaGen created 138 vias, deleted 0 via to avoid violation.
[01/07 15:25:16    167s] +--------+----------------+----------------+
[01/07 15:25:16    167s] |  Layer |     Created    |     Deleted    |
[01/07 15:25:16    167s] +--------+----------------+----------------+
[01/07 15:25:16    167s] |   via  |       23       |        0       |
[01/07 15:25:16    167s] |  via2  |       23       |        0       |
[01/07 15:25:16    167s] |  via3  |       23       |        0       |
[01/07 15:25:16    167s] |  via4  |       23       |        0       |
[01/07 15:25:16    167s] |  via5  |       23       |        0       |
[01/07 15:25:16    167s] |  via6  |       23       |        0       |
[01/07 15:25:16    167s] | metal7 |        2       |       NA       |
[01/07 15:25:16    167s] +--------+----------------+----------------+
[01/07 15:25:52    172s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/07 15:25:52    172s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix BATCHARGER_controller_prePlace -outDir timingReports
[01/07 15:25:52    173s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/07 15:25:52    173s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/07 15:25:52    173s] Set Using Default Delay Limit as 101.
[01/07 15:25:52    173s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/07 15:25:52    173s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[01/07 15:25:52    173s] Set Default Net Delay as 0 ps.
[01/07 15:25:52    173s] Set Default Net Load as 0 pF. 
[01/07 15:25:52    173s] Effort level <high> specified for reg2reg path_group
[01/07 15:25:52    173s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1216.1M
[01/07 15:25:52    173s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1216.1M
[01/07 15:25:52    173s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1216.1M
[01/07 15:25:52    173s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.015, MEM:1248.2M
[01/07 15:25:52    173s] Use non-trimmed site array because memory saving is not enough.
[01/07 15:25:52    173s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1248.2M
[01/07 15:25:52    173s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1248.2M
[01/07 15:25:52    173s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:1248.2M
[01/07 15:25:52    173s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.039, MEM:1248.2M
[01/07 15:25:52    173s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1248.2M
[01/07 15:25:52    173s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1248.2M
[01/07 15:25:52    173s] Starting delay calculation for Setup views
[01/07 15:25:53    174s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[01/07 15:25:53    174s] AAE DB initialization (MEM=1248.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/07 15:25:53    174s] #################################################################################
[01/07 15:25:53    174s] # Design Stage: PreRoute
[01/07 15:25:53    174s] # Design Name: BATCHARGER_controller
[01/07 15:25:53    174s] # Design Mode: 90nm
[01/07 15:25:53    174s] # Analysis Mode: MMMC Non-OCV 
[01/07 15:25:53    174s] # Parasitics Mode: No SPEF/RCDB 
[01/07 15:25:53    174s] # Signoff Settings: SI Off 
[01/07 15:25:53    174s] #################################################################################
[01/07 15:25:53    174s] Calculate delays in BcWc mode...
[01/07 15:25:53    174s] Topological Sorting (REAL = 0:00:00.0, MEM = 1248.2M, InitMEM = 1248.2M)
[01/07 15:25:53    174s] Start delay calculation (fullDC) (1 T). (MEM=1248.18)
[01/07 15:25:53    174s] Start AAE Lib Loading. (MEM=1259.69)
[01/07 15:25:53    174s] End AAE Lib Loading. (MEM=1269.23 CPU=0:00:00.0 Real=0:00:00.0)
[01/07 15:25:53    174s] End AAE Lib Interpolated Model. (MEM=1269.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:25:53    174s] First Iteration Infinite Tw... 
[01/07 15:25:53    174s] Total number of fetched objects 364
[01/07 15:25:53    174s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:25:53    174s] End delay calculation. (MEM=1283.38 CPU=0:00:00.2 REAL=0:00:00.0)
[01/07 15:25:53    174s] End delay calculation (fullDC). (MEM=1256.3 CPU=0:00:00.5 REAL=0:00:00.0)
[01/07 15:25:53    174s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1256.3M) ***
[01/07 15:25:53    174s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:55 mem=1256.3M)
[01/07 15:25:54    174s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.050  |  8.050  |  8.439  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   52    |   50    |   21    |
+--------------------+---------+---------+---------+

Density: 69.943%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[01/07 15:25:54    174s] Resetting back High Fanout Nets as non-ideal
[01/07 15:25:54    174s] Set Default Net Delay as 1000 ps.
[01/07 15:25:54    174s] Set Default Net Load as 0.5 pF. 
[01/07 15:25:54    174s] Reported timing to dir timingReports
[01/07 15:25:54    174s] Total CPU time: 2.02 sec
[01/07 15:25:54    174s] Total Real time: 2.0 sec
[01/07 15:25:54    174s] Total Memory Usage: 1166.78125 Mbytes
[01/07 15:25:54    174s] 
[01/07 15:25:54    174s] =============================================================================================
[01/07 15:25:54    174s]  Final TAT Report for timeDesign
[01/07 15:25:54    174s] =============================================================================================
[01/07 15:25:54    174s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 15:25:54    174s] ---------------------------------------------------------------------------------------------
[01/07 15:25:54    174s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:25:54    174s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:01.1 /  0:00:01.1    1.0
[01/07 15:25:54    174s] [ FullDelayCalc          ]      1   0:00:01.1  (  52.6 % )     0:00:01.1 /  0:00:01.1    1.0
[01/07 15:25:54    174s] [ OptSummaryReport       ]      1   0:00:00.2  (   8.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/07 15:25:54    174s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[01/07 15:25:54    174s] [ GenerateReports        ]      1   0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.2    0.9
[01/07 15:25:54    174s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[01/07 15:25:54    174s] [ MISC                   ]          0:00:00.6  (  29.9 % )     0:00:00.6 /  0:00:00.6    1.0
[01/07 15:25:54    174s] ---------------------------------------------------------------------------------------------
[01/07 15:25:54    174s]  timeDesign TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.0    1.0
[01/07 15:25:54    174s] ---------------------------------------------------------------------------------------------
[01/07 15:25:54    174s] 
[01/07 15:26:10    177s] <CMD> setPlaceMode -fp false
[01/07 15:26:10    177s] <CMD> place_design
[01/07 15:26:10    177s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 19, percentage of missing scan cell = 0.00% (0 / 19)
[01/07 15:26:10    177s] 
[01/07 15:26:10    177s] pdi colorize_geometry "" ""
[01/07 15:26:10    177s] 
[01/07 15:26:10    177s] ### Time Record (colorize_geometry) is installed.
[01/07 15:26:10    177s] #Start colorize_geometry on Tue Jan  7 15:26:10 2025
[01/07 15:26:10    177s] #
[01/07 15:26:10    177s] ### Time Record (Pre Callback) is installed.
[01/07 15:26:10    177s] ### Time Record (Pre Callback) is uninstalled.
[01/07 15:26:10    177s] ### Time Record (DB Import) is installed.
[01/07 15:26:10    177s] ### import design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=28547554 placement=1144108932 pin_access=1 halo=0
[01/07 15:26:10    177s] ### Time Record (DB Import) is uninstalled.
[01/07 15:26:10    177s] ### Time Record (DB Export) is installed.
[01/07 15:26:10    177s] Extracting standard cell pins and blockage ...... 
[01/07 15:26:10    177s] Pin and blockage extraction finished
[01/07 15:26:10    177s] ### export design design signature (7): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=28547554 placement=1144108932 pin_access=1 halo=0
[01/07 15:26:10    177s] ### Time Record (DB Export) is uninstalled.
[01/07 15:26:10    177s] ### Time Record (Post Callback) is installed.
[01/07 15:26:10    177s] ### Time Record (Post Callback) is uninstalled.
[01/07 15:26:10    177s] #
[01/07 15:26:10    177s] #colorize_geometry statistics:
[01/07 15:26:10    177s] #Cpu time = 00:00:00
[01/07 15:26:10    177s] #Elapsed time = 00:00:00
[01/07 15:26:10    177s] #Increased memory = -3.05 (MB)
[01/07 15:26:10    177s] #Total memory = 1034.57 (MB)
[01/07 15:26:10    177s] #Peak memory = 1115.51 (MB)
[01/07 15:26:10    177s] #Number of warnings = 0
[01/07 15:26:10    177s] #Total number of warnings = 0
[01/07 15:26:10    177s] #Number of fails = 0
[01/07 15:26:10    177s] #Total number of fails = 0
[01/07 15:26:10    177s] #Complete colorize_geometry on Tue Jan  7 15:26:10 2025
[01/07 15:26:10    177s] #
[01/07 15:26:10    177s] ### import design signature (8): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 15:26:10    177s] ### Time Record (colorize_geometry) is uninstalled.
[01/07 15:26:10    177s] ### 
[01/07 15:26:10    177s] ###   Scalability Statistics
[01/07 15:26:10    177s] ### 
[01/07 15:26:10    177s] ### ------------------------+----------------+----------------+----------------+
[01/07 15:26:10    177s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/07 15:26:10    177s] ### ------------------------+----------------+----------------+----------------+
[01/07 15:26:10    177s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/07 15:26:10    177s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/07 15:26:10    177s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/07 15:26:10    177s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/07 15:26:10    177s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/07 15:26:10    177s] ### ------------------------+----------------+----------------+----------------+
[01/07 15:26:10    177s] ### 
[01/07 15:26:10    177s] *** Starting placeDesign default flow ***
[01/07 15:26:10    177s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:26:10    177s] ### Creating LA Mngr. totSessionCpu=0:02:58 mem=1168.6M
[01/07 15:26:10    177s] ### Creating LA Mngr, finished. totSessionCpu=0:02:58 mem=1168.6M
[01/07 15:26:10    177s] *** Start deleteBufferTree ***
[01/07 15:26:10    177s] Info: Detect buffers to remove automatically.
[01/07 15:26:10    177s] Analyzing netlist ...
[01/07 15:26:10    177s] Updating netlist
[01/07 15:26:10    177s] 
[01/07 15:26:10    177s] *summary: 0 instances (buffers/inverters) removed
[01/07 15:26:10    177s] *** Finish deleteBufferTree (0:00:00.1) ***
[01/07 15:26:10    177s] Deleting Cell Server ...
[01/07 15:26:10    177s] **INFO: Enable pre-place timing setting for timing analysis
[01/07 15:26:10    177s] Set Using Default Delay Limit as 101.
[01/07 15:26:10    177s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/07 15:26:10    177s] Set Default Net Delay as 0 ps.
[01/07 15:26:10    177s] Set Default Net Load as 0 pF. 
[01/07 15:26:10    177s] **INFO: Analyzing IO path groups for slack adjustment
[01/07 15:26:10    177s] Effort level <high> specified for reg2reg_tmp.20643 path_group
[01/07 15:26:10    177s] #################################################################################
[01/07 15:26:10    177s] # Design Stage: PreRoute
[01/07 15:26:10    177s] # Design Name: BATCHARGER_controller
[01/07 15:26:10    177s] # Design Mode: 90nm
[01/07 15:26:10    177s] # Analysis Mode: MMMC Non-OCV 
[01/07 15:26:10    177s] # Parasitics Mode: No SPEF/RCDB 
[01/07 15:26:10    177s] # Signoff Settings: SI Off 
[01/07 15:26:10    177s] #################################################################################
[01/07 15:26:10    177s] Calculate delays in BcWc mode...
[01/07 15:26:10    177s] Topological Sorting (REAL = 0:00:00.0, MEM = 1189.9M, InitMEM = 1189.9M)
[01/07 15:26:10    177s] Start delay calculation (fullDC) (1 T). (MEM=1189.95)
[01/07 15:26:10    177s] End AAE Lib Interpolated Model. (MEM=1201.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:26:10    178s] Total number of fetched objects 364
[01/07 15:26:10    178s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:26:10    178s] End delay calculation. (MEM=1249.16 CPU=0:00:00.2 REAL=0:00:00.0)
[01/07 15:26:10    178s] End delay calculation (fullDC). (MEM=1249.16 CPU=0:00:00.2 REAL=0:00:00.0)
[01/07 15:26:10    178s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1249.2M) ***
[01/07 15:26:10    178s] **INFO: Disable pre-place timing setting for timing analysis
[01/07 15:26:10    178s] Set Using Default Delay Limit as 1000.
[01/07 15:26:10    178s] Set Default Net Delay as 1000 ps.
[01/07 15:26:10    178s] Set Default Net Load as 0.5 pF. 
[01/07 15:26:10    178s] **INFO: Pre-place timing setting for timing analysis already disabled
[01/07 15:26:10    178s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1239.6M
[01/07 15:26:10    178s] Deleted 0 physical inst  (cell - / prefix -).
[01/07 15:26:10    178s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1239.6M
[01/07 15:26:10    178s] INFO: #ExclusiveGroups=0
[01/07 15:26:10    178s] INFO: There are no Exclusive Groups.
[01/07 15:26:10    178s] *** Starting "NanoPlace(TM) placement v#15 (mem=1239.6M)" ...
[01/07 15:26:10    178s] Creating Cell Server ...(0, 0, 0, 0)
[01/07 15:26:11    178s] Summary for sequential cells identification: 
[01/07 15:26:11    178s]   Identified SBFF number: 88
[01/07 15:26:11    178s]   Identified MBFF number: 0
[01/07 15:26:11    178s]   Identified SB Latch number: 0
[01/07 15:26:11    178s]   Identified MB Latch number: 0
[01/07 15:26:11    178s]   Not identified SBFF number: 4
[01/07 15:26:11    178s]   Not identified MBFF number: 0
[01/07 15:26:11    178s]   Not identified SB Latch number: 0
[01/07 15:26:11    178s]   Not identified MB Latch number: 0
[01/07 15:26:11    178s]   Number of sequential cells which are not FFs: 26
[01/07 15:26:11    178s]  Visiting view : WC_AN
[01/07 15:26:11    178s]    : PowerDomain = none : Weighted F : unweighted  = 29.10 (1.000) with rcCorner = 0
[01/07 15:26:11    178s]    : PowerDomain = none : Weighted F : unweighted  = 26.90 (1.000) with rcCorner = -1
[01/07 15:26:11    178s]  Visiting view : BC_AN
[01/07 15:26:11    178s]    : PowerDomain = none : Weighted F : unweighted  = 12.60 (1.000) with rcCorner = 1
[01/07 15:26:11    178s]    : PowerDomain = none : Weighted F : unweighted  = 11.50 (1.000) with rcCorner = -1
[01/07 15:26:11    178s]  Setting StdDelay to 29.10
[01/07 15:26:11    178s] Creating Cell Server, finished. 
[01/07 15:26:11    178s] 
[01/07 15:26:11    178s] Wait...
[01/07 15:26:13    180s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.7 mem=1247.6M) ***
[01/07 15:26:13    180s] **WARN: (IMPTS-141):	Cell (BHD1HD) is marked as dont_touch, but is not marked as dont_use.
[01/07 15:26:13    180s] **WARN: (IMPTS-141):	Cell (CKLDHD) is marked as dont_touch, but is not marked as dont_use.
[01/07 15:26:14    181s] *** Build Virtual Sizing Timing Model
[01/07 15:26:14    181s] (cpu=0:00:03.6 mem=1275.6M) ***
[01/07 15:26:14    181s] No user-set net weight.
[01/07 15:26:14    181s] Net fanout histogram:
[01/07 15:26:14    181s] 2		: 155 (44.8%) nets
[01/07 15:26:14    181s] 3		: 114 (32.9%) nets
[01/07 15:26:14    181s] 4     -	14	: 75 (21.7%) nets
[01/07 15:26:14    181s] 15    -	39	: 2 (0.6%) nets
[01/07 15:26:14    181s] 40    -	79	: 0 (0.0%) nets
[01/07 15:26:14    181s] 80    -	159	: 0 (0.0%) nets
[01/07 15:26:14    181s] 160   -	319	: 0 (0.0%) nets
[01/07 15:26:14    181s] 320   -	639	: 0 (0.0%) nets
[01/07 15:26:14    181s] 640   -	1279	: 0 (0.0%) nets
[01/07 15:26:14    181s] 1280  -	2559	: 0 (0.0%) nets
[01/07 15:26:14    181s] 2560  -	5119	: 0 (0.0%) nets
[01/07 15:26:14    181s] 5120+		: 0 (0.0%) nets
[01/07 15:26:14    181s] no activity file in design. spp won't run.
[01/07 15:26:14    181s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/07 15:26:14    181s] Scan chains were not defined.
[01/07 15:26:14    181s] z: 2, totalTracks: 1
[01/07 15:26:14    181s] z: 4, totalTracks: 1
[01/07 15:26:14    181s] z: 6, totalTracks: 1
[01/07 15:26:14    181s] z: 8, totalTracks: 1
[01/07 15:26:14    181s] All LLGs are deleted
[01/07 15:26:14    181s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1279.6M
[01/07 15:26:14    181s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1279.6M
[01/07 15:26:14    181s] #std cell=271 (0 fixed + 271 movable) #buf cell=0 #inv cell=48 #block=0 (0 floating + 0 preplaced)
[01/07 15:26:14    181s] #ioInst=0 #net=346 #term=1085 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=81
[01/07 15:26:14    181s] stdCell: 271 single + 0 double + 0 multi
[01/07 15:26:14    181s] Total standard cell length = 0.7856 (mm), area = 0.0025 (mm^2)
[01/07 15:26:14    181s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1279.6M
[01/07 15:26:14    181s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1279.6M
[01/07 15:26:14    181s] Core basic site is core
[01/07 15:26:14    181s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1279.6M
[01/07 15:26:14    181s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.013, MEM:1312.7M
[01/07 15:26:14    181s] SiteArray: non-trimmed site array dimensions = 18 x 156
[01/07 15:26:14    181s] SiteArray: use 20,480 bytes
[01/07 15:26:14    181s] SiteArray: current memory after site array memory allocation 1312.7M
[01/07 15:26:14    181s] SiteArray: FP blocked sites are writable
[01/07 15:26:14    181s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 15:26:14    181s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.028, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.029, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF: Starting pre-place ADS at level 1, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1312.7M
[01/07 15:26:14    181s] ADSU 0.699 -> 0.749. GS 25.600
[01/07 15:26:14    181s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:1312.7M
[01/07 15:26:14    181s] Average module density = 0.749.
[01/07 15:26:14    181s] Density for the design = 0.749.
[01/07 15:26:14    181s]        = stdcell_area 1964 sites (2514 um^2) / alloc_area 2622 sites (3357 um^2).
[01/07 15:26:14    181s] Pin Density = 0.3864.
[01/07 15:26:14    181s]             = total # of pins 1085 / total area 2808.
[01/07 15:26:14    181s] OPERPROF: Starting spMPad at level 1, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:   Starting spContextMPad at level 2, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1312.7M
[01/07 15:26:14    181s] Initial padding reaches pin density 0.625 for top
[01/07 15:26:14    181s] InitPadU 0.749 -> 0.849 for top
[01/07 15:26:14    181s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1312.7M
[01/07 15:26:14    181s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1312.7M
[01/07 15:26:14    181s] === lastAutoLevel = 5 
[01/07 15:26:14    181s] OPERPROF: Starting spInitNetWt at level 1, MEM:1312.7M
[01/07 15:26:14    181s] 0 delay mode for cte enabled initNetWt.
[01/07 15:26:14    181s] no activity file in design. spp won't run.
[01/07 15:26:14    181s] [spp] 0
[01/07 15:26:14    181s] [adp] 0:1:1:3
[01/07 15:26:14    182s] 0 delay mode for cte disabled initNetWt.
[01/07 15:26:14    182s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.140, REAL:0.140, MEM:1333.3M
[01/07 15:26:14    182s] Clock gating cells determined by native netlist tracing.
[01/07 15:26:14    182s] no activity file in design. spp won't run.
[01/07 15:26:14    182s] no activity file in design. spp won't run.
[01/07 15:26:14    182s] Effort level <high> specified for reg2reg path_group
[01/07 15:26:14    182s] OPERPROF: Starting npMain at level 1, MEM:1335.3M
[01/07 15:26:15    182s] OPERPROF:   Starting npPlace at level 2, MEM:1335.3M
[01/07 15:26:15    182s] Iteration  1: Total net bbox = 4.000e+03 (8.35e+02 3.16e+03)
[01/07 15:26:15    182s]               Est.  stn bbox = 4.184e+03 (9.04e+02 3.28e+03)
[01/07 15:26:15    182s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1335.3M
[01/07 15:26:15    182s] Iteration  2: Total net bbox = 4.000e+03 (8.35e+02 3.16e+03)
[01/07 15:26:15    182s]               Est.  stn bbox = 4.184e+03 (9.04e+02 3.28e+03)
[01/07 15:26:15    182s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1335.3M
[01/07 15:26:15    182s] exp_mt_sequential is set from setPlaceMode option to 1
[01/07 15:26:15    182s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/07 15:26:15    182s] place_exp_mt_interval set to default 32
[01/07 15:26:15    182s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/07 15:26:16    182s] Iteration  3: Total net bbox = 3.421e+03 (7.39e+02 2.68e+03)
[01/07 15:26:16    182s]               Est.  stn bbox = 3.638e+03 (8.13e+02 2.82e+03)
[01/07 15:26:16    182s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1336.7M
[01/07 15:26:16    182s] Total number of setup views is 1.
[01/07 15:26:16    182s] Total number of active setup views is 1.
[01/07 15:26:16    182s] Active setup views:
[01/07 15:26:16    182s]     WC_AN
[01/07 15:26:16    182s] Iteration  4: Total net bbox = 4.690e+03 (1.94e+03 2.75e+03)
[01/07 15:26:16    182s]               Est.  stn bbox = 5.065e+03 (2.13e+03 2.93e+03)
[01/07 15:26:16    182s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1336.7M
[01/07 15:26:16    182s] Iteration  5: Total net bbox = 5.248e+03 (2.20e+03 3.05e+03)
[01/07 15:26:16    182s]               Est.  stn bbox = 5.677e+03 (2.42e+03 3.26e+03)
[01/07 15:26:16    182s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1336.7M
[01/07 15:26:16    182s] OPERPROF:   Finished npPlace at level 2, CPU:0.490, REAL:0.503, MEM:1336.7M
[01/07 15:26:16    182s] OPERPROF: Finished npMain at level 1, CPU:0.500, REAL:1.511, MEM:1336.7M
[01/07 15:26:16    182s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1336.7M
[01/07 15:26:16    182s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:26:16    182s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1336.7M
[01/07 15:26:16    182s] OPERPROF: Starting npMain at level 1, MEM:1336.7M
[01/07 15:26:16    182s] OPERPROF:   Starting npPlace at level 2, MEM:1336.7M
[01/07 15:26:16    182s] Iteration  6: Total net bbox = 5.706e+03 (2.45e+03 3.26e+03)
[01/07 15:26:16    182s]               Est.  stn bbox = 6.153e+03 (2.68e+03 3.48e+03)
[01/07 15:26:16    182s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1338.1M
[01/07 15:26:16    183s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1339.1M
[01/07 15:26:16    183s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.001, MEM:1339.1M
[01/07 15:26:16    183s] Iteration  7: Total net bbox = 6.050e+03 (2.50e+03 3.55e+03)
[01/07 15:26:16    183s]               Est.  stn bbox = 6.498e+03 (2.72e+03 3.78e+03)
[01/07 15:26:16    183s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1339.1M
[01/07 15:26:16    183s] OPERPROF:   Finished npPlace at level 2, CPU:0.480, REAL:0.507, MEM:1339.1M
[01/07 15:26:16    183s] OPERPROF: Finished npMain at level 1, CPU:0.480, REAL:0.515, MEM:1339.1M
[01/07 15:26:16    183s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1339.1M
[01/07 15:26:16    183s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:26:16    183s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1339.1M
[01/07 15:26:16    183s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1339.1M
[01/07 15:26:16    183s] Starting Early Global Route rough congestion estimation: mem = 1339.1M
[01/07 15:26:16    183s] (I)       Started Import and model ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Create place DB ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Import place data ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Read instances and placement ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Read nets ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Create route DB ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       == Non-default Options ==
[01/07 15:26:16    183s] (I)       Print mode                                         : 2
[01/07 15:26:16    183s] (I)       Stop if highly congested                           : false
[01/07 15:26:16    183s] (I)       Maximum routing layer                              : 8
[01/07 15:26:16    183s] (I)       Assign partition pins                              : false
[01/07 15:26:16    183s] (I)       Support large GCell                                : true
[01/07 15:26:16    183s] (I)       Number of threads                                  : 1
[01/07 15:26:16    183s] (I)       Number of rows per GCell                           : 2
[01/07 15:26:16    183s] (I)       Max num rows per GCell                             : 32
[01/07 15:26:16    183s] (I)       Method to set GCell size                           : row
[01/07 15:26:16    183s] (I)       Counted 251 PG shapes. We will not process PG shapes layer by layer.
[01/07 15:26:16    183s] (I)       Started Import route data ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Use row-based GCell size
[01/07 15:26:16    183s] (I)       Use row-based GCell align
[01/07 15:26:16    183s] (I)       GCell unit size   : 3200
[01/07 15:26:16    183s] (I)       GCell multiplier  : 2
[01/07 15:26:16    183s] (I)       GCell row height  : 3200
[01/07 15:26:16    183s] (I)       Actual row height : 3200
[01/07 15:26:16    183s] (I)       GCell align ref   : 3600 3600
[01/07 15:26:16    183s] [NR-eGR] Track table information for default rule: 
[01/07 15:26:16    183s] [NR-eGR] metal1 has no routable track
[01/07 15:26:16    183s] [NR-eGR] metal2 has single uniform track structure
[01/07 15:26:16    183s] [NR-eGR] metal3 has single uniform track structure
[01/07 15:26:16    183s] [NR-eGR] metal4 has single uniform track structure
[01/07 15:26:16    183s] [NR-eGR] metal5 has single uniform track structure
[01/07 15:26:16    183s] [NR-eGR] metal6 has single uniform track structure
[01/07 15:26:16    183s] [NR-eGR] metal7 has single uniform track structure
[01/07 15:26:16    183s] [NR-eGR] metal8 has single uniform track structure
[01/07 15:26:16    183s] (I)       ===========================================================================
[01/07 15:26:16    183s] (I)       == Report All Rule Vias ==
[01/07 15:26:16    183s] (I)       ===========================================================================
[01/07 15:26:16    183s] (I)        Via Rule : (Default)
[01/07 15:26:16    183s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 15:26:16    183s] (I)       ---------------------------------------------------------------------------
[01/07 15:26:16    183s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 15:26:16    183s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 15:26:16    183s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 15:26:16    183s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 15:26:16    183s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 15:26:16    183s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 15:26:16    183s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 15:26:16    183s] (I)       ===========================================================================
[01/07 15:26:16    183s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Read routing blockages ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Read instance blockages ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Read PG blockages ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] [NR-eGR] Read 305 PG shapes
[01/07 15:26:16    183s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Read boundary cut boxes ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] [NR-eGR] #Routing Blockages  : 0
[01/07 15:26:16    183s] [NR-eGR] #Instance Blockages : 0
[01/07 15:26:16    183s] [NR-eGR] #PG Blockages       : 305
[01/07 15:26:16    183s] [NR-eGR] #Halo Blockages     : 0
[01/07 15:26:16    183s] [NR-eGR] #Boundary Blockages : 0
[01/07 15:26:16    183s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Read blackboxes ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 15:26:16    183s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Read prerouted ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 15:26:16    183s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Read unlegalized nets ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Read nets ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] [NR-eGR] Read numTotalNets=346  numIgnoredNets=0
[01/07 15:26:16    183s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Set up via pillars ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       early_global_route_priority property id does not exist.
[01/07 15:26:16    183s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Model blockages into capacity
[01/07 15:26:16    183s] (I)       Read Num Blocks=305  Num Prerouted Wires=0  Num CS=0
[01/07 15:26:16    183s] (I)       Started Initialize 3D capacity ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Layer 1 (V) : #blockages 96 : #preroutes 0
[01/07 15:26:16    183s] (I)       Layer 2 (H) : #blockages 46 : #preroutes 0
[01/07 15:26:16    183s] (I)       Layer 3 (V) : #blockages 46 : #preroutes 0
[01/07 15:26:16    183s] (I)       Layer 4 (H) : #blockages 46 : #preroutes 0
[01/07 15:26:16    183s] (I)       Layer 5 (V) : #blockages 46 : #preroutes 0
[01/07 15:26:16    183s] (I)       Layer 6 (H) : #blockages 25 : #preroutes 0
[01/07 15:26:16    183s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 15:26:16    183s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       -- layer congestion ratio --
[01/07 15:26:16    183s] (I)       Layer 1 : 0.100000
[01/07 15:26:16    183s] (I)       Layer 2 : 0.700000
[01/07 15:26:16    183s] (I)       Layer 3 : 0.700000
[01/07 15:26:16    183s] (I)       Layer 4 : 0.700000
[01/07 15:26:16    183s] (I)       Layer 5 : 0.700000
[01/07 15:26:16    183s] (I)       Layer 6 : 0.700000
[01/07 15:26:16    183s] (I)       Layer 7 : 0.700000
[01/07 15:26:16    183s] (I)       Layer 8 : 0.700000
[01/07 15:26:16    183s] (I)       ----------------------------
[01/07 15:26:16    183s] (I)       Number of ignored nets                =      0
[01/07 15:26:16    183s] (I)       Number of connected nets              =      0
[01/07 15:26:16    183s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 15:26:16    183s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 15:26:16    183s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 15:26:16    183s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 15:26:16    183s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 15:26:16    183s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 15:26:16    183s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 15:26:16    183s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 15:26:16    183s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 15:26:16    183s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Read aux data ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Others data preparation ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/07 15:26:16    183s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Create route kernel ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Ndr track 0 does not exist
[01/07 15:26:16    183s] (I)       ---------------------Grid Graph Info--------------------
[01/07 15:26:16    183s] (I)       Routing area        : (0, 0) - (69600, 64800)
[01/07 15:26:16    183s] (I)       Core area           : (3600, 3600) - (66000, 61200)
[01/07 15:26:16    183s] (I)       Site width          :   400  (dbu)
[01/07 15:26:16    183s] (I)       Row height          :  3200  (dbu)
[01/07 15:26:16    183s] (I)       GCell row height    :  3200  (dbu)
[01/07 15:26:16    183s] (I)       GCell width         :  6400  (dbu)
[01/07 15:26:16    183s] (I)       GCell height        :  6400  (dbu)
[01/07 15:26:16    183s] (I)       Grid                :    11    11     8
[01/07 15:26:16    183s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 15:26:16    183s] (I)       Vertical capacity   :     0  6400     0  6400     0  6400     0  6400
[01/07 15:26:16    183s] (I)       Horizontal capacity :     0     0  6400     0  6400     0  6400     0
[01/07 15:26:16    183s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 15:26:16    183s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 15:26:16    183s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 15:26:16    183s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 15:26:16    183s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 15:26:16    183s] (I)       Num tracks per GCell: 20.00 16.00 16.00 16.00 16.00 16.00  8.00  8.00
[01/07 15:26:16    183s] (I)       Total num of tracks :     0   174   162   174   162   174    80    86
[01/07 15:26:16    183s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 15:26:16    183s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 15:26:16    183s] (I)       --------------------------------------------------------
[01/07 15:26:16    183s] 
[01/07 15:26:16    183s] [NR-eGR] ============ Routing rule table ============
[01/07 15:26:16    183s] [NR-eGR] Rule id: 0  Nets: 346 
[01/07 15:26:16    183s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 15:26:16    183s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 15:26:16    183s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:26:16    183s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:26:16    183s] [NR-eGR] ========================================
[01/07 15:26:16    183s] [NR-eGR] 
[01/07 15:26:16    183s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 15:26:16    183s] (I)       blocked tracks on layer2 : = 170 / 1914 (8.88%)
[01/07 15:26:16    183s] (I)       blocked tracks on layer3 : = 48 / 1782 (2.69%)
[01/07 15:26:16    183s] (I)       blocked tracks on layer4 : = 70 / 1914 (3.66%)
[01/07 15:26:16    183s] (I)       blocked tracks on layer5 : = 48 / 1782 (2.69%)
[01/07 15:26:16    183s] (I)       blocked tracks on layer6 : = 70 / 1914 (3.66%)
[01/07 15:26:16    183s] (I)       blocked tracks on layer7 : = 80 / 880 (9.09%)
[01/07 15:26:16    183s] (I)       blocked tracks on layer8 : = 0 / 946 (0.00%)
[01/07 15:26:16    183s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Reset routing kernel
[01/07 15:26:16    183s] (I)       Started Initialization ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       numLocalWires=419  numGlobalNetBranches=163  numLocalNetBranches=54
[01/07 15:26:16    183s] (I)       totalPins=1085  totalGlobalPin=818 (75.39%)
[01/07 15:26:16    183s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Generate topology ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       total 2D Cap : 10834 = (4334 H, 6500 V)
[01/07 15:26:16    183s] (I)       
[01/07 15:26:16    183s] (I)       ============  Phase 1a Route ============
[01/07 15:26:16    183s] (I)       Started Phase 1a ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Pattern routing ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/07 15:26:16    183s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Usage: 989 = (417 H, 572 V) = (9.62% H, 8.80% V) = (2.669e+03um H, 3.661e+03um V)
[01/07 15:26:16    183s] (I)       Started Add via demand to 2D ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       
[01/07 15:26:16    183s] (I)       ============  Phase 1b Route ============
[01/07 15:26:16    183s] (I)       Started Phase 1b ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Monotonic routing ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Usage: 989 = (417 H, 572 V) = (9.62% H, 8.80% V) = (2.669e+03um H, 3.661e+03um V)
[01/07 15:26:16    183s] (I)       eGR overflow: 2.83% H + 0.00% V
[01/07 15:26:16    183s] 
[01/07 15:26:16    183s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] (I)       Started Export 2D cong map ( Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] [NR-eGR] Overflow after Early Global Route (GR compatible) 1.64% H + 0.00% V
[01/07 15:26:16    183s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.11 MB )
[01/07 15:26:16    183s] Finished Early Global Route rough congestion estimation: mem = 1339.1M
[01/07 15:26:16    183s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.060, REAL:0.050, MEM:1339.1M
[01/07 15:26:16    183s] earlyGlobalRoute rough estimation gcell size 2 row height
[01/07 15:26:16    183s] OPERPROF: Starting CDPad at level 1, MEM:1339.1M
[01/07 15:26:16    183s] CDPadU 0.849 -> 0.850. R=0.749, N=271, GS=6.400
[01/07 15:26:16    183s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.002, MEM:1339.1M
[01/07 15:26:16    183s] OPERPROF: Starting npMain at level 1, MEM:1339.1M
[01/07 15:26:16    183s] OPERPROF:   Starting npPlace at level 2, MEM:1339.1M
[01/07 15:26:16    183s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.009, MEM:1340.5M
[01/07 15:26:16    183s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.014, MEM:1340.5M
[01/07 15:26:16    183s] Global placement CDP skipped at cutLevel 7.
[01/07 15:26:16    183s] Iteration  8: Total net bbox = 6.170e+03 (2.59e+03 3.58e+03)
[01/07 15:26:16    183s]               Est.  stn bbox = 6.654e+03 (2.84e+03 3.81e+03)
[01/07 15:26:16    183s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1340.5M
[01/07 15:26:16    183s] [adp] clock
[01/07 15:26:16    183s] [adp] weight, nr nets, wire length
[01/07 15:26:16    183s] [adp]      0        1  89.691000
[01/07 15:26:16    183s] [adp] data
[01/07 15:26:16    183s] [adp] weight, nr nets, wire length
[01/07 15:26:16    183s] [adp]      0      345  6080.654000
[01/07 15:26:16    183s] [adp] 0.000000|0.000000|0.000000
[01/07 15:26:16    183s] Iteration  9: Total net bbox = 6.170e+03 (2.59e+03 3.58e+03)
[01/07 15:26:16    183s]               Est.  stn bbox = 6.654e+03 (2.84e+03 3.81e+03)
[01/07 15:26:16    183s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1340.5M
[01/07 15:26:16    183s] *** cost = 6.170e+03 (2.59e+03 3.58e+03) (cpu for global=0:00:01.1) real=0:00:02.0***
[01/07 15:26:16    183s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[01/07 15:26:16    183s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1340.5M
[01/07 15:26:16    183s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1340.5M
[01/07 15:26:17    183s] Solver runtime cpu: 0:00:00.9 real: 0:00:01.0
[01/07 15:26:17    183s] Core Placement runtime cpu: 0:00:01.0 real: 0:00:02.0
[01/07 15:26:17    183s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/07 15:26:17    183s] Type 'man IMPSP-9025' for more detail.
[01/07 15:26:17    183s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1340.5M
[01/07 15:26:17    183s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1340.5M
[01/07 15:26:17    183s] z: 2, totalTracks: 1
[01/07 15:26:17    183s] z: 4, totalTracks: 1
[01/07 15:26:17    183s] z: 6, totalTracks: 1
[01/07 15:26:17    183s] z: 8, totalTracks: 1
[01/07 15:26:17    183s] #spOpts: mergeVia=F 
[01/07 15:26:17    183s] All LLGs are deleted
[01/07 15:26:17    183s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1340.5M
[01/07 15:26:17    183s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1340.5M
[01/07 15:26:17    183s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1340.5M
[01/07 15:26:17    183s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1340.5M
[01/07 15:26:17    183s] Core basic site is core
[01/07 15:26:17    183s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1340.5M
[01/07 15:26:17    183s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.011, MEM:1356.5M
[01/07 15:26:17    183s] Fast DP-INIT is on for default
[01/07 15:26:17    183s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 15:26:17    183s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.026, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF:       Starting CMU at level 4, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.029, MEM:1356.5M
[01/07 15:26:17    183s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1356.5MB).
[01/07 15:26:17    183s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.035, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.036, MEM:1356.5M
[01/07 15:26:17    183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20643.1
[01/07 15:26:17    183s] OPERPROF: Starting RefinePlace at level 1, MEM:1356.5M
[01/07 15:26:17    183s] *** Starting refinePlace (0:03:03 mem=1356.5M) ***
[01/07 15:26:17    183s] Total net bbox length = 6.170e+03 (2.591e+03 3.579e+03) (ext = 2.214e+03)
[01/07 15:26:17    183s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:26:17    183s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1356.5M
[01/07 15:26:17    183s] Starting refinePlace ...
[01/07 15:26:17    183s] ** Cut row section cpu time 0:00:00.0.
[01/07 15:26:17    183s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 15:26:17    183s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1356.5MB) @(0:03:03 - 0:03:03).
[01/07 15:26:17    183s] Move report: preRPlace moves 271 insts, mean move: 1.09 um, max move: 4.06 um
[01/07 15:26:17    183s] 	Max move on inst (g1731): (10.85, 37.98) --> (10.80, 42.00)
[01/07 15:26:17    183s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVDHD
[01/07 15:26:17    183s] wireLenOptFixPriorityInst 0 inst fixed
[01/07 15:26:17    183s] Placement tweakage begins.
[01/07 15:26:17    183s] wire length = 6.704e+03
[01/07 15:26:17    183s] wire length = 6.403e+03
[01/07 15:26:17    183s] Placement tweakage ends.
[01/07 15:26:17    183s] Move report: tweak moves 65 insts, mean move: 3.59 um, max move: 18.00 um
[01/07 15:26:17    183s] 	Max move on inst (g1734): (27.60, 22.80) --> (16.00, 29.20)
[01/07 15:26:17    183s] 
[01/07 15:26:17    183s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 15:26:17    183s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:26:17    183s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1356.5MB) @(0:03:03 - 0:03:03).
[01/07 15:26:17    183s] Move report: Detail placement moves 271 insts, mean move: 1.78 um, max move: 16.24 um
[01/07 15:26:17    183s] 	Max move on inst (g1734): (27.42, 24.39) --> (16.00, 29.20)
[01/07 15:26:17    183s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1356.5MB
[01/07 15:26:17    183s] Statistics of distance of Instance movement in refine placement:
[01/07 15:26:17    183s]   maximum (X+Y) =        16.24 um
[01/07 15:26:17    183s]   inst (g1734) with max move: (27.424, 24.385) -> (16, 29.2)
[01/07 15:26:17    183s]   mean    (X+Y) =         1.78 um
[01/07 15:26:17    183s] Summary Report:
[01/07 15:26:17    183s] Instances move: 271 (out of 271 movable)
[01/07 15:26:17    183s] Instances flipped: 0
[01/07 15:26:17    183s] Mean displacement: 1.78 um
[01/07 15:26:17    183s] Max displacement: 16.24 um (Instance: g1734) (27.424, 24.385) -> (16, 29.2)
[01/07 15:26:17    183s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVCKDHD
[01/07 15:26:17    183s] Total instances moved : 271
[01/07 15:26:17    183s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.080, REAL:0.080, MEM:1356.5M
[01/07 15:26:17    183s] Total net bbox length = 5.934e+03 (2.390e+03 3.544e+03) (ext = 2.226e+03)
[01/07 15:26:17    183s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1356.5MB
[01/07 15:26:17    183s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1356.5MB) @(0:03:03 - 0:03:03).
[01/07 15:26:17    183s] *** Finished refinePlace (0:03:03 mem=1356.5M) ***
[01/07 15:26:17    183s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20643.1
[01/07 15:26:17    183s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.088, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1356.5M
[01/07 15:26:17    183s] All LLGs are deleted
[01/07 15:26:17    183s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1356.5M
[01/07 15:26:17    183s] *** End of Placement (cpu=0:00:05.1, real=0:00:07.0, mem=1356.5M) ***
[01/07 15:26:17    183s] z: 2, totalTracks: 1
[01/07 15:26:17    183s] z: 4, totalTracks: 1
[01/07 15:26:17    183s] z: 6, totalTracks: 1
[01/07 15:26:17    183s] z: 8, totalTracks: 1
[01/07 15:26:17    183s] #spOpts: mergeVia=F 
[01/07 15:26:17    183s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1356.5M
[01/07 15:26:17    183s] Core basic site is core
[01/07 15:26:17    183s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.006, MEM:1356.5M
[01/07 15:26:17    183s] Fast DP-INIT is on for default
[01/07 15:26:17    183s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 15:26:17    183s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1356.5M
[01/07 15:26:17    183s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[01/07 15:26:17    183s] Density distribution unevenness ratio = 1.642%
[01/07 15:26:17    183s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1356.5M
[01/07 15:26:17    183s] All LLGs are deleted
[01/07 15:26:17    183s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1356.5M
[01/07 15:26:17    183s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1356.5M
[01/07 15:26:17    183s] *** Free Virtual Timing Model ...(mem=1356.5M)
[01/07 15:26:17    183s] **INFO: Enable pre-place timing setting for timing analysis
[01/07 15:26:17    183s] Set Using Default Delay Limit as 101.
[01/07 15:26:17    183s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/07 15:26:17    183s] Set Default Net Delay as 0 ps.
[01/07 15:26:17    183s] Set Default Net Load as 0 pF. 
[01/07 15:26:17    183s] **INFO: Analyzing IO path groups for slack adjustment
[01/07 15:26:17    183s] Effort level <high> specified for reg2reg_tmp.20643 path_group
[01/07 15:26:17    183s] #################################################################################
[01/07 15:26:17    183s] # Design Stage: PreRoute
[01/07 15:26:17    183s] # Design Name: BATCHARGER_controller
[01/07 15:26:17    183s] # Design Mode: 90nm
[01/07 15:26:17    183s] # Analysis Mode: MMMC Non-OCV 
[01/07 15:26:17    183s] # Parasitics Mode: No SPEF/RCDB 
[01/07 15:26:17    183s] # Signoff Settings: SI Off 
[01/07 15:26:17    183s] #################################################################################
[01/07 15:26:17    183s] Calculate delays in BcWc mode...
[01/07 15:26:17    183s] Topological Sorting (REAL = 0:00:00.0, MEM = 1356.5M, InitMEM = 1356.5M)
[01/07 15:26:17    183s] Start delay calculation (fullDC) (1 T). (MEM=1356.53)
[01/07 15:26:17    183s] End AAE Lib Interpolated Model. (MEM=1368.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:26:17    183s] Total number of fetched objects 364
[01/07 15:26:17    183s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:26:17    183s] End delay calculation. (MEM=1355.12 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 15:26:17    183s] End delay calculation (fullDC). (MEM=1355.12 CPU=0:00:00.2 REAL=0:00:00.0)
[01/07 15:26:17    183s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1355.1M) ***
[01/07 15:26:17    183s] **INFO: Disable pre-place timing setting for timing analysis
[01/07 15:26:17    183s] Set Using Default Delay Limit as 1000.
[01/07 15:26:17    183s] Set Default Net Delay as 1000 ps.
[01/07 15:26:17    183s] Set Default Net Load as 0.5 pF. 
[01/07 15:26:17    183s] Info: Disable timing driven in postCTS congRepair.
[01/07 15:26:17    183s] 
[01/07 15:26:17    183s] Starting congRepair ...
[01/07 15:26:17    183s] User Input Parameters:
[01/07 15:26:17    183s] - Congestion Driven    : On
[01/07 15:26:17    183s] - Timing Driven        : Off
[01/07 15:26:17    183s] - Area-Violation Based : On
[01/07 15:26:17    183s] - Start Rollback Level : -5
[01/07 15:26:17    183s] - Legalized            : On
[01/07 15:26:17    183s] - Window Based         : Off
[01/07 15:26:17    183s] - eDen incr mode       : Off
[01/07 15:26:17    183s] - Small incr mode      : Off
[01/07 15:26:17    183s] 
[01/07 15:26:17    183s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1345.6M
[01/07 15:26:17    183s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:1345.6M
[01/07 15:26:17    183s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1345.6M
[01/07 15:26:17    183s] Starting Early Global Route congestion estimation: mem = 1345.6M
[01/07 15:26:17    183s] (I)       Started Import and model ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Create place DB ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Import place data ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Read instances and placement ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Read nets ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Create route DB ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       == Non-default Options ==
[01/07 15:26:17    183s] (I)       Maximum routing layer                              : 8
[01/07 15:26:17    183s] (I)       Number of threads                                  : 1
[01/07 15:26:17    183s] (I)       Use non-blocking free Dbs wires                    : false
[01/07 15:26:17    183s] (I)       Method to set GCell size                           : row
[01/07 15:26:17    183s] (I)       Counted 251 PG shapes. We will not process PG shapes layer by layer.
[01/07 15:26:17    183s] (I)       Started Import route data ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Use row-based GCell size
[01/07 15:26:17    183s] (I)       Use row-based GCell align
[01/07 15:26:17    183s] (I)       GCell unit size   : 3200
[01/07 15:26:17    183s] (I)       GCell multiplier  : 1
[01/07 15:26:17    183s] (I)       GCell row height  : 3200
[01/07 15:26:17    183s] (I)       Actual row height : 3200
[01/07 15:26:17    183s] (I)       GCell align ref   : 3600 3600
[01/07 15:26:17    183s] [NR-eGR] Track table information for default rule: 
[01/07 15:26:17    183s] [NR-eGR] metal1 has no routable track
[01/07 15:26:17    183s] [NR-eGR] metal2 has single uniform track structure
[01/07 15:26:17    183s] [NR-eGR] metal3 has single uniform track structure
[01/07 15:26:17    183s] [NR-eGR] metal4 has single uniform track structure
[01/07 15:26:17    183s] [NR-eGR] metal5 has single uniform track structure
[01/07 15:26:17    183s] [NR-eGR] metal6 has single uniform track structure
[01/07 15:26:17    183s] [NR-eGR] metal7 has single uniform track structure
[01/07 15:26:17    183s] [NR-eGR] metal8 has single uniform track structure
[01/07 15:26:17    183s] (I)       ===========================================================================
[01/07 15:26:17    183s] (I)       == Report All Rule Vias ==
[01/07 15:26:17    183s] (I)       ===========================================================================
[01/07 15:26:17    183s] (I)        Via Rule : (Default)
[01/07 15:26:17    183s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 15:26:17    183s] (I)       ---------------------------------------------------------------------------
[01/07 15:26:17    183s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 15:26:17    183s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 15:26:17    183s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 15:26:17    183s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 15:26:17    183s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 15:26:17    183s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 15:26:17    183s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 15:26:17    183s] (I)       ===========================================================================
[01/07 15:26:17    183s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Read routing blockages ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Read instance blockages ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Read PG blockages ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] [NR-eGR] Read 305 PG shapes
[01/07 15:26:17    183s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Read boundary cut boxes ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] [NR-eGR] #Routing Blockages  : 0
[01/07 15:26:17    183s] [NR-eGR] #Instance Blockages : 0
[01/07 15:26:17    183s] [NR-eGR] #PG Blockages       : 305
[01/07 15:26:17    183s] [NR-eGR] #Halo Blockages     : 0
[01/07 15:26:17    183s] [NR-eGR] #Boundary Blockages : 0
[01/07 15:26:17    183s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Read blackboxes ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 15:26:17    183s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Read prerouted ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 15:26:17    183s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Read unlegalized nets ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Read nets ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] [NR-eGR] Read numTotalNets=346  numIgnoredNets=0
[01/07 15:26:17    183s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Set up via pillars ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       early_global_route_priority property id does not exist.
[01/07 15:26:17    183s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Model blockages into capacity
[01/07 15:26:17    183s] (I)       Read Num Blocks=305  Num Prerouted Wires=0  Num CS=0
[01/07 15:26:17    183s] (I)       Started Initialize 3D capacity ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Layer 1 (V) : #blockages 96 : #preroutes 0
[01/07 15:26:17    183s] (I)       Layer 2 (H) : #blockages 46 : #preroutes 0
[01/07 15:26:17    183s] (I)       Layer 3 (V) : #blockages 46 : #preroutes 0
[01/07 15:26:17    183s] (I)       Layer 4 (H) : #blockages 46 : #preroutes 0
[01/07 15:26:17    183s] (I)       Layer 5 (V) : #blockages 46 : #preroutes 0
[01/07 15:26:17    183s] (I)       Layer 6 (H) : #blockages 25 : #preroutes 0
[01/07 15:26:17    183s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 15:26:17    183s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       -- layer congestion ratio --
[01/07 15:26:17    183s] (I)       Layer 1 : 0.100000
[01/07 15:26:17    183s] (I)       Layer 2 : 0.700000
[01/07 15:26:17    183s] (I)       Layer 3 : 0.700000
[01/07 15:26:17    183s] (I)       Layer 4 : 0.700000
[01/07 15:26:17    183s] (I)       Layer 5 : 0.700000
[01/07 15:26:17    183s] (I)       Layer 6 : 0.700000
[01/07 15:26:17    183s] (I)       Layer 7 : 0.700000
[01/07 15:26:17    183s] (I)       Layer 8 : 0.700000
[01/07 15:26:17    183s] (I)       ----------------------------
[01/07 15:26:17    183s] (I)       Number of ignored nets                =      0
[01/07 15:26:17    183s] (I)       Number of connected nets              =      0
[01/07 15:26:17    183s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 15:26:17    183s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 15:26:17    183s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 15:26:17    183s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 15:26:17    183s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 15:26:17    183s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 15:26:17    183s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 15:26:17    183s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 15:26:17    183s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 15:26:17    183s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Read aux data ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Others data preparation ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/07 15:26:17    183s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Create route kernel ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Ndr track 0 does not exist
[01/07 15:26:17    183s] (I)       ---------------------Grid Graph Info--------------------
[01/07 15:26:17    183s] (I)       Routing area        : (0, 0) - (69600, 64800)
[01/07 15:26:17    183s] (I)       Core area           : (3600, 3600) - (66000, 61200)
[01/07 15:26:17    183s] (I)       Site width          :   400  (dbu)
[01/07 15:26:17    183s] (I)       Row height          :  3200  (dbu)
[01/07 15:26:17    183s] (I)       GCell row height    :  3200  (dbu)
[01/07 15:26:17    183s] (I)       GCell width         :  3200  (dbu)
[01/07 15:26:17    183s] (I)       GCell height        :  3200  (dbu)
[01/07 15:26:17    183s] (I)       Grid                :    22    21     8
[01/07 15:26:17    183s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 15:26:17    183s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 15:26:17    183s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 15:26:17    183s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 15:26:17    183s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 15:26:17    183s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 15:26:17    183s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 15:26:17    183s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 15:26:17    183s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 15:26:17    183s] (I)       Total num of tracks :     0   174   162   174   162   174    80    86
[01/07 15:26:17    183s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 15:26:17    183s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 15:26:17    183s] (I)       --------------------------------------------------------
[01/07 15:26:17    183s] 
[01/07 15:26:17    183s] [NR-eGR] ============ Routing rule table ============
[01/07 15:26:17    183s] [NR-eGR] Rule id: 0  Nets: 346 
[01/07 15:26:17    183s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 15:26:17    183s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 15:26:17    183s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:26:17    183s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:26:17    183s] [NR-eGR] ========================================
[01/07 15:26:17    183s] [NR-eGR] 
[01/07 15:26:17    183s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 15:26:17    183s] (I)       blocked tracks on layer2 : = 340 / 3654 (9.30%)
[01/07 15:26:17    183s] (I)       blocked tracks on layer3 : = 48 / 3564 (1.35%)
[01/07 15:26:17    183s] (I)       blocked tracks on layer4 : = 140 / 3654 (3.83%)
[01/07 15:26:17    183s] (I)       blocked tracks on layer5 : = 48 / 3564 (1.35%)
[01/07 15:26:17    183s] (I)       blocked tracks on layer6 : = 140 / 3654 (3.83%)
[01/07 15:26:17    183s] (I)       blocked tracks on layer7 : = 160 / 1760 (9.09%)
[01/07 15:26:17    183s] (I)       blocked tracks on layer8 : = 0 / 1806 (0.00%)
[01/07 15:26:17    183s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Reset routing kernel
[01/07 15:26:17    183s] (I)       Started Global Routing ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Initialization ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       totalPins=1085  totalGlobalPin=1023 (94.29%)
[01/07 15:26:17    183s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Net group 1 ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Generate topology ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       total 2D Cap : 21050 = (8674 H, 12376 V)
[01/07 15:26:17    183s] [NR-eGR] Layer group 1: route 346 net(s) in layer range [2, 8]
[01/07 15:26:17    183s] (I)       
[01/07 15:26:17    183s] (I)       ============  Phase 1a Route ============
[01/07 15:26:17    183s] (I)       Started Phase 1a ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Pattern routing ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/07 15:26:17    183s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Usage: 1914 = (779 H, 1135 V) = (8.98% H, 9.17% V) = (2.493e+03um H, 3.632e+03um V)
[01/07 15:26:17    183s] (I)       Started Add via demand to 2D ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       
[01/07 15:26:17    183s] (I)       ============  Phase 1b Route ============
[01/07 15:26:17    183s] (I)       Started Phase 1b ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Monotonic routing ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Usage: 1914 = (779 H, 1135 V) = (8.98% H, 9.17% V) = (2.493e+03um H, 3.632e+03um V)
[01/07 15:26:17    183s] (I)       Overflow of layer group 1: 0.64% H + 0.00% V. EstWL: 6.124800e+03um
[01/07 15:26:17    183s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       
[01/07 15:26:17    183s] (I)       ============  Phase 1c Route ============
[01/07 15:26:17    183s] (I)       Started Phase 1c ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Two level routing ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Level2 Grid: 5 x 5
[01/07 15:26:17    183s] (I)       Started Two Level Routing ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Usage: 1914 = (779 H, 1135 V) = (8.98% H, 9.17% V) = (2.493e+03um H, 3.632e+03um V)
[01/07 15:26:17    183s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       
[01/07 15:26:17    183s] (I)       ============  Phase 1d Route ============
[01/07 15:26:17    183s] (I)       Started Phase 1d ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Detoured routing ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Usage: 1914 = (779 H, 1135 V) = (8.98% H, 9.17% V) = (2.493e+03um H, 3.632e+03um V)
[01/07 15:26:17    183s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       
[01/07 15:26:17    183s] (I)       ============  Phase 1e Route ============
[01/07 15:26:17    183s] (I)       Started Phase 1e ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Route legalization ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Usage: 1914 = (779 H, 1135 V) = (8.98% H, 9.17% V) = (2.493e+03um H, 3.632e+03um V)
[01/07 15:26:17    183s] [NR-eGR] Early Global Route overflow of layer group 1: 0.64% H + 0.00% V. EstWL: 6.124800e+03um
[01/07 15:26:17    183s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       
[01/07 15:26:17    183s] (I)       ============  Phase 1l Route ============
[01/07 15:26:17    183s] (I)       Started Phase 1l ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Started Layer assignment (1T) ( Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.60 MB )
[01/07 15:26:17    183s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Started Clean cong LA ( Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[01/07 15:26:17    183s] (I)       Layer  2:       3220      1099         1           0        3520    ( 0.00%) 
[01/07 15:26:17    183s] (I)       Layer  3:       3360       786        10           0        3528    ( 0.00%) 
[01/07 15:26:17    183s] (I)       Layer  4:       3418       443         0           0        3520    ( 0.00%) 
[01/07 15:26:17    183s] (I)       Layer  5:       3360        76         4           0        3528    ( 0.00%) 
[01/07 15:26:17    183s] (I)       Layer  6:       3418        57         0           0        3520    ( 0.00%) 
[01/07 15:26:17    183s] (I)       Layer  7:       1570         0         0         164        1600    ( 9.30%) 
[01/07 15:26:17    183s] (I)       Layer  8:       1720         0         0           0        1760    ( 0.00%) 
[01/07 15:26:17    183s] (I)       Total:         20066      2461        15         164       20976    ( 0.78%) 
[01/07 15:26:17    183s] (I)       
[01/07 15:26:17    183s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 15:26:17    183s] [NR-eGR]                        OverCon           OverCon            
[01/07 15:26:17    183s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/07 15:26:17    183s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[01/07 15:26:17    183s] [NR-eGR] ---------------------------------------------------------------
[01/07 15:26:17    183s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:26:17    183s] [NR-eGR]  metal2  (2)         1( 0.23%)         0( 0.00%)   ( 0.23%) 
[01/07 15:26:17    183s] [NR-eGR]  metal3  (3)         2( 0.45%)         2( 0.45%)   ( 0.90%) 
[01/07 15:26:17    183s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:26:17    183s] [NR-eGR]  metal5  (5)         2( 0.45%)         0( 0.00%)   ( 0.45%) 
[01/07 15:26:17    183s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:26:17    183s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:26:17    183s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:26:17    183s] [NR-eGR] ---------------------------------------------------------------
[01/07 15:26:17    183s] [NR-eGR] Total                5( 0.16%)         2( 0.07%)   ( 0.23%) 
[01/07 15:26:17    183s] [NR-eGR] 
[01/07 15:26:17    183s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Started Export 3D cong map ( Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       total 2D Cap : 21050 = (8674 H, 12376 V)
[01/07 15:26:17    183s] (I)       Started Export 2D cong map ( Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.43% H + 0.00% V
[01/07 15:26:17    183s] [NR-eGR] Overflow after Early Global Route 1.06% H + 0.00% V
[01/07 15:26:17    183s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1353.6M
[01/07 15:26:17    183s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.048, MEM:1353.6M
[01/07 15:26:17    183s] OPERPROF: Starting HotSpotCal at level 1, MEM:1353.6M
[01/07 15:26:17    183s] [hotspot] +------------+---------------+---------------+
[01/07 15:26:17    183s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 15:26:17    183s] [hotspot] +------------+---------------+---------------+
[01/07 15:26:17    183s] [hotspot] | normalized |          0.00 |          0.00 |
[01/07 15:26:17    183s] [hotspot] +------------+---------------+---------------+
[01/07 15:26:17    183s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/07 15:26:17    183s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/07 15:26:17    183s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1353.6M
[01/07 15:26:17    183s] Skipped repairing congestion.
[01/07 15:26:17    183s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1353.6M
[01/07 15:26:17    183s] Starting Early Global Route wiring: mem = 1353.6M
[01/07 15:26:17    183s] (I)       Started Free existing wires ( Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       ============= Track Assignment ============
[01/07 15:26:17    183s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Started Track Assignment (1T) ( Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 15:26:17    183s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Run Multi-thread track assignment
[01/07 15:26:17    183s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Started Export ( Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] [NR-eGR] Started Export DB wires ( Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] [NR-eGR] Started Export all nets ( Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] [NR-eGR] Started Set wire vias ( Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:26:17    183s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 1004
[01/07 15:26:17    183s] [NR-eGR] metal2  (2V) length: 2.329930e+03um, number of vias: 1376
[01/07 15:26:17    183s] [NR-eGR] metal3  (3H) length: 2.351600e+03um, number of vias: 153
[01/07 15:26:17    183s] [NR-eGR] metal4  (4V) length: 1.396200e+03um, number of vias: 39
[01/07 15:26:17    183s] [NR-eGR] metal5  (5H) length: 2.408000e+02um, number of vias: 8
[01/07 15:26:17    183s] [NR-eGR] metal6  (6V) length: 1.822000e+02um, number of vias: 0
[01/07 15:26:17    183s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 15:26:17    183s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 15:26:17    183s] [NR-eGR] Total length: 6.500730e+03um, number of vias: 2580
[01/07 15:26:17    183s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:26:17    183s] [NR-eGR] Total eGR-routed clock nets wire length: 1.514000e+02um 
[01/07 15:26:17    183s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:26:17    183s] (I)       Started Update net boxes ( Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Started Update timing ( Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Started Postprocess design ( Curr Mem: 1353.61 MB )
[01/07 15:26:17    183s] (I)       Finished Postprocess design ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1265.61 MB )
[01/07 15:26:17    183s] Early Global Route wiring runtime: 0.05 seconds, mem = 1265.6M
[01/07 15:26:17    183s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.053, MEM:1265.6M
[01/07 15:26:17    183s] Tdgp not successfully inited but do clear! skip clearing
[01/07 15:26:17    183s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[01/07 15:26:17    183s] *** Finishing placeDesign default flow ***
[01/07 15:26:17    183s] **placeDesign ... cpu = 0: 0: 6, real = 0: 0: 7, mem = 1261.6M **
[01/07 15:26:17    183s] Tdgp not successfully inited but do clear! skip clearing
[01/07 15:26:17    183s] 
[01/07 15:26:17    183s] *** Summary of all messages that are not suppressed in this session:
[01/07 15:26:17    183s] Severity  ID               Count  Summary                                  
[01/07 15:26:17    183s] WARNING   IMPTS-141            2  Cell (%s) is marked as dont_touch, but i...
[01/07 15:26:17    183s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[01/07 15:26:17    183s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/07 15:26:17    183s] *** Message Summary: 5 warning(s), 0 error(s)
[01/07 15:26:17    183s] 
[01/07 15:26:26    185s] <CMD> saveDesign BATCHARGER_controller
[01/07 15:26:27    185s] #% Begin save design ... (date=01/07 15:26:26, mem=1074.2M)
[01/07 15:26:27    185s] % Begin Save ccopt configuration ... (date=01/07 15:26:27, mem=1076.2M)
[01/07 15:26:27    185s] % End Save ccopt configuration ... (date=01/07 15:26:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1077.1M, current mem=1077.1M)
[01/07 15:26:27    185s] % Begin Save netlist data ... (date=01/07 15:26:27, mem=1077.1M)
[01/07 15:26:27    185s] Writing Binary DB to BATCHARGER_controller.dat.tmp/BATCHARGER_controller.v.bin in single-threaded mode...
[01/07 15:26:27    185s] % End Save netlist data ... (date=01/07 15:26:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1077.1M, current mem=1077.1M)
[01/07 15:26:27    185s] Saving symbol-table file ...
[01/07 15:26:27    185s] Saving congestion map file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.route.congmap.gz ...
[01/07 15:26:27    185s] % Begin Save AAE data ... (date=01/07 15:26:27, mem=1077.7M)
[01/07 15:26:27    185s] Saving AAE Data ...
[01/07 15:26:27    185s] % End Save AAE data ... (date=01/07 15:26:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1077.8M, current mem=1077.8M)
[01/07 15:26:27    185s] Saving preference file BATCHARGER_controller.dat.tmp/gui.pref.tcl ...
[01/07 15:26:27    185s] Saving mode setting ...
[01/07 15:26:28    185s] Saving global file ...
[01/07 15:26:28    185s] % Begin Save floorplan data ... (date=01/07 15:26:28, mem=1078.0M)
[01/07 15:26:28    185s] Saving floorplan file ...
[01/07 15:26:28    185s] % End Save floorplan data ... (date=01/07 15:26:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1078.0M, current mem=1078.0M)
[01/07 15:26:28    185s] Saving PG file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Tue Jan  7 15:26:28 2025)
[01/07 15:26:28    185s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1266.9M) ***
[01/07 15:26:28    185s] Saving Drc markers ...
[01/07 15:26:28    185s] ... No Drc file written since there is no markers found.
[01/07 15:26:28    185s] % Begin Save placement data ... (date=01/07 15:26:28, mem=1078.1M)
[01/07 15:26:28    185s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/07 15:26:28    185s] Save Adaptive View Pruning View Names to Binary file
[01/07 15:26:28    185s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1269.9M) ***
[01/07 15:26:29    185s] % End Save placement data ... (date=01/07 15:26:28, total cpu=0:00:00.0, real=0:00:01.0, peak res=1078.1M, current mem=1078.1M)
[01/07 15:26:29    185s] % Begin Save routing data ... (date=01/07 15:26:29, mem=1078.1M)
[01/07 15:26:29    185s] Saving route file ...
[01/07 15:26:29    185s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1266.9M) ***
[01/07 15:26:29    185s] % End Save routing data ... (date=01/07 15:26:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1078.2M, current mem=1078.2M)
[01/07 15:26:29    185s] Saving property file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.prop
[01/07 15:26:29    185s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1269.9M) ***
[01/07 15:26:29    185s] % Begin Save power constraints data ... (date=01/07 15:26:29, mem=1078.7M)
[01/07 15:26:29    185s] % End Save power constraints data ... (date=01/07 15:26:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1078.8M, current mem=1078.8M)
[01/07 15:26:36    192s] Generated self-contained design BATCHARGER_controller.dat.tmp
[01/07 15:26:36    192s] #% End save design ... (date=01/07 15:26:36, total cpu=0:00:07.1, real=0:00:09.0, peak res=1083.8M, current mem=1083.8M)
[01/07 15:26:36    192s] *** Message Summary: 0 warning(s), 0 error(s)
[01/07 15:26:36    192s] 
[01/07 15:26:50    194s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/07 15:26:50    194s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix BATCHARGER_controller_preCTS -outDir timingReports
[01/07 15:26:50    194s] #optDebug: fT-S <1 1 0 0 0>
[01/07 15:26:50    194s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:26:50    194s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1305.0M
[01/07 15:26:50    194s] All LLGs are deleted
[01/07 15:26:50    194s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1305.0M
[01/07 15:26:50    194s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1305.0M
[01/07 15:26:50    194s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1305.0M
[01/07 15:26:50    194s] Start to check current routing status for nets...
[01/07 15:26:50    194s] All nets are already routed correctly.
[01/07 15:26:50    194s] End to check current routing status for nets (mem=1305.0M)
[01/07 15:26:50    194s] Extraction called for design 'BATCHARGER_controller' of instances=271 and nets=368 using extraction engine 'preRoute' .
[01/07 15:26:50    194s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/07 15:26:50    194s] Type 'man IMPEXT-3530' for more detail.
[01/07 15:26:50    194s] PreRoute RC Extraction called for design BATCHARGER_controller.
[01/07 15:26:50    194s] RC Extraction called in multi-corner(2) mode.
[01/07 15:26:50    194s] RCMode: PreRoute
[01/07 15:26:50    194s]       RC Corner Indexes            0       1   
[01/07 15:26:50    194s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 15:26:50    194s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 15:26:50    194s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 15:26:50    194s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 15:26:50    194s] Shrink Factor                : 1.00000
[01/07 15:26:50    194s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 15:26:50    194s] Using capacitance table file ...
[01/07 15:26:50    194s] LayerId::1 widthSet size::4
[01/07 15:26:50    194s] LayerId::2 widthSet size::4
[01/07 15:26:50    194s] LayerId::3 widthSet size::4
[01/07 15:26:50    194s] LayerId::4 widthSet size::4
[01/07 15:26:50    194s] LayerId::5 widthSet size::4
[01/07 15:26:50    194s] LayerId::6 widthSet size::4
[01/07 15:26:50    194s] LayerId::7 widthSet size::4
[01/07 15:26:50    194s] LayerId::8 widthSet size::5
[01/07 15:26:50    194s] Updating RC grid for preRoute extraction ...
[01/07 15:26:50    194s] Initializing multi-corner capacitance tables ... 
[01/07 15:26:50    194s] Initializing multi-corner resistance tables ...
[01/07 15:26:50    194s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:26:50    194s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 15:26:50    194s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.279845 ; aWlH: 0.000000 ; Pmax: 0.833900 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 82 ; 
[01/07 15:26:50    194s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1305.012M)
[01/07 15:26:50    194s] Effort level <high> specified for reg2reg path_group
[01/07 15:26:50    194s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1326.6M
[01/07 15:26:50    194s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1326.6M
[01/07 15:26:50    194s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1326.6M
[01/07 15:26:50    194s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.011, MEM:1350.6M
[01/07 15:26:50    194s] Fast DP-INIT is on for default
[01/07 15:26:50    194s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1350.6M
[01/07 15:26:50    194s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:1350.6M
[01/07 15:26:50    194s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1350.6M
[01/07 15:26:50    194s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1350.6M
[01/07 15:26:50    194s] Starting delay calculation for Setup views
[01/07 15:26:50    194s] #################################################################################
[01/07 15:26:50    194s] # Design Stage: PreRoute
[01/07 15:26:50    194s] # Design Name: BATCHARGER_controller
[01/07 15:26:50    194s] # Design Mode: 90nm
[01/07 15:26:50    194s] # Analysis Mode: MMMC Non-OCV 
[01/07 15:26:50    194s] # Parasitics Mode: No SPEF/RCDB 
[01/07 15:26:50    194s] # Signoff Settings: SI Off 
[01/07 15:26:50    194s] #################################################################################
[01/07 15:26:50    194s] Calculate delays in BcWc mode...
[01/07 15:26:50    194s] Topological Sorting (REAL = 0:00:00.0, MEM = 1348.6M, InitMEM = 1348.6M)
[01/07 15:26:50    194s] Start delay calculation (fullDC) (1 T). (MEM=1348.63)
[01/07 15:26:50    194s] End AAE Lib Interpolated Model. (MEM=1360.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:26:50    194s] Total number of fetched objects 364
[01/07 15:26:50    194s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:26:50    194s] End delay calculation. (MEM=1375.83 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 15:26:50    194s] End delay calculation (fullDC). (MEM=1375.83 CPU=0:00:00.2 REAL=0:00:00.0)
[01/07 15:26:50    194s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1375.8M) ***
[01/07 15:26:50    194s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:15 mem=1375.8M)
[01/07 15:26:52    195s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.565  |  7.565  |  8.250  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   52    |   50    |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.943%
Routing Overflow: 1.06% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[01/07 15:26:52    195s] Total CPU time: 0.84 sec
[01/07 15:26:52    195s] Total Real time: 2.0 sec
[01/07 15:26:52    195s] Total Memory Usage: 1346.09375 Mbytes
[01/07 15:26:53    195s] 
[01/07 15:26:53    195s] =============================================================================================
[01/07 15:26:53    195s]  Final TAT Report for timeDesign
[01/07 15:26:53    195s] =============================================================================================
[01/07 15:26:53    195s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 15:26:53    195s] ---------------------------------------------------------------------------------------------
[01/07 15:26:53    195s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:26:53    195s] [ TimingUpdate           ]      1   0:00:00.0  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/07 15:26:53    195s] [ FullDelayCalc          ]      1   0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 15:26:53    195s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.0 % )     0:00:02.5 /  0:00:00.5    0.2
[01/07 15:26:53    195s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 15:26:53    195s] [ DrvReport              ]      1   0:00:01.9  (  68.5 % )     0:00:01.9 /  0:00:00.1    0.0
[01/07 15:26:53    195s] [ GenerateReports        ]      1   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.2    0.8
[01/07 15:26:53    195s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:26:53    195s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:26:53    195s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    4.6
[01/07 15:26:53    195s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:26:53    195s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[01/07 15:26:53    195s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 15:26:53    195s] [ MISC                   ]          0:00:00.3  (  11.7 % )     0:00:00.3 /  0:00:00.3    0.9
[01/07 15:26:53    195s] ---------------------------------------------------------------------------------------------
[01/07 15:26:53    195s]  timeDesign TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:00.8    0.3
[01/07 15:26:53    195s] ---------------------------------------------------------------------------------------------
[01/07 15:26:53    195s] 
[01/07 15:26:53    195s] Info: pop threads available for lower-level modules during optimization.
[01/07 15:27:13    198s] <CMD> ccopt_design
[01/07 15:27:13    198s] #% Begin ccopt_design (date=01/07 15:27:13, mem=1121.7M)
[01/07 15:27:13    198s] Turning off fast DC mode./nRuntime...
[01/07 15:27:13    199s] **INFO: User's settings:
[01/07 15:27:13    199s] setNanoRouteMode -extractThirdPartyCompatible  false
[01/07 15:27:13    199s] setExtractRCMode -engine                       preRoute
[01/07 15:27:13    199s] setDelayCalMode -enable_high_fanout            true
[01/07 15:27:13    199s] setDelayCalMode -eng_copyNetPropToNewNet       true
[01/07 15:27:13    199s] setDelayCalMode -engine                        aae
[01/07 15:27:13    199s] setDelayCalMode -ignoreNetLoad                 false
[01/07 15:27:13    199s] setOptMode -preserveAllSequential              true
[01/07 15:27:13    199s] setPlaceMode -place_design_floorplan_mode      false
[01/07 15:27:13    199s] 
[01/07 15:27:13    199s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[01/07 15:27:13    199s] (ccopt_design): create_ccopt_clock_tree_spec
[01/07 15:27:13    199s] Creating clock tree spec for modes (timing configs): SS_SDC FF_SDC
[01/07 15:27:13    199s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/07 15:27:13    199s] Reset timing graph...
[01/07 15:27:13    199s] Ignoring AAE DB Resetting ...
[01/07 15:27:13    199s] Reset timing graph done.
[01/07 15:27:13    199s] Ignoring AAE DB Resetting ...
[01/07 15:27:13    199s] Analyzing clock structure...
[01/07 15:27:13    199s] Analyzing clock structure done.
[01/07 15:27:13    199s] Reset timing graph...
[01/07 15:27:13    199s] Ignoring AAE DB Resetting ...
[01/07 15:27:13    199s] Reset timing graph done.
[01/07 15:27:13    199s] Extracting original clock gating for clk...
[01/07 15:27:13    199s]   clock_tree clk contains 19 sinks and 0 clock gates.
[01/07 15:27:13    199s]   Extraction for clk complete.
[01/07 15:27:13    199s] Extracting original clock gating for clk done.
[01/07 15:27:13    199s] The skew group clk/SS_SDC was created. It contains 19 sinks and 1 sources.
[01/07 15:27:13    199s] The skew group clk/FF_SDC was created. It contains 19 sinks and 1 sources.
[01/07 15:27:13    199s] Checking clock tree convergence...
[01/07 15:27:13    199s] Checking clock tree convergence done.
[01/07 15:27:13    199s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/07 15:27:13    199s] Set place::cacheFPlanSiteMark to 1
[01/07 15:27:13    199s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/07 15:27:13    199s] Using CCOpt effort standard.
[01/07 15:27:13    199s] CCOpt::Phase::Initialization...
[01/07 15:27:13    199s] Check Prerequisites...
[01/07 15:27:13    199s] Leaving CCOpt scope - CheckPlace...
[01/07 15:27:13    199s] OPERPROF: Starting checkPlace at level 1, MEM:1340.4M
[01/07 15:27:13    199s] z: 2, totalTracks: 1
[01/07 15:27:13    199s] z: 4, totalTracks: 1
[01/07 15:27:13    199s] z: 6, totalTracks: 1
[01/07 15:27:13    199s] z: 8, totalTracks: 1
[01/07 15:27:13    199s] All LLGs are deleted
[01/07 15:27:13    199s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1340.4M
[01/07 15:27:13    199s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1340.4M
[01/07 15:27:13    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1340.4M
[01/07 15:27:13    199s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1340.4M
[01/07 15:27:13    199s] Core basic site is core
[01/07 15:27:13    199s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1340.4M
[01/07 15:27:13    199s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1357.1M
[01/07 15:27:13    199s] SiteArray: non-trimmed site array dimensions = 18 x 156
[01/07 15:27:13    199s] SiteArray: use 20,480 bytes
[01/07 15:27:13    199s] SiteArray: current memory after site array memory allocation 1357.1M
[01/07 15:27:13    199s] SiteArray: FP blocked sites are writable
[01/07 15:27:13    199s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1357.1M
[01/07 15:27:13    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1357.1M
[01/07 15:27:13    199s] Begin checking placement ... (start mem=1340.4M, init mem=1357.1M)
[01/07 15:27:13    199s] 
[01/07 15:27:13    199s] Running CheckPlace using 1 thread in normal mode...
[01/07 15:27:13    199s] 
[01/07 15:27:13    199s] ...checkPlace normal is done!
[01/07 15:27:13    199s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1357.1M
[01/07 15:27:13    199s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1357.1M
[01/07 15:27:13    199s] *info: Placed = 271           
[01/07 15:27:13    199s] *info: Unplaced = 0           
[01/07 15:27:13    199s] Placement Density:69.94%(2514/3594)
[01/07 15:27:13    199s] Placement Density (including fixed std cells):69.94%(2514/3594)
[01/07 15:27:13    199s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1357.1M
[01/07 15:27:13    199s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1357.1M
[01/07 15:27:13    199s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1357.1M)
[01/07 15:27:13    199s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.028, MEM:1357.1M
[01/07 15:27:13    199s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:13    199s] Innovus will update I/O latencies
[01/07 15:27:13    199s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[01/07 15:27:13    199s] 
[01/07 15:27:13    199s] 
[01/07 15:27:13    199s] 
[01/07 15:27:13    199s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:13    199s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:13    199s] Executing ccopt post-processing.
[01/07 15:27:13    199s] Synthesizing clock trees with CCOpt...
[01/07 15:27:13    199s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/07 15:27:13    199s] CCOpt::Phase::PreparingToBalance...
[01/07 15:27:13    199s] Leaving CCOpt scope - Initializing power interface...
[01/07 15:27:13    199s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:13    199s] 
[01/07 15:27:13    199s] Positive (advancing) pin insertion delays
[01/07 15:27:13    199s] =========================================
[01/07 15:27:13    199s] 
[01/07 15:27:13    199s] Found 0 advancing pin insertion delay (0.000% of 19 clock tree sinks)
[01/07 15:27:13    199s] 
[01/07 15:27:13    199s] Negative (delaying) pin insertion delays
[01/07 15:27:13    199s] ========================================
[01/07 15:27:13    199s] 
[01/07 15:27:13    199s] Found 0 delaying pin insertion delay (0.000% of 19 clock tree sinks)
[01/07 15:27:13    199s] **WARN: (IMPCCOPT-1127):	The skew group default.clk/SS_SDC has been identified as a duplicate of: clk/FF_SDC
[01/07 15:27:13    199s] The skew group clk/SS_SDC has been identified as a duplicate of: clk/FF_SDC, so it will not be cloned.
[01/07 15:27:13    199s] Notify start of optimization...
[01/07 15:27:13    199s] Notify start of optimization done.
[01/07 15:27:13    199s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[01/07 15:27:13    199s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:13    199s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1357.1M
[01/07 15:27:13    199s] All LLGs are deleted
[01/07 15:27:13    199s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1357.1M
[01/07 15:27:13    199s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1357.1M
[01/07 15:27:13    199s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1357.1M
[01/07 15:27:13    199s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:13    199s] ### Creating LA Mngr. totSessionCpu=0:03:20 mem=1357.1M
[01/07 15:27:13    199s] ### Creating LA Mngr, finished. totSessionCpu=0:03:20 mem=1357.1M
[01/07 15:27:13    199s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Import and model ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Create place DB ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Import place data ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Read instances and placement ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Read nets ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Create route DB ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       == Non-default Options ==
[01/07 15:27:13    199s] (I)       Maximum routing layer                              : 8
[01/07 15:27:13    199s] (I)       Number of threads                                  : 1
[01/07 15:27:13    199s] (I)       Method to set GCell size                           : row
[01/07 15:27:13    199s] (I)       Counted 251 PG shapes. We will not process PG shapes layer by layer.
[01/07 15:27:13    199s] (I)       Started Import route data ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Use row-based GCell size
[01/07 15:27:13    199s] (I)       Use row-based GCell align
[01/07 15:27:13    199s] (I)       GCell unit size   : 3200
[01/07 15:27:13    199s] (I)       GCell multiplier  : 1
[01/07 15:27:13    199s] (I)       GCell row height  : 3200
[01/07 15:27:13    199s] (I)       Actual row height : 3200
[01/07 15:27:13    199s] (I)       GCell align ref   : 3600 3600
[01/07 15:27:13    199s] [NR-eGR] Track table information for default rule: 
[01/07 15:27:13    199s] [NR-eGR] metal1 has no routable track
[01/07 15:27:13    199s] [NR-eGR] metal2 has single uniform track structure
[01/07 15:27:13    199s] [NR-eGR] metal3 has single uniform track structure
[01/07 15:27:13    199s] [NR-eGR] metal4 has single uniform track structure
[01/07 15:27:13    199s] [NR-eGR] metal5 has single uniform track structure
[01/07 15:27:13    199s] [NR-eGR] metal6 has single uniform track structure
[01/07 15:27:13    199s] [NR-eGR] metal7 has single uniform track structure
[01/07 15:27:13    199s] [NR-eGR] metal8 has single uniform track structure
[01/07 15:27:13    199s] (I)       ===========================================================================
[01/07 15:27:13    199s] (I)       == Report All Rule Vias ==
[01/07 15:27:13    199s] (I)       ===========================================================================
[01/07 15:27:13    199s] (I)        Via Rule : (Default)
[01/07 15:27:13    199s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 15:27:13    199s] (I)       ---------------------------------------------------------------------------
[01/07 15:27:13    199s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 15:27:13    199s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 15:27:13    199s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 15:27:13    199s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 15:27:13    199s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 15:27:13    199s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 15:27:13    199s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 15:27:13    199s] (I)       ===========================================================================
[01/07 15:27:13    199s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Read routing blockages ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Read instance blockages ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Read PG blockages ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] [NR-eGR] Read 305 PG shapes
[01/07 15:27:13    199s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Read boundary cut boxes ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] [NR-eGR] #Routing Blockages  : 0
[01/07 15:27:13    199s] [NR-eGR] #Instance Blockages : 0
[01/07 15:27:13    199s] [NR-eGR] #PG Blockages       : 305
[01/07 15:27:13    199s] [NR-eGR] #Halo Blockages     : 0
[01/07 15:27:13    199s] [NR-eGR] #Boundary Blockages : 0
[01/07 15:27:13    199s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Read blackboxes ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 15:27:13    199s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Read prerouted ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 15:27:13    199s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Read unlegalized nets ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Read nets ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] [NR-eGR] Read numTotalNets=346  numIgnoredNets=0
[01/07 15:27:13    199s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Set up via pillars ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       early_global_route_priority property id does not exist.
[01/07 15:27:13    199s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Model blockages into capacity
[01/07 15:27:13    199s] (I)       Read Num Blocks=305  Num Prerouted Wires=0  Num CS=0
[01/07 15:27:13    199s] (I)       Started Initialize 3D capacity ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Layer 1 (V) : #blockages 96 : #preroutes 0
[01/07 15:27:13    199s] (I)       Layer 2 (H) : #blockages 46 : #preroutes 0
[01/07 15:27:13    199s] (I)       Layer 3 (V) : #blockages 46 : #preroutes 0
[01/07 15:27:13    199s] (I)       Layer 4 (H) : #blockages 46 : #preroutes 0
[01/07 15:27:13    199s] (I)       Layer 5 (V) : #blockages 46 : #preroutes 0
[01/07 15:27:13    199s] (I)       Layer 6 (H) : #blockages 25 : #preroutes 0
[01/07 15:27:13    199s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 15:27:13    199s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       -- layer congestion ratio --
[01/07 15:27:13    199s] (I)       Layer 1 : 0.100000
[01/07 15:27:13    199s] (I)       Layer 2 : 0.700000
[01/07 15:27:13    199s] (I)       Layer 3 : 0.700000
[01/07 15:27:13    199s] (I)       Layer 4 : 0.700000
[01/07 15:27:13    199s] (I)       Layer 5 : 0.700000
[01/07 15:27:13    199s] (I)       Layer 6 : 0.700000
[01/07 15:27:13    199s] (I)       Layer 7 : 0.700000
[01/07 15:27:13    199s] (I)       Layer 8 : 0.700000
[01/07 15:27:13    199s] (I)       ----------------------------
[01/07 15:27:13    199s] (I)       Number of ignored nets                =      0
[01/07 15:27:13    199s] (I)       Number of connected nets              =      0
[01/07 15:27:13    199s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 15:27:13    199s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 15:27:13    199s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 15:27:13    199s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 15:27:13    199s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 15:27:13    199s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 15:27:13    199s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 15:27:13    199s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 15:27:13    199s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 15:27:13    199s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Read aux data ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Others data preparation ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/07 15:27:13    199s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Create route kernel ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Ndr track 0 does not exist
[01/07 15:27:13    199s] (I)       ---------------------Grid Graph Info--------------------
[01/07 15:27:13    199s] (I)       Routing area        : (0, 0) - (69600, 64800)
[01/07 15:27:13    199s] (I)       Core area           : (3600, 3600) - (66000, 61200)
[01/07 15:27:13    199s] (I)       Site width          :   400  (dbu)
[01/07 15:27:13    199s] (I)       Row height          :  3200  (dbu)
[01/07 15:27:13    199s] (I)       GCell row height    :  3200  (dbu)
[01/07 15:27:13    199s] (I)       GCell width         :  3200  (dbu)
[01/07 15:27:13    199s] (I)       GCell height        :  3200  (dbu)
[01/07 15:27:13    199s] (I)       Grid                :    22    21     8
[01/07 15:27:13    199s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 15:27:13    199s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 15:27:13    199s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 15:27:13    199s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 15:27:13    199s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 15:27:13    199s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 15:27:13    199s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 15:27:13    199s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 15:27:13    199s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 15:27:13    199s] (I)       Total num of tracks :     0   174   162   174   162   174    80    86
[01/07 15:27:13    199s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 15:27:13    199s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 15:27:13    199s] (I)       --------------------------------------------------------
[01/07 15:27:13    199s] 
[01/07 15:27:13    199s] [NR-eGR] ============ Routing rule table ============
[01/07 15:27:13    199s] [NR-eGR] Rule id: 0  Nets: 346 
[01/07 15:27:13    199s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 15:27:13    199s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 15:27:13    199s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:13    199s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:13    199s] [NR-eGR] ========================================
[01/07 15:27:13    199s] [NR-eGR] 
[01/07 15:27:13    199s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 15:27:13    199s] (I)       blocked tracks on layer2 : = 340 / 3654 (9.30%)
[01/07 15:27:13    199s] (I)       blocked tracks on layer3 : = 48 / 3564 (1.35%)
[01/07 15:27:13    199s] (I)       blocked tracks on layer4 : = 140 / 3654 (3.83%)
[01/07 15:27:13    199s] (I)       blocked tracks on layer5 : = 48 / 3564 (1.35%)
[01/07 15:27:13    199s] (I)       blocked tracks on layer6 : = 140 / 3654 (3.83%)
[01/07 15:27:13    199s] (I)       blocked tracks on layer7 : = 160 / 1760 (9.09%)
[01/07 15:27:13    199s] (I)       blocked tracks on layer8 : = 0 / 1806 (0.00%)
[01/07 15:27:13    199s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Reset routing kernel
[01/07 15:27:13    199s] (I)       Started Global Routing ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Initialization ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       totalPins=1085  totalGlobalPin=1023 (94.29%)
[01/07 15:27:13    199s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Net group 1 ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Generate topology ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       total 2D Cap : 21050 = (8674 H, 12376 V)
[01/07 15:27:13    199s] [NR-eGR] Layer group 1: route 346 net(s) in layer range [2, 8]
[01/07 15:27:13    199s] (I)       
[01/07 15:27:13    199s] (I)       ============  Phase 1a Route ============
[01/07 15:27:13    199s] (I)       Started Phase 1a ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Pattern routing ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/07 15:27:13    199s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Usage: 1914 = (779 H, 1135 V) = (8.98% H, 9.17% V) = (2.493e+03um H, 3.632e+03um V)
[01/07 15:27:13    199s] (I)       Started Add via demand to 2D ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       
[01/07 15:27:13    199s] (I)       ============  Phase 1b Route ============
[01/07 15:27:13    199s] (I)       Started Phase 1b ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Monotonic routing ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Usage: 1914 = (779 H, 1135 V) = (8.98% H, 9.17% V) = (2.493e+03um H, 3.632e+03um V)
[01/07 15:27:13    199s] (I)       Overflow of layer group 1: 0.64% H + 0.00% V. EstWL: 6.124800e+03um
[01/07 15:27:13    199s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       
[01/07 15:27:13    199s] (I)       ============  Phase 1c Route ============
[01/07 15:27:13    199s] (I)       Started Phase 1c ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Two level routing ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Level2 Grid: 5 x 5
[01/07 15:27:13    199s] (I)       Started Two Level Routing ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Usage: 1914 = (779 H, 1135 V) = (8.98% H, 9.17% V) = (2.493e+03um H, 3.632e+03um V)
[01/07 15:27:13    199s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       
[01/07 15:27:13    199s] (I)       ============  Phase 1d Route ============
[01/07 15:27:13    199s] (I)       Started Phase 1d ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Detoured routing ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Usage: 1914 = (779 H, 1135 V) = (8.98% H, 9.17% V) = (2.493e+03um H, 3.632e+03um V)
[01/07 15:27:13    199s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       
[01/07 15:27:13    199s] (I)       ============  Phase 1e Route ============
[01/07 15:27:13    199s] (I)       Started Phase 1e ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Route legalization ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Usage: 1914 = (779 H, 1135 V) = (8.98% H, 9.17% V) = (2.493e+03um H, 3.632e+03um V)
[01/07 15:27:13    199s] [NR-eGR] Early Global Route overflow of layer group 1: 0.64% H + 0.00% V. EstWL: 6.124800e+03um
[01/07 15:27:13    199s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       
[01/07 15:27:13    199s] (I)       ============  Phase 1l Route ============
[01/07 15:27:13    199s] (I)       Started Phase 1l ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Layer assignment (1T) ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Clean cong LA ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[01/07 15:27:13    199s] (I)       Layer  2:       3220      1099         1           0        3520    ( 0.00%) 
[01/07 15:27:13    199s] (I)       Layer  3:       3360       786        10           0        3528    ( 0.00%) 
[01/07 15:27:13    199s] (I)       Layer  4:       3418       443         0           0        3520    ( 0.00%) 
[01/07 15:27:13    199s] (I)       Layer  5:       3360        76         4           0        3528    ( 0.00%) 
[01/07 15:27:13    199s] (I)       Layer  6:       3418        57         0           0        3520    ( 0.00%) 
[01/07 15:27:13    199s] (I)       Layer  7:       1570         0         0         164        1600    ( 9.30%) 
[01/07 15:27:13    199s] (I)       Layer  8:       1720         0         0           0        1760    ( 0.00%) 
[01/07 15:27:13    199s] (I)       Total:         20066      2461        15         164       20976    ( 0.78%) 
[01/07 15:27:13    199s] (I)       
[01/07 15:27:13    199s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 15:27:13    199s] [NR-eGR]                        OverCon           OverCon            
[01/07 15:27:13    199s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/07 15:27:13    199s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[01/07 15:27:13    199s] [NR-eGR] ---------------------------------------------------------------
[01/07 15:27:13    199s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:13    199s] [NR-eGR]  metal2  (2)         1( 0.23%)         0( 0.00%)   ( 0.23%) 
[01/07 15:27:13    199s] [NR-eGR]  metal3  (3)         2( 0.45%)         2( 0.45%)   ( 0.90%) 
[01/07 15:27:13    199s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:13    199s] [NR-eGR]  metal5  (5)         2( 0.45%)         0( 0.00%)   ( 0.45%) 
[01/07 15:27:13    199s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:13    199s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:13    199s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:13    199s] [NR-eGR] ---------------------------------------------------------------
[01/07 15:27:13    199s] [NR-eGR] Total                5( 0.16%)         2( 0.07%)   ( 0.23%) 
[01/07 15:27:13    199s] [NR-eGR] 
[01/07 15:27:13    199s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Export 3D cong map ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       total 2D Cap : 21050 = (8674 H, 12376 V)
[01/07 15:27:13    199s] (I)       Started Export 2D cong map ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.43% H + 0.00% V
[01/07 15:27:13    199s] [NR-eGR] Overflow after Early Global Route 1.06% H + 0.00% V
[01/07 15:27:13    199s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Free existing wires ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       ============= Track Assignment ============
[01/07 15:27:13    199s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Track Assignment (1T) ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 15:27:13    199s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Run Multi-thread track assignment
[01/07 15:27:13    199s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Export ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] [NR-eGR] Started Export DB wires ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] [NR-eGR] Started Export all nets ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] [NR-eGR] Started Set wire vias ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:13    199s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 1004
[01/07 15:27:13    199s] [NR-eGR] metal2  (2V) length: 2.329930e+03um, number of vias: 1376
[01/07 15:27:13    199s] [NR-eGR] metal3  (3H) length: 2.351600e+03um, number of vias: 153
[01/07 15:27:13    199s] [NR-eGR] metal4  (4V) length: 1.396200e+03um, number of vias: 39
[01/07 15:27:13    199s] [NR-eGR] metal5  (5H) length: 2.408000e+02um, number of vias: 8
[01/07 15:27:13    199s] [NR-eGR] metal6  (6V) length: 1.822000e+02um, number of vias: 0
[01/07 15:27:13    199s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:13    199s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:13    199s] [NR-eGR] Total length: 6.500730e+03um, number of vias: 2580
[01/07 15:27:13    199s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:13    199s] [NR-eGR] Total eGR-routed clock nets wire length: 1.514000e+02um 
[01/07 15:27:13    199s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:13    199s] (I)       Started Update net boxes ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Update timing ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Started Postprocess design ( Curr Mem: 1357.10 MB )
[01/07 15:27:13    199s] (I)       Finished Postprocess design ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1336.10 MB )
[01/07 15:27:13    199s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1336.10 MB )
[01/07 15:27:13    199s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:13    199s] Rebuilding timing graph...
[01/07 15:27:14    199s] Rebuilding timing graph done.
[01/07 15:27:14    199s] Legalization setup...
[01/07 15:27:14    199s] Using cell based legalization.
[01/07 15:27:14    199s] Initializing placement interface...
[01/07 15:27:14    199s]   Use check_library -place or consult logv if problems occur.
[01/07 15:27:14    199s] OPERPROF: Starting DPlace-Init at level 1, MEM:1352.2M
[01/07 15:27:14    199s] z: 2, totalTracks: 1
[01/07 15:27:14    199s] z: 4, totalTracks: 1
[01/07 15:27:14    199s] z: 6, totalTracks: 1
[01/07 15:27:14    199s] z: 8, totalTracks: 1
[01/07 15:27:14    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1352.2M
[01/07 15:27:14    199s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1352.2M
[01/07 15:27:14    199s] Core basic site is core
[01/07 15:27:14    199s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1352.2M
[01/07 15:27:14    199s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.010, MEM:1352.2M
[01/07 15:27:14    199s] SiteArray: non-trimmed site array dimensions = 18 x 156
[01/07 15:27:14    199s] SiteArray: use 20,480 bytes
[01/07 15:27:14    199s] SiteArray: current memory after site array memory allocation 1352.2M
[01/07 15:27:14    199s] SiteArray: FP blocked sites are writable
[01/07 15:27:14    199s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 15:27:14    199s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1352.2M
[01/07 15:27:14    199s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1352.2M
[01/07 15:27:14    199s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.037, MEM:1352.2M
[01/07 15:27:14    199s] OPERPROF:     Starting CMU at level 3, MEM:1352.2M
[01/07 15:27:14    199s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1352.2M
[01/07 15:27:14    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.039, MEM:1352.2M
[01/07 15:27:14    199s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1352.2MB).
[01/07 15:27:14    199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1352.2M
[01/07 15:27:14    199s] Initializing placement interface done.
[01/07 15:27:14    199s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1352.2M
[01/07 15:27:14    199s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1352.2M
[01/07 15:27:14    199s] OPERPROF: Starting DPlace-Init at level 1, MEM:1352.2M
[01/07 15:27:14    199s] z: 2, totalTracks: 1
[01/07 15:27:14    199s] z: 4, totalTracks: 1
[01/07 15:27:14    199s] z: 6, totalTracks: 1
[01/07 15:27:14    199s] z: 8, totalTracks: 1
[01/07 15:27:14    199s] #spOpts: mergeVia=F 
[01/07 15:27:14    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1352.2M
[01/07 15:27:14    199s] OPERPROF:     Starting CMU at level 3, MEM:1352.2M
[01/07 15:27:14    199s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1352.2M
[01/07 15:27:14    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1352.2M
[01/07 15:27:14    199s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1352.2MB).
[01/07 15:27:14    199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:1352.2M
[01/07 15:27:14    199s] (I)       Load db... (mem=1352.2M)
[01/07 15:27:14    199s] (I)       Read data from FE... (mem=1352.2M)
[01/07 15:27:14    199s] (I)       Started Read instances and placement ( Curr Mem: 1352.19 MB )
[01/07 15:27:14    199s] (I)       Number of ignored instance 0
[01/07 15:27:14    199s] (I)       Number of inbound cells 0
[01/07 15:27:14    199s] (I)       numMoveCells=271, numMacros=0  numPads=83  numMultiRowHeightInsts=0
[01/07 15:27:14    199s] (I)       cell height: 3200, count: 271
[01/07 15:27:14    199s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1352.19 MB )
[01/07 15:27:14    199s] (I)       Read rows... (mem=1352.2M)
[01/07 15:27:14    199s] (I)       Done Read rows (cpu=0.000s, mem=1352.2M)
[01/07 15:27:14    199s] (I)       Done Read data from FE (cpu=0.010s, mem=1352.2M)
[01/07 15:27:14    199s] (I)       Done Load db (cpu=0.010s, mem=1352.2M)
[01/07 15:27:14    199s] (I)       Constructing placeable region... (mem=1352.2M)
[01/07 15:27:14    199s] (I)       Constructing bin map
[01/07 15:27:14    199s] (I)       Initialize bin information with width=32000 height=32000
[01/07 15:27:14    199s] (I)       Done constructing bin map
[01/07 15:27:14    199s] (I)       Removing 0 blocked bin with high fixed inst density
[01/07 15:27:14    199s] (I)       Compute region effective width... (mem=1352.2M)
[01/07 15:27:14    199s] (I)       Done Compute region effective width (cpu=0.000s, mem=1352.2M)
[01/07 15:27:14    199s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1352.2M)
[01/07 15:27:14    199s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:14    199s] Validating CTS configuration...
[01/07 15:27:14    199s] Checking module port directions...
[01/07 15:27:14    199s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:14    199s] Non-default CCOpt properties:
[01/07 15:27:14    199s] cts_merge_clock_gates is set for at least one object
[01/07 15:27:14    199s] cts_merge_clock_logic is set for at least one object
[01/07 15:27:14    199s] route_type is set for at least one object
[01/07 15:27:14    199s] Route type trimming info:
[01/07 15:27:14    199s]   No route type modifications were made.
[01/07 15:27:14    199s] Accumulated time to calculate placeable region: 0
[01/07 15:27:14    199s] (I)       Initializing Steiner engine. 
[01/07 15:27:14    199s] LayerId::1 widthSet size::4
[01/07 15:27:14    199s] LayerId::2 widthSet size::4
[01/07 15:27:14    199s] LayerId::3 widthSet size::4
[01/07 15:27:14    199s] LayerId::4 widthSet size::4
[01/07 15:27:14    199s] LayerId::5 widthSet size::4
[01/07 15:27:14    199s] LayerId::6 widthSet size::4
[01/07 15:27:14    199s] LayerId::7 widthSet size::4
[01/07 15:27:14    199s] LayerId::8 widthSet size::5
[01/07 15:27:14    199s] Updating RC grid for preRoute extraction ...
[01/07 15:27:14    199s] Initializing multi-corner capacitance tables ... 
[01/07 15:27:14    199s] Initializing multi-corner resistance tables ...
[01/07 15:27:14    199s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:14    199s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 15:27:14    199s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.279845 ; aWlH: 0.000000 ; Pmax: 0.833900 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 82 ; 
[01/07 15:27:14    199s] End AAE Lib Interpolated Model. (MEM=1352.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:14    199s] Library trimming buffers in power domain auto-default and half-corner SS_DELAY:setup.late removed 2 of 10 cells
[01/07 15:27:14    199s] Original list had 10 cells:
[01/07 15:27:14    199s] BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKKHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKGHD BUFCKEHD 
[01/07 15:27:14    199s] New trimmed list has 8 cells:
[01/07 15:27:14    199s] BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKEHD 
[01/07 15:27:14    199s] Accumulated time to calculate placeable region: 0
[01/07 15:27:14    200s] Library trimming inverters in power domain auto-default and half-corner SS_DELAY:setup.late removed 0 of 10 cells
[01/07 15:27:14    200s] Original list had 10 cells:
[01/07 15:27:14    200s] INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/07 15:27:14    200s] Library trimming was not able to trim any cells:
[01/07 15:27:14    200s] INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/07 15:27:14    200s] Accumulated time to calculate placeable region: 0
[01/07 15:27:16    202s] Clock tree balancer configuration for clock_tree clk:
[01/07 15:27:16    202s] Non-default CCOpt properties:
[01/07 15:27:16    202s]   cts_merge_clock_gates: true (default: false)
[01/07 15:27:16    202s]   cts_merge_clock_logic: true (default: false)
[01/07 15:27:16    202s]   route_type (leaf): default_route_type_leaf (default: default)
[01/07 15:27:16    202s]   route_type (trunk): default_route_type_nonleaf (default: default)
[01/07 15:27:16    202s]   route_type (top): default_route_type_nonleaf (default: default)
[01/07 15:27:16    202s] For power domain auto-default:
[01/07 15:27:16    202s]   Buffers:     {BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKEHD}
[01/07 15:27:16    202s]   Inverters:   INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/07 15:27:16    202s]   Clock gates: GCKETKHD GCKETHHD GCKETEHD GCKETCHD 
[01/07 15:27:16    202s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 3594.240um^2
[01/07 15:27:16    202s] Top Routing info:
[01/07 15:27:16    202s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/07 15:27:16    202s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/07 15:27:16    202s] Trunk Routing info:
[01/07 15:27:16    202s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/07 15:27:16    202s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/07 15:27:16    202s] Leaf Routing info:
[01/07 15:27:16    202s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[01/07 15:27:16    202s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/07 15:27:16    202s] For timing_corner SS_DELAY:setup, late and power domain auto-default:
[01/07 15:27:16    202s]   Slew time target (leaf):    0.290ns
[01/07 15:27:16    202s]   Slew time target (trunk):   0.290ns
[01/07 15:27:16    202s]   Slew time target (top):     0.294ns (Note: no nets are considered top nets in this clock tree)
[01/07 15:27:16    202s]   Buffer unit delay: 0.119ns
[01/07 15:27:16    202s]   Buffer max distance: 1150.770um
[01/07 15:27:16    202s] Fastest wire driving cells and distances:
[01/07 15:27:16    202s]   Buffer    : {lib_cell:BUFCKQHD, fastest_considered_half_corner=SS_DELAY:setup.late, optimalDrivingDistance=1150.770um, saturatedSlew=0.256ns, speed=5001.173um per ns, cellArea=43.380um^2 per 1000um}
[01/07 15:27:16    202s]   Inverter  : {lib_cell:INVCKQHD, fastest_considered_half_corner=SS_DELAY:setup.late, optimalDrivingDistance=939.478um, saturatedSlew=0.255ns, speed=5792.096um per ns, cellArea=35.424um^2 per 1000um}
[01/07 15:27:16    202s]   Clock gate: {lib_cell:GCKETKHD, fastest_considered_half_corner=SS_DELAY:setup.late, optimalDrivingDistance=409.442um, saturatedSlew=0.258ns, speed=1482.411um per ns, cellArea=81.281um^2 per 1000um}
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] Logic Sizing Table:
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] ----------------------------------------------------------
[01/07 15:27:16    202s] Cell    Instance count    Source    Eligible library cells
[01/07 15:27:16    202s] ----------------------------------------------------------
[01/07 15:27:16    202s]   (empty table)
[01/07 15:27:16    202s] ----------------------------------------------------------
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] Clock tree balancer configuration for skew_group clk/FF_SDC:
[01/07 15:27:16    202s]   Sources:                     pin clk
[01/07 15:27:16    202s]   Total number of sinks:       19
[01/07 15:27:16    202s]   Delay constrained sinks:     19
[01/07 15:27:16    202s]   Non-leaf sinks:              0
[01/07 15:27:16    202s]   Ignore pins:                 0
[01/07 15:27:16    202s]  Timing corner SS_DELAY:setup.late:
[01/07 15:27:16    202s]   Skew target:                 0.119ns
[01/07 15:27:16    202s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/07 15:27:16    202s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/07 15:27:16    202s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/07 15:27:16    202s] Primary reporting skew groups are:
[01/07 15:27:16    202s] skew_group clk/FF_SDC with 19 clock sinks
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] Clock DAG stats initial state:
[01/07 15:27:16    202s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:16    202s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:16    202s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:16    202s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[01/07 15:27:16    202s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] Layer information for route type default_route_type_leaf:
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] ---------------------------------------------------------------------
[01/07 15:27:16    202s] Layer     Preferred    Route    Res.          Cap.          RC
[01/07 15:27:16    202s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/07 15:27:16    202s] ---------------------------------------------------------------------
[01/07 15:27:16    202s] metal1    N            H          0.635         0.215         0.137
[01/07 15:27:16    202s] metal2    N            V          0.496         0.245         0.122
[01/07 15:27:16    202s] metal3    Y            H          0.496         0.246         0.122
[01/07 15:27:16    202s] metal4    Y            V          0.496         0.246         0.122
[01/07 15:27:16    202s] metal5    N            H          0.496         0.246         0.122
[01/07 15:27:16    202s] metal6    N            V          0.496         0.233         0.115
[01/07 15:27:16    202s] metal7    N            H          0.098         0.244         0.024
[01/07 15:27:16    202s] metal8    N            V          0.054         0.324         0.018
[01/07 15:27:16    202s] ---------------------------------------------------------------------
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/07 15:27:16    202s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] Layer information for route type default_route_type_nonleaf:
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] ---------------------------------------------------------------------
[01/07 15:27:16    202s] Layer     Preferred    Route    Res.          Cap.          RC
[01/07 15:27:16    202s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/07 15:27:16    202s] ---------------------------------------------------------------------
[01/07 15:27:16    202s] metal1    N            H          0.653         0.320         0.209
[01/07 15:27:16    202s] metal2    N            V          0.505         0.368         0.186
[01/07 15:27:16    202s] metal3    Y            H          0.505         0.368         0.186
[01/07 15:27:16    202s] metal4    Y            V          0.505         0.368         0.186
[01/07 15:27:16    202s] metal5    N            H          0.505         0.368         0.186
[01/07 15:27:16    202s] metal6    N            V          0.505         0.361         0.182
[01/07 15:27:16    202s] metal7    N            H          0.098         0.326         0.032
[01/07 15:27:16    202s] metal8    N            V          0.054         0.533         0.029
[01/07 15:27:16    202s] ---------------------------------------------------------------------
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/07 15:27:16    202s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] Layer information for route type default_route_type_nonleaf:
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] ---------------------------------------------------------------------
[01/07 15:27:16    202s] Layer     Preferred    Route    Res.          Cap.          RC
[01/07 15:27:16    202s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/07 15:27:16    202s] ---------------------------------------------------------------------
[01/07 15:27:16    202s] metal1    N            H          0.635         0.215         0.137
[01/07 15:27:16    202s] metal2    N            V          0.496         0.245         0.122
[01/07 15:27:16    202s] metal3    Y            H          0.496         0.246         0.122
[01/07 15:27:16    202s] metal4    Y            V          0.496         0.246         0.122
[01/07 15:27:16    202s] metal5    N            H          0.496         0.246         0.122
[01/07 15:27:16    202s] metal6    N            V          0.496         0.233         0.115
[01/07 15:27:16    202s] metal7    N            H          0.098         0.244         0.024
[01/07 15:27:16    202s] metal8    N            V          0.054         0.324         0.018
[01/07 15:27:16    202s] ---------------------------------------------------------------------
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] Via selection for estimated routes (rule default):
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] -------------------------------------------------------------------------------
[01/07 15:27:16    202s] Layer            Via Cell               Res.     Cap.     RC       Top of Stack
[01/07 15:27:16    202s] Range                                   (Ohm)    (fF)     (fs)     Only
[01/07 15:27:16    202s] -------------------------------------------------------------------------------
[01/07 15:27:16    202s] metal1-metal2    VIA12_VV               1.320    0.042    0.055    false
[01/07 15:27:16    202s] metal2-metal3    VIA23_VH               1.320    0.032    0.042    false
[01/07 15:27:16    202s] metal2-metal3    VIA23_stack_HAMMER1    1.320    0.052    0.068    true
[01/07 15:27:16    202s] metal3-metal4    VIA34_VH               1.320    0.032    0.042    false
[01/07 15:27:16    202s] metal3-metal4    VIA34_stack_HAMMER1    1.320    0.052    0.068    true
[01/07 15:27:16    202s] metal4-metal5    VIA45_VH               1.320    0.032    0.042    false
[01/07 15:27:16    202s] metal4-metal5    VIA45_stack_HAMMER1    1.320    0.052    0.068    true
[01/07 15:27:16    202s] metal5-metal6    VIA56_VH               1.320    0.031    0.041    false
[01/07 15:27:16    202s] metal5-metal6    VIA56_stack_HAMMER1    1.320    0.051    0.067    true
[01/07 15:27:16    202s] metal6-metal7    VIA67_Def              0.660    0.057    0.037    false
[01/07 15:27:16    202s] metal6-metal7    VIA67_stack_Def        0.660    0.057    0.037    true
[01/07 15:27:16    202s] metal7-metal8    VIA78_Def              0.143    0.045    0.006    false
[01/07 15:27:16    202s] metal7-metal8    VIA78_stack_HAMMER1    0.143    0.086    0.012    true
[01/07 15:27:16    202s] -------------------------------------------------------------------------------
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] No ideal or dont_touch nets found in the clock tree
[01/07 15:27:16    202s] No dont_touch hnets found in the clock tree
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] Filtering reasons for cell type: buffer
[01/07 15:27:16    202s] =======================================
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] -------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:16    202s] Clock trees    Power domain    Reason                         Library cells
[01/07 15:27:16    202s] -------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:16    202s] all            auto-default    Unbalanced rise/fall delays    { BUFCHD BUFDHD BUFEHD BUFGHD BUFHHD BUFIHD BUFJHD BUFKHD BUFLHD BUFMHD
[01/07 15:27:16    202s]                                                                 BUFNHD BUFQHD }
[01/07 15:27:16    202s] all            auto-default    Library trimming               { BUFCKGHD BUFCKKHD }
[01/07 15:27:16    202s] -------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] Filtering reasons for cell type: inverter
[01/07 15:27:16    202s] =========================================
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] -------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:16    202s] Clock trees    Power domain    Reason                         Library cells
[01/07 15:27:16    202s] -------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:16    202s] all            auto-default    Unbalanced rise/fall delays    { INVCHD INVDHD INVGHD INVHHD INVIHD INVJHD INVKHD INVLHD INVMHD INVNHD
[01/07 15:27:16    202s]                                                                 INVQHD }
[01/07 15:27:16    202s] -------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.6)
[01/07 15:27:16    202s] CCOpt configuration status: all checks passed.
[01/07 15:27:16    202s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[01/07 15:27:16    202s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[01/07 15:27:16    202s]   No exclusion drivers are needed.
[01/07 15:27:16    202s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[01/07 15:27:16    202s] Antenna diode management...
[01/07 15:27:16    202s]   Found 0 antenna diodes in the clock trees.
[01/07 15:27:16    202s]   
[01/07 15:27:16    202s] Antenna diode management done.
[01/07 15:27:16    202s] Adding driver cells for primary IOs...
[01/07 15:27:16    202s]   
[01/07 15:27:16    202s]   ----------------------------------------------------------------------------------------------
[01/07 15:27:16    202s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[01/07 15:27:16    202s]   ----------------------------------------------------------------------------------------------
[01/07 15:27:16    202s]     (empty table)
[01/07 15:27:16    202s]   ----------------------------------------------------------------------------------------------
[01/07 15:27:16    202s]   
[01/07 15:27:16    202s]   
[01/07 15:27:16    202s] Adding driver cells for primary IOs done.
[01/07 15:27:16    202s] Adding driver cell for primary IO roots...
[01/07 15:27:16    202s] Adding driver cell for primary IO roots done.
[01/07 15:27:16    202s] Maximizing clock DAG abstraction...
[01/07 15:27:16    202s] Maximizing clock DAG abstraction done.
[01/07 15:27:16    202s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.8 real=0:00:02.8)
[01/07 15:27:16    202s] Synthesizing clock trees...
[01/07 15:27:16    202s]   Preparing To Balance...
[01/07 15:27:16    202s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1404.4M
[01/07 15:27:16    202s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1404.4M
[01/07 15:27:16    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:1404.4M
[01/07 15:27:16    202s] z: 2, totalTracks: 1
[01/07 15:27:16    202s] z: 4, totalTracks: 1
[01/07 15:27:16    202s] z: 6, totalTracks: 1
[01/07 15:27:16    202s] z: 8, totalTracks: 1
[01/07 15:27:16    202s] #spOpts: mergeVia=F 
[01/07 15:27:16    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1404.4M
[01/07 15:27:16    202s] OPERPROF:     Starting CMU at level 3, MEM:1404.4M
[01/07 15:27:16    202s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1404.4M
[01/07 15:27:16    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1404.4M
[01/07 15:27:16    202s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1404.4MB).
[01/07 15:27:16    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:1404.4M
[01/07 15:27:16    202s]   Merging duplicate siblings in DAG...
[01/07 15:27:16    202s]     Clock DAG stats before merging:
[01/07 15:27:16    202s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:16    202s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:16    202s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:16    202s]     Resynthesising clock tree into netlist...
[01/07 15:27:16    202s]       Reset timing graph...
[01/07 15:27:16    202s] Ignoring AAE DB Resetting ...
[01/07 15:27:16    202s]       Reset timing graph done.
[01/07 15:27:16    202s]     Resynthesising clock tree into netlist done.
[01/07 15:27:16    202s]     
[01/07 15:27:16    202s]     Disconnecting clock tree from netlist...
[01/07 15:27:16    202s]     Disconnecting clock tree from netlist done.
[01/07 15:27:16    202s]   Merging duplicate siblings in DAG done.
[01/07 15:27:16    202s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:16    202s]   CCOpt::Phase::Construction...
[01/07 15:27:16    202s]   Stage::Clustering...
[01/07 15:27:16    202s]   Clustering...
[01/07 15:27:16    202s]     Initialize for clustering...
[01/07 15:27:16    202s]     Clock DAG stats before clustering:
[01/07 15:27:16    202s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:16    202s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:16    202s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:16    202s]     Computing max distances from locked parents...
[01/07 15:27:16    202s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[01/07 15:27:16    202s]     Computing max distances from locked parents done.
[01/07 15:27:16    202s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:16    202s]     Bottom-up phase...
[01/07 15:27:16    202s]     Clustering clock_tree clk...
[01/07 15:27:16    202s] End AAE Lib Interpolated Model. (MEM=1394.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:16    202s]     Clustering clock_tree clk done.
[01/07 15:27:16    202s]     Clock DAG stats after bottom-up phase:
[01/07 15:27:16    202s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:16    202s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:16    202s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:16    202s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:16    202s]     Legalizing clock trees...
[01/07 15:27:16    202s]     Resynthesising clock tree into netlist...
[01/07 15:27:16    202s]       Reset timing graph...
[01/07 15:27:16    202s] Ignoring AAE DB Resetting ...
[01/07 15:27:16    202s]       Reset timing graph done.
[01/07 15:27:16    202s]     Resynthesising clock tree into netlist done.
[01/07 15:27:16    202s]     Commiting net attributes....
[01/07 15:27:16    202s]     Commiting net attributes. done.
[01/07 15:27:16    202s]     Leaving CCOpt scope - ClockRefiner...
[01/07 15:27:16    202s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1394.9M
[01/07 15:27:16    202s]     Assigned high priority to 19 instances.
[01/07 15:27:16    202s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[01/07 15:27:16    202s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[01/07 15:27:16    202s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1394.9M
[01/07 15:27:16    202s] z: 2, totalTracks: 1
[01/07 15:27:16    202s] z: 4, totalTracks: 1
[01/07 15:27:16    202s] z: 6, totalTracks: 1
[01/07 15:27:16    202s] z: 8, totalTracks: 1
[01/07 15:27:16    202s] #spOpts: mergeVia=F 
[01/07 15:27:16    202s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF:       Starting CMU at level 4, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1394.9M
[01/07 15:27:16    202s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1394.9MB).
[01/07 15:27:16    202s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.022, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.022, MEM:1394.9M
[01/07 15:27:16    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20643.2
[01/07 15:27:16    202s] OPERPROF: Starting RefinePlace at level 1, MEM:1394.9M
[01/07 15:27:16    202s] *** Starting refinePlace (0:03:22 mem=1394.9M) ***
[01/07 15:27:16    202s] Total net bbox length = 5.934e+03 (2.390e+03 3.544e+03) (ext = 2.226e+03)
[01/07 15:27:16    202s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:16    202s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1394.9M
[01/07 15:27:16    202s] Starting refinePlace ...
[01/07 15:27:16    202s] One DDP V2 for no tweak run.
[01/07 15:27:16    202s] ** Cut row section cpu time 0:00:00.0.
[01/07 15:27:16    202s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 15:27:16    202s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1394.9MB) @(0:03:22 - 0:03:22).
[01/07 15:27:16    202s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:16    202s] wireLenOptFixPriorityInst 19 inst fixed
[01/07 15:27:16    202s] 
[01/07 15:27:16    202s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 15:27:16    202s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:16    202s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1394.9MB) @(0:03:22 - 0:03:23).
[01/07 15:27:16    202s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:16    202s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1394.9MB
[01/07 15:27:16    202s] Statistics of distance of Instance movement in refine placement:
[01/07 15:27:16    202s]   maximum (X+Y) =         0.00 um
[01/07 15:27:16    202s]   mean    (X+Y) =         0.00 um
[01/07 15:27:16    202s] Summary Report:
[01/07 15:27:16    202s] Instances move: 0 (out of 271 movable)
[01/07 15:27:16    202s] Instances flipped: 0
[01/07 15:27:16    202s] Mean displacement: 0.00 um
[01/07 15:27:16    202s] Max displacement: 0.00 um 
[01/07 15:27:16    202s] Total instances moved : 0
[01/07 15:27:16    202s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.022, MEM:1394.9M
[01/07 15:27:16    202s] Total net bbox length = 5.934e+03 (2.390e+03 3.544e+03) (ext = 2.226e+03)
[01/07 15:27:16    202s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1394.9MB
[01/07 15:27:16    202s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1394.9MB) @(0:03:22 - 0:03:23).
[01/07 15:27:16    202s] *** Finished refinePlace (0:03:23 mem=1394.9M) ***
[01/07 15:27:16    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20643.2
[01/07 15:27:16    202s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.027, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1394.9M
[01/07 15:27:16    202s]     ClockRefiner summary
[01/07 15:27:16    202s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 19).
[01/07 15:27:16    202s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[01/07 15:27:16    202s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 19).
[01/07 15:27:16    202s]     Revert refine place priority changes on 0 instances.
[01/07 15:27:16    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:1394.9M
[01/07 15:27:16    202s] z: 2, totalTracks: 1
[01/07 15:27:16    202s] z: 4, totalTracks: 1
[01/07 15:27:16    202s] z: 6, totalTracks: 1
[01/07 15:27:16    202s] z: 8, totalTracks: 1
[01/07 15:27:16    202s] #spOpts: mergeVia=F 
[01/07 15:27:16    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF:     Starting CMU at level 3, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.012, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:1394.9M
[01/07 15:27:16    202s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1394.9MB).
[01/07 15:27:16    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1394.9M
[01/07 15:27:16    202s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:16    202s]     Disconnecting clock tree from netlist...
[01/07 15:27:16    202s]     Disconnecting clock tree from netlist done.
[01/07 15:27:16    202s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:1394.9M
[01/07 15:27:16    202s] z: 2, totalTracks: 1
[01/07 15:27:16    202s] z: 4, totalTracks: 1
[01/07 15:27:16    202s] z: 6, totalTracks: 1
[01/07 15:27:16    202s] z: 8, totalTracks: 1
[01/07 15:27:16    202s] #spOpts: mergeVia=F 
[01/07 15:27:16    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF:     Starting CMU at level 3, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1394.9M
[01/07 15:27:16    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1394.9M
[01/07 15:27:16    202s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1394.9MB).
[01/07 15:27:16    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.026, MEM:1394.9M
[01/07 15:27:16    202s]     Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 15:27:16    202s] End AAE Lib Interpolated Model. (MEM=1394.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:16    202s]     Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:16    202s]     
[01/07 15:27:16    202s]     Clock tree legalization - Histogram:
[01/07 15:27:16    202s]     ====================================
[01/07 15:27:16    202s]     
[01/07 15:27:16    202s]     --------------------------------
[01/07 15:27:16    202s]     Movement (um)    Number of cells
[01/07 15:27:16    202s]     --------------------------------
[01/07 15:27:16    202s]       (empty table)
[01/07 15:27:16    202s]     --------------------------------
[01/07 15:27:16    202s]     
[01/07 15:27:16    202s]     
[01/07 15:27:16    202s]     Clock tree legalization - There are no Movements:
[01/07 15:27:16    202s]     =================================================
[01/07 15:27:16    202s]     
[01/07 15:27:16    202s]     ---------------------------------------------
[01/07 15:27:16    202s]     Movement (um)    Desired     Achieved    Node
[01/07 15:27:16    202s]                      location    location    
[01/07 15:27:16    202s]     ---------------------------------------------
[01/07 15:27:16    202s]       (empty table)
[01/07 15:27:16    202s]     ---------------------------------------------
[01/07 15:27:16    202s]     
[01/07 15:27:16    202s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/07 15:27:16    202s]     Clock DAG stats after 'Clustering':
[01/07 15:27:16    202s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:16    202s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:16    202s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    202s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    202s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    202s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    202s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    202s]     Clock DAG net violations after 'Clustering': none
[01/07 15:27:17    202s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[01/07 15:27:17    202s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    202s]     Primary reporting skew groups after 'Clustering':
[01/07 15:27:17    202s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    202s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    202s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    202s]     Skew group summary after 'Clustering':
[01/07 15:27:17    202s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    202s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    202s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/07 15:27:17    202s]   
[01/07 15:27:17    202s]   Post-Clustering Statistics Report
[01/07 15:27:17    202s]   =================================
[01/07 15:27:17    202s]   
[01/07 15:27:17    202s]   Fanout Statistics:
[01/07 15:27:17    202s]   
[01/07 15:27:17    202s]   ----------------------------------------------------------------------------
[01/07 15:27:17    202s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[01/07 15:27:17    202s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[01/07 15:27:17    202s]   ----------------------------------------------------------------------------
[01/07 15:27:17    202s]   Trunk         1       1.000       1         1        0.000      {1 <= 2}
[01/07 15:27:17    202s]   Leaf          1      19.000      19        19        0.000      {1 <= 20}
[01/07 15:27:17    202s]   ----------------------------------------------------------------------------
[01/07 15:27:17    202s]   
[01/07 15:27:17    202s]   Clustering Failure Statistics:
[01/07 15:27:17    202s]   
[01/07 15:27:17    202s]   --------------------------------
[01/07 15:27:17    202s]   Net Type    Clusters    Clusters
[01/07 15:27:17    202s]               Tried       Failed
[01/07 15:27:17    202s]   --------------------------------
[01/07 15:27:17    202s]     (empty table)
[01/07 15:27:17    202s]   --------------------------------
[01/07 15:27:17    202s]   
[01/07 15:27:17    202s]   Clustering Partition Statistics:
[01/07 15:27:17    202s]   
[01/07 15:27:17    202s]   ----------------------------------------------------------------------------------
[01/07 15:27:17    202s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[01/07 15:27:17    202s]               Fraction    Fraction    Count        Size    Size    Size    Size
[01/07 15:27:17    202s]   ----------------------------------------------------------------------------------
[01/07 15:27:17    202s]     (empty table)
[01/07 15:27:17    202s]   ----------------------------------------------------------------------------------
[01/07 15:27:17    202s]   
[01/07 15:27:17    202s]   
[01/07 15:27:17    202s]   Looking for fanout violations...
[01/07 15:27:17    202s]   Looking for fanout violations done.
[01/07 15:27:17    202s]   CongRepair After Initial Clustering...
[01/07 15:27:17    202s]   Reset timing graph...
[01/07 15:27:17    202s] Ignoring AAE DB Resetting ...
[01/07 15:27:17    202s]   Reset timing graph done.
[01/07 15:27:17    202s]   Leaving CCOpt scope - Early Global Route...
[01/07 15:27:17    202s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1394.9M
[01/07 15:27:17    202s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1394.9M
[01/07 15:27:17    202s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1394.9M
[01/07 15:27:17    202s] All LLGs are deleted
[01/07 15:27:17    202s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1394.9M
[01/07 15:27:17    202s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1394.9M
[01/07 15:27:17    202s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1394.9M
[01/07 15:27:17    202s]   Clock implementation routing...
[01/07 15:27:17    202s] Net route status summary:
[01/07 15:27:17    202s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:17    202s]   Non-clock:   367 (unrouted=22, trialRouted=345, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=22, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:17    202s]     Routing using eGR only...
[01/07 15:27:17    202s]       Early Global Route - eGR only step...
[01/07 15:27:17    202s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[01/07 15:27:17    202s] (ccopt eGR): Start to route 1 all nets
[01/07 15:27:17    202s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Import and model ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Create place DB ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Import place data ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Read instances and placement ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Read nets ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Create route DB ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       == Non-default Options ==
[01/07 15:27:17    202s] (I)       Clean congestion better                            : true
[01/07 15:27:17    202s] (I)       Estimate vias on DPT layer                         : true
[01/07 15:27:17    202s] (I)       Clean congestion layer assignment rounds           : 3
[01/07 15:27:17    202s] (I)       Layer constraints as soft constraints              : true
[01/07 15:27:17    202s] (I)       Soft top layer                                     : true
[01/07 15:27:17    202s] (I)       Skip prospective layer relax nets                  : true
[01/07 15:27:17    202s] (I)       Better NDR handling                                : true
[01/07 15:27:17    202s] (I)       Improved NDR modeling in LA                        : true
[01/07 15:27:17    202s] (I)       Routing cost fix for NDR handling                  : true
[01/07 15:27:17    202s] (I)       Update initial WL after Phase 1a                   : true
[01/07 15:27:17    202s] (I)       Block tracks for preroutes                         : true
[01/07 15:27:17    202s] (I)       Assign IRoute by net group key                     : true
[01/07 15:27:17    202s] (I)       Block unroutable channels                          : true
[01/07 15:27:17    202s] (I)       Block unroutable channel fix                       : true
[01/07 15:27:17    202s] (I)       Block unroutable channels 3D                       : true
[01/07 15:27:17    202s] (I)       Bound layer relaxed segment wl                     : true
[01/07 15:27:17    202s] (I)       Bound layer relaxed segment wl fix                 : true
[01/07 15:27:17    202s] (I)       Blocked pin reach length threshold                 : 2
[01/07 15:27:17    202s] (I)       Check blockage within NDR space in TA              : true
[01/07 15:27:17    202s] (I)       Handle EOL spacing                                 : true
[01/07 15:27:17    202s] (I)       Merge PG vias by gap                               : true
[01/07 15:27:17    202s] (I)       Maximum routing layer                              : 8
[01/07 15:27:17    202s] (I)       Route selected nets only                           : true
[01/07 15:27:17    202s] (I)       Refine MST                                         : true
[01/07 15:27:17    202s] (I)       Honor PRL                                          : true
[01/07 15:27:17    202s] (I)       Strong congestion aware                            : true
[01/07 15:27:17    202s] (I)       Improved initial location for IRoutes              : true
[01/07 15:27:17    202s] (I)       Multi panel TA                                     : true
[01/07 15:27:17    202s] (I)       Penalize wire overlap                              : true
[01/07 15:27:17    202s] (I)       Expand small instance blockage                     : true
[01/07 15:27:17    202s] (I)       Reduce via in TA                                   : true
[01/07 15:27:17    202s] (I)       SS-aware routing                                   : true
[01/07 15:27:17    202s] (I)       Improve tree edge sharing                          : true
[01/07 15:27:17    202s] (I)       Improve 2D via estimation                          : true
[01/07 15:27:17    202s] (I)       Refine Steiner tree                                : true
[01/07 15:27:17    202s] (I)       Build spine tree                                   : true
[01/07 15:27:17    202s] (I)       Model pass through capacity                        : true
[01/07 15:27:17    202s] (I)       Extend blockages by a half GCell                   : true
[01/07 15:27:17    202s] (I)       Consider pin shapes                                : true
[01/07 15:27:17    202s] (I)       Consider pin shapes for all nodes                  : true
[01/07 15:27:17    202s] (I)       Consider NR APA                                    : true
[01/07 15:27:17    202s] (I)       Consider IO pin shape                              : true
[01/07 15:27:17    202s] (I)       Fix pin connection bug                             : true
[01/07 15:27:17    202s] (I)       Consider layer RC for local wires                  : true
[01/07 15:27:17    202s] (I)       LA-aware pin escape length                         : 2
[01/07 15:27:17    202s] (I)       Split for must join                                : true
[01/07 15:27:17    202s] (I)       Number of threads                                  : 1
[01/07 15:27:17    202s] (I)       Routing effort level                               : 10000
[01/07 15:27:17    202s] (I)       Special modeling for N7                            : 0
[01/07 15:27:17    202s] (I)       Special modeling for N6                            : 0
[01/07 15:27:17    202s] (I)       Special modeling for N3                            : 0
[01/07 15:27:17    202s] (I)       Special modeling for N5 v6                         : 0
[01/07 15:27:17    202s] (I)       Special modeling for N5PPv2                        : 0
[01/07 15:27:17    202s] (I)       Special settings for S3                            : 0
[01/07 15:27:17    202s] (I)       Special settings for S4                            : 0
[01/07 15:27:17    202s] (I)       Special settings for S5 v2                         : 0
[01/07 15:27:17    202s] (I)       Special settings for S7                            : 0
[01/07 15:27:17    202s] (I)       Special settings for S8                            : 0
[01/07 15:27:17    202s] (I)       Prefer layer length threshold                      : 8
[01/07 15:27:17    202s] (I)       Overflow penalty cost                              : 10
[01/07 15:27:17    202s] (I)       A-star cost                                        : 0.300000
[01/07 15:27:17    202s] (I)       Misalignment cost                                  : 10.000000
[01/07 15:27:17    202s] (I)       Threshold for short IRoute                         : 6
[01/07 15:27:17    202s] (I)       Via cost during post routing                       : 1.000000
[01/07 15:27:17    202s] (I)       Layer congestion ratios                            : { { 1.0 } }
[01/07 15:27:17    202s] (I)       Source-to-sink ratio                               : 0.300000
[01/07 15:27:17    202s] (I)       Scenic ratio bound                                 : 3.000000
[01/07 15:27:17    202s] (I)       Segment layer relax scenic ratio                   : 1.250000
[01/07 15:27:17    202s] (I)       Source-sink aware LA ratio                         : 0.500000
[01/07 15:27:17    202s] (I)       PG-aware similar topology routing                  : true
[01/07 15:27:17    202s] (I)       Maze routing via cost fix                          : true
[01/07 15:27:17    202s] (I)       Apply PRL on PG terms                              : true
[01/07 15:27:17    202s] (I)       Apply PRL on obs objects                           : true
[01/07 15:27:17    202s] (I)       Handle range-type spacing rules                    : true
[01/07 15:27:17    202s] (I)       PG gap threshold multiplier                        : 10.000000
[01/07 15:27:17    202s] (I)       Parallel spacing query fix                         : true
[01/07 15:27:17    202s] (I)       Force source to root IR                            : true
[01/07 15:27:17    202s] (I)       Layer Weights                                      : L2:4 L3:2.5
[01/07 15:27:17    202s] (I)       Do not relax to DPT layer                          : true
[01/07 15:27:17    202s] (I)       No DPT in post routing                             : true
[01/07 15:27:17    202s] (I)       Modeling PG via merging fix                        : true
[01/07 15:27:17    202s] (I)       Shield aware TA                                    : true
[01/07 15:27:17    202s] (I)       Strong shield aware TA                             : true
[01/07 15:27:17    202s] (I)       Overflow calculation fix in LA                     : true
[01/07 15:27:17    202s] (I)       Post routing fix                                   : true
[01/07 15:27:17    202s] (I)       Strong post routing                                : true
[01/07 15:27:17    202s] (I)       NDR via pillar fix                                 : true
[01/07 15:27:17    202s] (I)       Violation on path threshold                        : 1
[01/07 15:27:17    202s] (I)       Pass through capacity modeling                     : true
[01/07 15:27:17    202s] (I)       Select the non-relaxed segments in post routing stage : true
[01/07 15:27:17    202s] (I)       Method to set GCell size                           : row
[01/07 15:27:17    202s] (I)       Avoid high resistance layers                       : true
[01/07 15:27:17    202s] (I)       Counted 251 PG shapes. We will not process PG shapes layer by layer.
[01/07 15:27:17    202s] (I)       Started Import route data ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Use row-based GCell size
[01/07 15:27:17    202s] (I)       Use row-based GCell align
[01/07 15:27:17    202s] (I)       GCell unit size   : 3200
[01/07 15:27:17    202s] (I)       GCell multiplier  : 1
[01/07 15:27:17    202s] (I)       GCell row height  : 3200
[01/07 15:27:17    202s] (I)       Actual row height : 3200
[01/07 15:27:17    202s] (I)       GCell align ref   : 3600 3600
[01/07 15:27:17    202s] [NR-eGR] Track table information for default rule: 
[01/07 15:27:17    202s] [NR-eGR] metal1 has no routable track
[01/07 15:27:17    202s] [NR-eGR] metal2 has single uniform track structure
[01/07 15:27:17    202s] [NR-eGR] metal3 has single uniform track structure
[01/07 15:27:17    202s] [NR-eGR] metal4 has single uniform track structure
[01/07 15:27:17    202s] [NR-eGR] metal5 has single uniform track structure
[01/07 15:27:17    202s] [NR-eGR] metal6 has single uniform track structure
[01/07 15:27:17    202s] [NR-eGR] metal7 has single uniform track structure
[01/07 15:27:17    202s] [NR-eGR] metal8 has single uniform track structure
[01/07 15:27:17    202s] (I)       ===========================================================================
[01/07 15:27:17    202s] (I)       == Report All Rule Vias ==
[01/07 15:27:17    202s] (I)       ===========================================================================
[01/07 15:27:17    202s] (I)        Via Rule : (Default)
[01/07 15:27:17    202s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 15:27:17    202s] (I)       ---------------------------------------------------------------------------
[01/07 15:27:17    202s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 15:27:17    202s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 15:27:17    202s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 15:27:17    202s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 15:27:17    202s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 15:27:17    202s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 15:27:17    202s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 15:27:17    202s] (I)       ===========================================================================
[01/07 15:27:17    202s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Read routing blockages ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Read instance blockages ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Read PG blockages ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Read 6 PG shapes
[01/07 15:27:17    202s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Read boundary cut boxes ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] #Routing Blockages  : 0
[01/07 15:27:17    202s] [NR-eGR] #Instance Blockages : 0
[01/07 15:27:17    202s] [NR-eGR] #PG Blockages       : 6
[01/07 15:27:17    202s] [NR-eGR] #Halo Blockages     : 0
[01/07 15:27:17    202s] [NR-eGR] #Boundary Blockages : 0
[01/07 15:27:17    202s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Read blackboxes ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 15:27:17    202s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Read prerouted ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 15:27:17    202s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Read unlegalized nets ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Read nets ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Read numTotalNets=346  numIgnoredNets=345
[01/07 15:27:17    202s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Connected 0 must-join pins/ports
[01/07 15:27:17    202s] (I)       Started Set up via pillars ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       early_global_route_priority property id does not exist.
[01/07 15:27:17    202s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Model blockages into capacity
[01/07 15:27:17    202s] (I)       Read Num Blocks=170  Num Prerouted Wires=0  Num CS=0
[01/07 15:27:17    202s] (I)       Started Initialize 3D capacity ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Layer 1 (V) : #blockages 61 : #preroutes 0
[01/07 15:27:17    202s] (I)       Layer 2 (H) : #blockages 23 : #preroutes 0
[01/07 15:27:17    202s] (I)       Layer 3 (V) : #blockages 19 : #preroutes 0
[01/07 15:27:17    202s] (I)       Layer 4 (H) : #blockages 23 : #preroutes 0
[01/07 15:27:17    202s] (I)       Layer 5 (V) : #blockages 19 : #preroutes 0
[01/07 15:27:17    202s] (I)       Layer 6 (H) : #blockages 25 : #preroutes 0
[01/07 15:27:17    202s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 15:27:17    202s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       -- layer congestion ratio --
[01/07 15:27:17    202s] (I)       Layer 1 : 0.100000
[01/07 15:27:17    202s] (I)       Layer 2 : 0.700000
[01/07 15:27:17    202s] (I)       Layer 3 : 0.700000
[01/07 15:27:17    202s] (I)       Layer 4 : 1.000000
[01/07 15:27:17    202s] (I)       Layer 5 : 1.000000
[01/07 15:27:17    202s] (I)       Layer 6 : 1.000000
[01/07 15:27:17    202s] (I)       Layer 7 : 1.000000
[01/07 15:27:17    202s] (I)       Layer 8 : 1.000000
[01/07 15:27:17    202s] (I)       ----------------------------
[01/07 15:27:17    202s] (I)       Started Move terms for access ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Moved 0 terms for better access 
[01/07 15:27:17    202s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Number of ignored nets                =      0
[01/07 15:27:17    202s] (I)       Number of connected nets              =      0
[01/07 15:27:17    202s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 15:27:17    202s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 15:27:17    202s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Read aux data ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Others data preparation ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[01/07 15:27:17    202s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Create route kernel ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Ndr track 0 does not exist
[01/07 15:27:17    202s] (I)       Ndr track 0 does not exist
[01/07 15:27:17    202s] (I)       ---------------------Grid Graph Info--------------------
[01/07 15:27:17    202s] (I)       Routing area        : (0, 0) - (69600, 64800)
[01/07 15:27:17    202s] (I)       Core area           : (3600, 3600) - (66000, 61200)
[01/07 15:27:17    202s] (I)       Site width          :   400  (dbu)
[01/07 15:27:17    202s] (I)       Row height          :  3200  (dbu)
[01/07 15:27:17    202s] (I)       GCell row height    :  3200  (dbu)
[01/07 15:27:17    202s] (I)       GCell width         :  3200  (dbu)
[01/07 15:27:17    202s] (I)       GCell height        :  3200  (dbu)
[01/07 15:27:17    202s] (I)       Grid                :    22    21     8
[01/07 15:27:17    202s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 15:27:17    202s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 15:27:17    202s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 15:27:17    202s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 15:27:17    202s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 15:27:17    202s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 15:27:17    202s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 15:27:17    202s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 15:27:17    202s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 15:27:17    202s] (I)       Total num of tracks :     0   174   162   174   162   174    80    86
[01/07 15:27:17    202s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 15:27:17    202s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 15:27:17    202s] (I)       --------------------------------------------------------
[01/07 15:27:17    202s] 
[01/07 15:27:17    202s] [NR-eGR] ============ Routing rule table ============
[01/07 15:27:17    202s] [NR-eGR] Rule id: 0  Nets: 0 
[01/07 15:27:17    202s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 15:27:17    202s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 15:27:17    202s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:17    202s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:17    202s] [NR-eGR] Rule id: 1  Nets: 1 
[01/07 15:27:17    202s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[01/07 15:27:17    202s] (I)       Pitch:  L1=640  L2=800  L3=800  L4=800  L5=800  L6=800  L7=1600  L8=1600
[01/07 15:27:17    202s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[01/07 15:27:17    202s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:17    202s] [NR-eGR] ========================================
[01/07 15:27:17    202s] [NR-eGR] 
[01/07 15:27:17    202s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer2 : = 340 / 3654 (9.30%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer3 : = 48 / 3564 (1.35%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer4 : = 140 / 3654 (3.83%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer5 : = 48 / 3564 (1.35%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer6 : = 140 / 3654 (3.83%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer7 : = 160 / 1760 (9.09%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer8 : = 0 / 1806 (0.00%)
[01/07 15:27:17    202s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Reset routing kernel
[01/07 15:27:17    202s] (I)       Started Global Routing ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Initialization ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       totalPins=20  totalGlobalPin=20 (100.00%)
[01/07 15:27:17    202s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Net group 1 ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Generate topology ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       total 2D Cap : 7120 = (3538 H, 3582 V)
[01/07 15:27:17    202s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1a Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1a ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Pattern routing ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1b Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1b ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:17    202s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1c Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1c ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1d Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1d ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1e Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1e ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Route legalization ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:17    202s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1f Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1f ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1g Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1g ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Post Routing ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (27 H, 21 V) = (0.76% H, 0.59% V) = (8.640e+01um H, 6.720e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[01/07 15:27:17    202s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1h Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1h ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Post Routing ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Net group 2 ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Generate topology ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       total 2D Cap : 14246 = (7078 H, 7168 V)
[01/07 15:27:17    202s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1a Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1a ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Pattern routing ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1b Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1b ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:17    202s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1c Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1c ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1d Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1d ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1e Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1e ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Route legalization ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:17    202s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1f Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1f ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1g Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1g ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Post Routing ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (27 H, 21 V) = (0.38% H, 0.29% V) = (8.640e+01um H, 6.720e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[01/07 15:27:17    202s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1h Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1h ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Post Routing ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Net group 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Net group 3 ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Generate topology ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       total 2D Cap : 17692 = (8718 H, 8974 V)
[01/07 15:27:17    202s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1a Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1a ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Pattern routing ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1b Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1b ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:17    202s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1c Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1c ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1d Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1d ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1e Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1e ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Route legalization ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:17    202s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1f Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1f ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1g Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1g ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Post Routing ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (27 H, 21 V) = (0.31% H, 0.23% V) = (8.640e+01um H, 6.720e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=48
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1h Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1h ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Post Routing ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 48 = (27 H, 21 V) = (0.31% H, 0.23% V) = (8.640e+01um H, 6.720e+01um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Layer assignment (1T) ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 15:27:17    202s] [NR-eGR]                        OverCon            
[01/07 15:27:17    202s] [NR-eGR]                         #Gcell     %Gcell
[01/07 15:27:17    202s] [NR-eGR]       Layer                (0)    OverCon 
[01/07 15:27:17    202s] [NR-eGR] ----------------------------------------------
[01/07 15:27:17    202s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR] ----------------------------------------------
[01/07 15:27:17    202s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR] 
[01/07 15:27:17    202s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Export 3D cong map ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       total 2D Cap : 21098 = (8720 H, 12378 V)
[01/07 15:27:17    202s] (I)       Started Export 2D cong map ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[01/07 15:27:17    202s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 15:27:17    202s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Free existing wires ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       ============= Track Assignment ============
[01/07 15:27:17    202s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Track Assignment ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 15:27:17    202s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Run single-thread track assignment
[01/07 15:27:17    202s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Export ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Started Export DB wires ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Started Export all nets ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Started Set wire vias ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:17    202s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 1004
[01/07 15:27:17    202s] [NR-eGR] metal2  (2V) length: 2.274730e+03um, number of vias: 1369
[01/07 15:27:17    202s] [NR-eGR] metal3  (3H) length: 2.360400e+03um, number of vias: 166
[01/07 15:27:17    202s] [NR-eGR] metal4  (4V) length: 1.440600e+03um, number of vias: 39
[01/07 15:27:17    202s] [NR-eGR] metal5  (5H) length: 2.408000e+02um, number of vias: 8
[01/07 15:27:17    202s] [NR-eGR] metal6  (6V) length: 1.822000e+02um, number of vias: 0
[01/07 15:27:17    202s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    202s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    202s] [NR-eGR] Total length: 6.498730e+03um, number of vias: 2586
[01/07 15:27:17    202s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:17    202s] [NR-eGR] Total eGR-routed clock nets wire length: 1.494000e+02um 
[01/07 15:27:17    202s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:17    202s] [NR-eGR] Report for selected net(s) only.
[01/07 15:27:17    202s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 19
[01/07 15:27:17    202s] [NR-eGR] metal2  (2V) length: 2.240000e+01um, number of vias: 21
[01/07 15:27:17    202s] [NR-eGR] metal3  (3H) length: 8.260000e+01um, number of vias: 13
[01/07 15:27:17    202s] [NR-eGR] metal4  (4V) length: 4.440000e+01um, number of vias: 0
[01/07 15:27:17    202s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    202s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    202s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    202s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    202s] [NR-eGR] Total length: 1.494000e+02um, number of vias: 53
[01/07 15:27:17    202s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:17    202s] [NR-eGR] Total routed clock nets wire length: 1.494000e+02um, number of vias: 53
[01/07 15:27:17    202s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:17    202s] (I)       Started Update net boxes ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Update timing ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Started Postprocess design ( Curr Mem: 1394.87 MB )
[01/07 15:27:17    202s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:17    202s]     Routing using eGR only done.
[01/07 15:27:17    202s] Net route status summary:
[01/07 15:27:17    202s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:17    202s]   Non-clock:   367 (unrouted=22, trialRouted=345, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=22, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:17    202s] 
[01/07 15:27:17    202s] CCOPT: Done with clock implementation routing.
[01/07 15:27:17    202s] 
[01/07 15:27:17    202s]   Clock implementation routing done.
[01/07 15:27:17    202s]   Fixed 1 wires.
[01/07 15:27:17    202s]   CCOpt: Starting congestion repair using flow wrapper...
[01/07 15:27:17    202s]     Congestion Repair...
[01/07 15:27:17    202s] Info: Disable timing driven in postCTS congRepair.
[01/07 15:27:17    202s] 
[01/07 15:27:17    202s] Starting congRepair ...
[01/07 15:27:17    202s] User Input Parameters:
[01/07 15:27:17    202s] - Congestion Driven    : On
[01/07 15:27:17    202s] - Timing Driven        : Off
[01/07 15:27:17    202s] - Area-Violation Based : On
[01/07 15:27:17    202s] - Start Rollback Level : -5
[01/07 15:27:17    202s] - Legalized            : On
[01/07 15:27:17    202s] - Window Based         : Off
[01/07 15:27:17    202s] - eDen incr mode       : Off
[01/07 15:27:17    202s] - Small incr mode      : Off
[01/07 15:27:17    202s] 
[01/07 15:27:17    202s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1341.9M
[01/07 15:27:17    202s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:1341.9M
[01/07 15:27:17    202s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1341.9M
[01/07 15:27:17    202s] Starting Early Global Route congestion estimation: mem = 1341.9M
[01/07 15:27:17    202s] (I)       Started Import and model ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Create place DB ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Import place data ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Read instances and placement ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Read nets ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Create route DB ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       == Non-default Options ==
[01/07 15:27:17    202s] (I)       Maximum routing layer                              : 8
[01/07 15:27:17    202s] (I)       Number of threads                                  : 1
[01/07 15:27:17    202s] (I)       Use non-blocking free Dbs wires                    : false
[01/07 15:27:17    202s] (I)       Method to set GCell size                           : row
[01/07 15:27:17    202s] (I)       Counted 251 PG shapes. We will not process PG shapes layer by layer.
[01/07 15:27:17    202s] (I)       Started Import route data ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Use row-based GCell size
[01/07 15:27:17    202s] (I)       Use row-based GCell align
[01/07 15:27:17    202s] (I)       GCell unit size   : 3200
[01/07 15:27:17    202s] (I)       GCell multiplier  : 1
[01/07 15:27:17    202s] (I)       GCell row height  : 3200
[01/07 15:27:17    202s] (I)       Actual row height : 3200
[01/07 15:27:17    202s] (I)       GCell align ref   : 3600 3600
[01/07 15:27:17    202s] [NR-eGR] Track table information for default rule: 
[01/07 15:27:17    202s] [NR-eGR] metal1 has no routable track
[01/07 15:27:17    202s] [NR-eGR] metal2 has single uniform track structure
[01/07 15:27:17    202s] [NR-eGR] metal3 has single uniform track structure
[01/07 15:27:17    202s] [NR-eGR] metal4 has single uniform track structure
[01/07 15:27:17    202s] [NR-eGR] metal5 has single uniform track structure
[01/07 15:27:17    202s] [NR-eGR] metal6 has single uniform track structure
[01/07 15:27:17    202s] [NR-eGR] metal7 has single uniform track structure
[01/07 15:27:17    202s] [NR-eGR] metal8 has single uniform track structure
[01/07 15:27:17    202s] (I)       ===========================================================================
[01/07 15:27:17    202s] (I)       == Report All Rule Vias ==
[01/07 15:27:17    202s] (I)       ===========================================================================
[01/07 15:27:17    202s] (I)        Via Rule : (Default)
[01/07 15:27:17    202s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 15:27:17    202s] (I)       ---------------------------------------------------------------------------
[01/07 15:27:17    202s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 15:27:17    202s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 15:27:17    202s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 15:27:17    202s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 15:27:17    202s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 15:27:17    202s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 15:27:17    202s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 15:27:17    202s] (I)       ===========================================================================
[01/07 15:27:17    202s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Read routing blockages ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Read instance blockages ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Read PG blockages ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Read 305 PG shapes
[01/07 15:27:17    202s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Read boundary cut boxes ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] [NR-eGR] #Routing Blockages  : 0
[01/07 15:27:17    202s] [NR-eGR] #Instance Blockages : 0
[01/07 15:27:17    202s] [NR-eGR] #PG Blockages       : 305
[01/07 15:27:17    202s] [NR-eGR] #Halo Blockages     : 0
[01/07 15:27:17    202s] [NR-eGR] #Boundary Blockages : 0
[01/07 15:27:17    202s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Read blackboxes ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 15:27:17    202s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Read prerouted ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 55
[01/07 15:27:17    202s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Read unlegalized nets ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Read nets ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Read numTotalNets=346  numIgnoredNets=1
[01/07 15:27:17    202s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Set up via pillars ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       early_global_route_priority property id does not exist.
[01/07 15:27:17    202s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Model blockages into capacity
[01/07 15:27:17    202s] (I)       Read Num Blocks=305  Num Prerouted Wires=55  Num CS=0
[01/07 15:27:17    202s] (I)       Started Initialize 3D capacity ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Layer 1 (V) : #blockages 96 : #preroutes 24
[01/07 15:27:17    202s] (I)       Layer 2 (H) : #blockages 46 : #preroutes 27
[01/07 15:27:17    202s] (I)       Layer 3 (V) : #blockages 46 : #preroutes 4
[01/07 15:27:17    202s] (I)       Layer 4 (H) : #blockages 46 : #preroutes 0
[01/07 15:27:17    202s] (I)       Layer 5 (V) : #blockages 46 : #preroutes 0
[01/07 15:27:17    202s] (I)       Layer 6 (H) : #blockages 25 : #preroutes 0
[01/07 15:27:17    202s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 15:27:17    202s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       -- layer congestion ratio --
[01/07 15:27:17    202s] (I)       Layer 1 : 0.100000
[01/07 15:27:17    202s] (I)       Layer 2 : 0.700000
[01/07 15:27:17    202s] (I)       Layer 3 : 0.700000
[01/07 15:27:17    202s] (I)       Layer 4 : 0.700000
[01/07 15:27:17    202s] (I)       Layer 5 : 0.700000
[01/07 15:27:17    202s] (I)       Layer 6 : 0.700000
[01/07 15:27:17    202s] (I)       Layer 7 : 0.700000
[01/07 15:27:17    202s] (I)       Layer 8 : 0.700000
[01/07 15:27:17    202s] (I)       ----------------------------
[01/07 15:27:17    202s] (I)       Number of ignored nets                =      1
[01/07 15:27:17    202s] (I)       Number of connected nets              =      0
[01/07 15:27:17    202s] (I)       Number of fixed nets                  =      1.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 15:27:17    202s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 15:27:17    202s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 15:27:17    202s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Read aux data ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Others data preparation ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Create route kernel ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Ndr track 0 does not exist
[01/07 15:27:17    202s] (I)       Ndr track 0 does not exist
[01/07 15:27:17    202s] (I)       ---------------------Grid Graph Info--------------------
[01/07 15:27:17    202s] (I)       Routing area        : (0, 0) - (69600, 64800)
[01/07 15:27:17    202s] (I)       Core area           : (3600, 3600) - (66000, 61200)
[01/07 15:27:17    202s] (I)       Site width          :   400  (dbu)
[01/07 15:27:17    202s] (I)       Row height          :  3200  (dbu)
[01/07 15:27:17    202s] (I)       GCell row height    :  3200  (dbu)
[01/07 15:27:17    202s] (I)       GCell width         :  3200  (dbu)
[01/07 15:27:17    202s] (I)       GCell height        :  3200  (dbu)
[01/07 15:27:17    202s] (I)       Grid                :    22    21     8
[01/07 15:27:17    202s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 15:27:17    202s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 15:27:17    202s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 15:27:17    202s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 15:27:17    202s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 15:27:17    202s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 15:27:17    202s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 15:27:17    202s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 15:27:17    202s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 15:27:17    202s] (I)       Total num of tracks :     0   174   162   174   162   174    80    86
[01/07 15:27:17    202s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 15:27:17    202s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 15:27:17    202s] (I)       --------------------------------------------------------
[01/07 15:27:17    202s] 
[01/07 15:27:17    202s] [NR-eGR] ============ Routing rule table ============
[01/07 15:27:17    202s] [NR-eGR] Rule id: 0  Nets: 345 
[01/07 15:27:17    202s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 15:27:17    202s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 15:27:17    202s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:17    202s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:17    202s] [NR-eGR] Rule id: 1  Nets: 0 
[01/07 15:27:17    202s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[01/07 15:27:17    202s] (I)       Pitch:  L1=640  L2=800  L3=800  L4=800  L5=800  L6=800  L7=1600  L8=1600
[01/07 15:27:17    202s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[01/07 15:27:17    202s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:17    202s] [NR-eGR] ========================================
[01/07 15:27:17    202s] [NR-eGR] 
[01/07 15:27:17    202s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer2 : = 340 / 3654 (9.30%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer3 : = 48 / 3564 (1.35%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer4 : = 140 / 3654 (3.83%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer5 : = 48 / 3564 (1.35%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer6 : = 140 / 3654 (3.83%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer7 : = 160 / 1760 (9.09%)
[01/07 15:27:17    202s] (I)       blocked tracks on layer8 : = 0 / 1806 (0.00%)
[01/07 15:27:17    202s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Reset routing kernel
[01/07 15:27:17    202s] (I)       Started Global Routing ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Initialization ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       totalPins=1065  totalGlobalPin=1003 (94.18%)
[01/07 15:27:17    202s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Net group 1 ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Generate topology ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       total 2D Cap : 21050 = (8674 H, 12376 V)
[01/07 15:27:17    202s] [NR-eGR] Layer group 1: route 345 net(s) in layer range [2, 8]
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1a Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1a ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Pattern routing ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/07 15:27:17    202s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 1867 = (757 H, 1110 V) = (8.73% H, 8.97% V) = (2.422e+03um H, 3.552e+03um V)
[01/07 15:27:17    202s] (I)       Started Add via demand to 2D ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1b Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1b ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Monotonic routing ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 1867 = (757 H, 1110 V) = (8.73% H, 8.97% V) = (2.422e+03um H, 3.552e+03um V)
[01/07 15:27:17    202s] (I)       Overflow of layer group 1: 0.64% H + 0.00% V. EstWL: 5.974400e+03um
[01/07 15:27:17    202s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1c Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1c ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Two level routing ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Level2 Grid: 5 x 5
[01/07 15:27:17    202s] (I)       Started Two Level Routing ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 1867 = (757 H, 1110 V) = (8.73% H, 8.97% V) = (2.422e+03um H, 3.552e+03um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1d Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1d ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Detoured routing ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 1867 = (757 H, 1110 V) = (8.73% H, 8.97% V) = (2.422e+03um H, 3.552e+03um V)
[01/07 15:27:17    202s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1e Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1e ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Route legalization ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Usage: 1867 = (757 H, 1110 V) = (8.73% H, 8.97% V) = (2.422e+03um H, 3.552e+03um V)
[01/07 15:27:17    202s] [NR-eGR] Early Global Route overflow of layer group 1: 0.64% H + 0.00% V. EstWL: 5.974400e+03um
[01/07 15:27:17    202s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] (I)       ============  Phase 1l Route ============
[01/07 15:27:17    202s] (I)       Started Phase 1l ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Layer assignment (1T) ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Clean cong LA ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[01/07 15:27:17    202s] (I)       Layer  2:       3220      1095         1           0        3520    ( 0.00%) 
[01/07 15:27:17    202s] (I)       Layer  3:       3360       850        10           0        3528    ( 0.00%) 
[01/07 15:27:17    202s] (I)       Layer  4:       3418       497         0           0        3520    ( 0.00%) 
[01/07 15:27:17    202s] (I)       Layer  5:       3360        75         4           0        3528    ( 0.00%) 
[01/07 15:27:17    202s] (I)       Layer  6:       3418        49         0           0        3520    ( 0.00%) 
[01/07 15:27:17    202s] (I)       Layer  7:       1570         0         0         164        1600    ( 9.30%) 
[01/07 15:27:17    202s] (I)       Layer  8:       1720         0         0           0        1760    ( 0.00%) 
[01/07 15:27:17    202s] (I)       Total:         20066      2566        15         164       20976    ( 0.78%) 
[01/07 15:27:17    202s] (I)       
[01/07 15:27:17    202s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 15:27:17    202s] [NR-eGR]                        OverCon           OverCon            
[01/07 15:27:17    202s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/07 15:27:17    202s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[01/07 15:27:17    202s] [NR-eGR] ---------------------------------------------------------------
[01/07 15:27:17    202s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR]  metal2  (2)         1( 0.23%)         0( 0.00%)   ( 0.23%) 
[01/07 15:27:17    202s] [NR-eGR]  metal3  (3)         2( 0.45%)         2( 0.45%)   ( 0.90%) 
[01/07 15:27:17    202s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR]  metal5  (5)         2( 0.45%)         0( 0.00%)   ( 0.45%) 
[01/07 15:27:17    202s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    202s] [NR-eGR] ---------------------------------------------------------------
[01/07 15:27:17    202s] [NR-eGR] Total                5( 0.16%)         2( 0.07%)   ( 0.23%) 
[01/07 15:27:17    202s] [NR-eGR] 
[01/07 15:27:17    202s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Export 3D cong map ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       total 2D Cap : 21050 = (8674 H, 12376 V)
[01/07 15:27:17    202s] (I)       Started Export 2D cong map ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.43% H + 0.00% V
[01/07 15:27:17    202s] [NR-eGR] Overflow after Early Global Route 1.06% H + 0.00% V
[01/07 15:27:17    202s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1341.9M
[01/07 15:27:17    202s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.029, MEM:1341.9M
[01/07 15:27:17    202s] OPERPROF: Starting HotSpotCal at level 1, MEM:1341.9M
[01/07 15:27:17    202s] [hotspot] +------------+---------------+---------------+
[01/07 15:27:17    202s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 15:27:17    202s] [hotspot] +------------+---------------+---------------+
[01/07 15:27:17    202s] [hotspot] | normalized |          0.00 |          0.00 |
[01/07 15:27:17    202s] [hotspot] +------------+---------------+---------------+
[01/07 15:27:17    202s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/07 15:27:17    202s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/07 15:27:17    202s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1341.9M
[01/07 15:27:17    202s] Skipped repairing congestion.
[01/07 15:27:17    202s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1341.9M
[01/07 15:27:17    202s] Starting Early Global Route wiring: mem = 1341.9M
[01/07 15:27:17    202s] (I)       Started Free existing wires ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       ============= Track Assignment ============
[01/07 15:27:17    202s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Track Assignment (1T) ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 15:27:17    202s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Run Multi-thread track assignment
[01/07 15:27:17    202s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Export ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Started Export DB wires ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Started Export all nets ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Started Set wire vias ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:17    202s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 1004
[01/07 15:27:17    202s] [NR-eGR] metal2  (2V) length: 2.250330e+03um, number of vias: 1367
[01/07 15:27:17    202s] [NR-eGR] metal3  (3H) length: 2.368000e+03um, number of vias: 168
[01/07 15:27:17    202s] [NR-eGR] metal4  (4V) length: 1.489400e+03um, number of vias: 39
[01/07 15:27:17    202s] [NR-eGR] metal5  (5H) length: 2.392000e+02um, number of vias: 6
[01/07 15:27:17    202s] [NR-eGR] metal6  (6V) length: 1.558000e+02um, number of vias: 0
[01/07 15:27:17    202s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    202s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    202s] [NR-eGR] Total length: 6.502730e+03um, number of vias: 2584
[01/07 15:27:17    202s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:17    202s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[01/07 15:27:17    202s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:17    202s] (I)       Started Update net boxes ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Update timing ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Started Postprocess design ( Curr Mem: 1341.87 MB )
[01/07 15:27:17    202s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1338.87 MB )
[01/07 15:27:17    202s] Early Global Route wiring runtime: 0.02 seconds, mem = 1338.9M
[01/07 15:27:17    202s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.023, MEM:1338.9M
[01/07 15:27:17    202s] Tdgp not successfully inited but do clear! skip clearing
[01/07 15:27:17    202s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[01/07 15:27:17    202s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:17    202s]   CCOpt: Starting congestion repair using flow wrapper done.
[01/07 15:27:17    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:1338.9M
[01/07 15:27:17    202s] z: 2, totalTracks: 1
[01/07 15:27:17    202s] z: 4, totalTracks: 1
[01/07 15:27:17    202s] z: 6, totalTracks: 1
[01/07 15:27:17    202s] z: 8, totalTracks: 1
[01/07 15:27:17    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1338.9M
[01/07 15:27:17    202s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1338.9M
[01/07 15:27:17    202s] Core basic site is core
[01/07 15:27:17    202s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1338.9M
[01/07 15:27:17    202s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.009, MEM:1338.9M
[01/07 15:27:17    202s] Fast DP-INIT is on for default
[01/07 15:27:17    202s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 15:27:17    202s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:1338.9M
[01/07 15:27:17    202s] OPERPROF:     Starting CMU at level 3, MEM:1338.9M
[01/07 15:27:17    202s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1338.9M
[01/07 15:27:17    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1338.9M
[01/07 15:27:17    202s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1338.9MB).
[01/07 15:27:17    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.044, MEM:1338.9M
[01/07 15:27:17    202s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/07 15:27:17    202s]   Leaving CCOpt scope - extractRC...
[01/07 15:27:17    202s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/07 15:27:17    202s] Extraction called for design 'BATCHARGER_controller' of instances=271 and nets=368 using extraction engine 'preRoute' .
[01/07 15:27:17    202s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/07 15:27:17    202s] Type 'man IMPEXT-3530' for more detail.
[01/07 15:27:17    202s] PreRoute RC Extraction called for design BATCHARGER_controller.
[01/07 15:27:17    202s] RC Extraction called in multi-corner(2) mode.
[01/07 15:27:17    202s] RCMode: PreRoute
[01/07 15:27:17    202s]       RC Corner Indexes            0       1   
[01/07 15:27:17    202s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 15:27:17    202s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 15:27:17    202s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 15:27:17    202s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 15:27:17    202s] Shrink Factor                : 1.00000
[01/07 15:27:17    202s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 15:27:17    202s] Using capacitance table file ...
[01/07 15:27:17    202s] LayerId::1 widthSet size::4
[01/07 15:27:17    202s] LayerId::2 widthSet size::4
[01/07 15:27:17    202s] LayerId::3 widthSet size::4
[01/07 15:27:17    202s] LayerId::4 widthSet size::4
[01/07 15:27:17    202s] LayerId::5 widthSet size::4
[01/07 15:27:17    202s] LayerId::6 widthSet size::4
[01/07 15:27:17    202s] LayerId::7 widthSet size::4
[01/07 15:27:17    202s] LayerId::8 widthSet size::5
[01/07 15:27:17    202s] Updating RC grid for preRoute extraction ...
[01/07 15:27:17    202s] Initializing multi-corner capacitance tables ... 
[01/07 15:27:17    202s] Initializing multi-corner resistance tables ...
[01/07 15:27:17    203s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:17    203s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 15:27:17    203s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.289612 ; aWlH: 0.000000 ; Pmax: 0.835700 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 82 ; 
[01/07 15:27:17    203s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1338.871M)
[01/07 15:27:17    203s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/07 15:27:17    203s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:17    203s]   Not writing Steiner routes to the DB after clustering cong repair call.
[01/07 15:27:17    203s]   Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 15:27:17    203s] End AAE Lib Interpolated Model. (MEM=1338.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:17    203s]   Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Clock DAG stats after clustering cong repair call:
[01/07 15:27:17    203s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]     sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]   Clock DAG net violations after clustering cong repair call: none
[01/07 15:27:17    203s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[01/07 15:27:17    203s]     Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]   Primary reporting skew groups after clustering cong repair call:
[01/07 15:27:17    203s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]         min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]         max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]   Skew group summary after clustering cong repair call:
[01/07 15:27:17    203s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/07 15:27:17    203s]   Stage::Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/07 15:27:17    203s]   Stage::DRV Fixing...
[01/07 15:27:17    203s]   Fixing clock tree slew time and max cap violations...
[01/07 15:27:17    203s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/07 15:27:17    203s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Fixing clock tree slew time and max cap violations - detailed pass...
[01/07 15:27:17    203s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/07 15:27:17    203s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Stage::Insertion Delay Reduction...
[01/07 15:27:17    203s]   Removing unnecessary root buffering...
[01/07 15:27:17    203s]     Clock DAG stats after 'Removing unnecessary root buffering':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Removing unnecessary root buffering':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Removing unconstrained drivers...
[01/07 15:27:17    203s]     Clock DAG stats after 'Removing unconstrained drivers':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Removing unconstrained drivers':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Reducing insertion delay 1...
[01/07 15:27:17    203s]     Accumulated time to calculate placeable region: 0
[01/07 15:27:17    203s]     Accumulated time to calculate placeable region: 0
[01/07 15:27:17    203s]     Accumulated time to calculate placeable region: 0
[01/07 15:27:17    203s]     Accumulated time to calculate placeable region: 0
[01/07 15:27:17    203s]     Accumulated time to calculate placeable region: 0
[01/07 15:27:17    203s]     Accumulated time to calculate placeable region: 0
[01/07 15:27:17    203s]     Accumulated time to calculate placeable region: 0
[01/07 15:27:17    203s]     Clock DAG stats after 'Reducing insertion delay 1':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Reducing insertion delay 1':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Removing longest path buffering...
[01/07 15:27:17    203s]     Clock DAG stats after 'Removing longest path buffering':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Removing longest path buffering': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Removing longest path buffering':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Removing longest path buffering':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Reducing insertion delay 2...
[01/07 15:27:17    203s]     Path optimization required 0 stage delay updates 
[01/07 15:27:17    203s]     Clock DAG stats after 'Reducing insertion delay 2':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Reducing insertion delay 2':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:17    203s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/07 15:27:17    203s]   CCOpt::Phase::Implementation...
[01/07 15:27:17    203s]   Stage::Reducing Power...
[01/07 15:27:17    203s]   Improving clock tree routing...
[01/07 15:27:17    203s]     Iteration 1...
[01/07 15:27:17    203s]     Iteration 1 done.
[01/07 15:27:17    203s]     Clock DAG stats after 'Improving clock tree routing':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Improving clock tree routing': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Improving clock tree routing':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Improving clock tree routing':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Reducing clock tree power 1...
[01/07 15:27:17    203s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/07 15:27:17    203s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]     100% 
[01/07 15:27:17    203s]     Clock DAG stats after 'Reducing clock tree power 1':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Reducing clock tree power 1':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Reducing clock tree power 2...
[01/07 15:27:17    203s]     Path optimization required 0 stage delay updates 
[01/07 15:27:17    203s]     Clock DAG stats after 'Reducing clock tree power 2':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Reducing clock tree power 2':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Stage::Balancing...
[01/07 15:27:17    203s]   Approximately balancing fragments step...
[01/07 15:27:17    203s]     Resolve constraints - Approximately balancing fragments...
[01/07 15:27:17    203s]     Resolving skew group constraints...
[01/07 15:27:17    203s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/07 15:27:17    203s]     Resolving skew group constraints done.
[01/07 15:27:17    203s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[01/07 15:27:17    203s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[01/07 15:27:17    203s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]     Approximately balancing fragments...
[01/07 15:27:17    203s]       Moving gates to improve sub-tree skew...
[01/07 15:27:17    203s]         Tried: 2 Succeeded: 0
[01/07 15:27:17    203s]         Topology Tried: 0 Succeeded: 0
[01/07 15:27:17    203s]         0 Succeeded with SS ratio
[01/07 15:27:17    203s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[01/07 15:27:17    203s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[01/07 15:27:17    203s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[01/07 15:27:17    203s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]           sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[01/07 15:27:17    203s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[01/07 15:27:17    203s]           Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]       Approximately balancing fragments bottom up...
[01/07 15:27:17    203s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[01/07 15:27:17    203s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[01/07 15:27:17    203s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]           sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[01/07 15:27:17    203s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[01/07 15:27:17    203s]           Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]       Approximately balancing fragments, wire and cell delays...
[01/07 15:27:17    203s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[01/07 15:27:17    203s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/07 15:27:17    203s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]           sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[01/07 15:27:17    203s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/07 15:27:17    203s]           Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[01/07 15:27:17    203s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]     Approximately balancing fragments done.
[01/07 15:27:17    203s]     Clock DAG stats after 'Approximately balancing fragments step':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Clock DAG stats after Approximately balancing fragments:
[01/07 15:27:17    203s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]     sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]   Clock DAG net violations after Approximately balancing fragments: none
[01/07 15:27:17    203s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[01/07 15:27:17    203s]     Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]   Primary reporting skew groups after Approximately balancing fragments:
[01/07 15:27:17    203s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]         min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]         max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]   Skew group summary after Approximately balancing fragments:
[01/07 15:27:17    203s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]   Improving fragments clock skew...
[01/07 15:27:17    203s]     Clock DAG stats after 'Improving fragments clock skew':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Improving fragments clock skew': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Improving fragments clock skew':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Improving fragments clock skew':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Approximately balancing step...
[01/07 15:27:17    203s]     Resolve constraints - Approximately balancing...
[01/07 15:27:17    203s]     Resolving skew group constraints...
[01/07 15:27:17    203s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/07 15:27:17    203s]     Resolving skew group constraints done.
[01/07 15:27:17    203s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]     Approximately balancing...
[01/07 15:27:17    203s]       Approximately balancing, wire and cell delays...
[01/07 15:27:17    203s]       Approximately balancing, wire and cell delays, iteration 1...
[01/07 15:27:17    203s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[01/07 15:27:17    203s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]           sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[01/07 15:27:17    203s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[01/07 15:27:17    203s]           Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]       Approximately balancing, wire and cell delays, iteration 1 done.
[01/07 15:27:17    203s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]     Approximately balancing done.
[01/07 15:27:17    203s]     Clock DAG stats after 'Approximately balancing step':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Approximately balancing step': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Approximately balancing step':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Approximately balancing step':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Fixing clock tree overload...
[01/07 15:27:17    203s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/07 15:27:17    203s]     Clock DAG stats after 'Fixing clock tree overload':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Fixing clock tree overload': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Fixing clock tree overload':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Fixing clock tree overload':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Approximately balancing paths...
[01/07 15:27:17    203s]     Added 0 buffers.
[01/07 15:27:17    203s]     Clock DAG stats after 'Approximately balancing paths':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Approximately balancing paths': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Approximately balancing paths':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Approximately balancing paths':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:17    203s]   Stage::Polishing...
[01/07 15:27:17    203s]   Merging balancing drivers for power...
[01/07 15:27:17    203s]     Tried: 2 Succeeded: 0
[01/07 15:27:17    203s]     Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 15:27:17    203s]     Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]     Clock DAG stats after 'Merging balancing drivers for power':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Merging balancing drivers for power':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002], skew [0.001 vs 0.119]
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Improving clock skew...
[01/07 15:27:17    203s]     Clock DAG stats after 'Improving clock skew':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Improving clock skew': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Improving clock skew':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Improving clock skew':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Moving gates to reduce wire capacitance...
[01/07 15:27:17    203s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[01/07 15:27:17    203s]     Iteration 1...
[01/07 15:27:17    203s]       Artificially removing short and long paths...
[01/07 15:27:17    203s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[01/07 15:27:17    203s]         Legalizing clock trees...
[01/07 15:27:17    203s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[01/07 15:27:17    203s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/07 15:27:17    203s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]         100% 
[01/07 15:27:17    203s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]     Iteration 1 done.
[01/07 15:27:17    203s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[01/07 15:27:17    203s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Reducing clock tree power 3...
[01/07 15:27:17    203s]     Artificially removing short and long paths...
[01/07 15:27:17    203s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]     Initial gate capacitance is (rise=0.032pF fall=0.032pF).
[01/07 15:27:17    203s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/07 15:27:17    203s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]     100% 
[01/07 15:27:17    203s]     Clock DAG stats after 'Reducing clock tree power 3':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Reducing clock tree power 3':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Improving insertion delay...
[01/07 15:27:17    203s]     Clock DAG stats after 'Improving insertion delay':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Improving insertion delay': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Improving insertion delay':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Improving insertion delay':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Wire Opt OverFix...
[01/07 15:27:17    203s]     Wire Reduction extra effort...
[01/07 15:27:17    203s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[01/07 15:27:17    203s]       Artificially removing short and long paths...
[01/07 15:27:17    203s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]       Global shorten wires A0...
[01/07 15:27:17    203s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]       Move For Wirelength - core...
[01/07 15:27:17    203s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[01/07 15:27:17    203s]         Max accepted move=0.000um, total accepted move=0.000um
[01/07 15:27:17    203s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]       Global shorten wires A1...
[01/07 15:27:17    203s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]       Move For Wirelength - core...
[01/07 15:27:17    203s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[01/07 15:27:17    203s]         Max accepted move=0.000um, total accepted move=0.000um
[01/07 15:27:17    203s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]       Global shorten wires B...
[01/07 15:27:17    203s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]       Move For Wirelength - branch...
[01/07 15:27:17    203s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[01/07 15:27:17    203s]         Max accepted move=0.000um, total accepted move=0.000um
[01/07 15:27:17    203s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[01/07 15:27:17    203s]       Clock DAG stats after 'Wire Reduction extra effort':
[01/07 15:27:17    203s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]         sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.031pF, total=0.031pF
[01/07 15:27:17    203s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=166.200um, total=166.200um
[01/07 15:27:17    203s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[01/07 15:27:17    203s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[01/07 15:27:17    203s]         Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[01/07 15:27:17    203s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]             min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]             max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]       Skew group summary after 'Wire Reduction extra effort':
[01/07 15:27:17    203s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]     Optimizing orientation...
[01/07 15:27:17    203s]     FlipOpt...
[01/07 15:27:17    203s]     Disconnecting clock tree from netlist...
[01/07 15:27:17    203s]     Disconnecting clock tree from netlist done.
[01/07 15:27:17    203s]     Performing Single Threaded FlipOpt
[01/07 15:27:17    203s]     Optimizing orientation on clock cells...
[01/07 15:27:17    203s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[01/07 15:27:17    203s]     Optimizing orientation on clock cells done.
[01/07 15:27:17    203s]     Resynthesising clock tree into netlist...
[01/07 15:27:17    203s]       Reset timing graph...
[01/07 15:27:17    203s] Ignoring AAE DB Resetting ...
[01/07 15:27:17    203s]       Reset timing graph done.
[01/07 15:27:17    203s]     Resynthesising clock tree into netlist done.
[01/07 15:27:17    203s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s] End AAE Lib Interpolated Model. (MEM=1380.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:17    203s]     Clock DAG stats after 'Wire Opt OverFix':
[01/07 15:27:17    203s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:17    203s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:17    203s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:17    203s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:17    203s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.030pF, total=0.030pF
[01/07 15:27:17    203s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=149.400um, total=149.400um
[01/07 15:27:17    203s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:17    203s]     Clock DAG net violations after 'Wire Opt OverFix': none
[01/07 15:27:17    203s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[01/07 15:27:17    203s]       Leaf : target=0.290ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:17    203s]     Primary reporting skew groups after 'Wire Opt OverFix':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:17    203s]           max path sink: tpreset_reg[8]/CK
[01/07 15:27:17    203s]     Skew group summary after 'Wire Opt OverFix':
[01/07 15:27:17    203s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:17    203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:17    203s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:17    203s]   Total capacitance is (rise=0.061pF fall=0.061pF), of which (rise=0.030pF fall=0.030pF) is wire, and (rise=0.032pF fall=0.032pF) is gate.
[01/07 15:27:17    203s]   Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:17    203s]   Stage::Updating netlist...
[01/07 15:27:17    203s]   Reset timing graph...
[01/07 15:27:17    203s] Ignoring AAE DB Resetting ...
[01/07 15:27:17    203s]   Reset timing graph done.
[01/07 15:27:17    203s]   Setting non-default rules before calling refine place.
[01/07 15:27:17    203s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1380.1M
[01/07 15:27:17    203s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1380.1M
[01/07 15:27:17    203s]   Leaving CCOpt scope - ClockRefiner...
[01/07 15:27:17    203s]   Assigned high priority to 0 instances.
[01/07 15:27:17    203s]   Performing Clock Only Refine Place.
[01/07 15:27:17    203s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[01/07 15:27:17    203s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1380.1M
[01/07 15:27:17    203s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1380.1M
[01/07 15:27:17    203s] z: 2, totalTracks: 1
[01/07 15:27:17    203s] z: 4, totalTracks: 1
[01/07 15:27:17    203s] z: 6, totalTracks: 1
[01/07 15:27:17    203s] z: 8, totalTracks: 1
[01/07 15:27:17    203s] #spOpts: mergeVia=F 
[01/07 15:27:17    203s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1380.1M
[01/07 15:27:17    203s] OPERPROF:       Starting CMU at level 4, MEM:1380.1M
[01/07 15:27:17    203s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1380.1M
[01/07 15:27:17    203s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.022, MEM:1380.1M
[01/07 15:27:17    203s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1380.1MB).
[01/07 15:27:17    203s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.029, MEM:1380.1M
[01/07 15:27:17    203s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.029, MEM:1380.1M
[01/07 15:27:17    203s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20643.3
[01/07 15:27:17    203s] OPERPROF: Starting RefinePlace at level 1, MEM:1380.1M
[01/07 15:27:17    203s] *** Starting refinePlace (0:03:23 mem=1380.1M) ***
[01/07 15:27:17    203s] Total net bbox length = 5.934e+03 (2.390e+03 3.544e+03) (ext = 2.226e+03)
[01/07 15:27:17    203s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:17    203s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1380.1M
[01/07 15:27:17    203s] Starting refinePlace ...
[01/07 15:27:17    203s] One DDP V2 for no tweak run.
[01/07 15:27:17    203s] ** Cut row section cpu time 0:00:00.0.
[01/07 15:27:17    203s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 15:27:17    203s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1380.1MB) @(0:03:23 - 0:03:23).
[01/07 15:27:17    203s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:17    203s] wireLenOptFixPriorityInst 19 inst fixed
[01/07 15:27:17    203s] 
[01/07 15:27:17    203s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 15:27:17    203s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:17    203s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1380.1MB) @(0:03:23 - 0:03:23).
[01/07 15:27:17    203s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:17    203s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1380.1MB
[01/07 15:27:17    203s] Statistics of distance of Instance movement in refine placement:
[01/07 15:27:17    203s]   maximum (X+Y) =         0.00 um
[01/07 15:27:17    203s]   mean    (X+Y) =         0.00 um
[01/07 15:27:17    203s] Summary Report:
[01/07 15:27:17    203s] Instances move: 0 (out of 271 movable)
[01/07 15:27:17    203s] Instances flipped: 0
[01/07 15:27:17    203s] Mean displacement: 0.00 um
[01/07 15:27:17    203s] Max displacement: 0.00 um 
[01/07 15:27:17    203s] Total instances moved : 0
[01/07 15:27:17    203s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.016, MEM:1380.1M
[01/07 15:27:17    203s] Total net bbox length = 5.934e+03 (2.390e+03 3.544e+03) (ext = 2.226e+03)
[01/07 15:27:17    203s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1380.1MB
[01/07 15:27:17    203s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1380.1MB) @(0:03:23 - 0:03:23).
[01/07 15:27:17    203s] *** Finished refinePlace (0:03:23 mem=1380.1M) ***
[01/07 15:27:17    203s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20643.3
[01/07 15:27:17    203s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.022, MEM:1380.1M
[01/07 15:27:17    203s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1380.1M
[01/07 15:27:17    203s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1380.1M
[01/07 15:27:17    203s]   ClockRefiner summary
[01/07 15:27:17    203s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 19).
[01/07 15:27:17    203s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[01/07 15:27:17    203s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 19).
[01/07 15:27:17    203s]   Revert refine place priority changes on 0 instances.
[01/07 15:27:17    203s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:17    203s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:17    203s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/07 15:27:17    203s]   CCOpt::Phase::eGRPC...
[01/07 15:27:17    203s]   eGR Post Conditioning loop iteration 0...
[01/07 15:27:17    203s]     Clock implementation routing...
[01/07 15:27:17    203s]       Leaving CCOpt scope - Routing Tools...
[01/07 15:27:17    203s] Net route status summary:
[01/07 15:27:17    203s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:17    203s]   Non-clock:   367 (unrouted=22, trialRouted=345, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=22, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:17    203s]       Routing using eGR only...
[01/07 15:27:17    203s]         Early Global Route - eGR only step...
[01/07 15:27:17    203s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[01/07 15:27:17    203s] (ccopt eGR): Start to route 1 all nets
[01/07 15:27:17    203s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Import and model ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Create place DB ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Import place data ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Read instances and placement ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Read nets ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Create route DB ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       == Non-default Options ==
[01/07 15:27:17    203s] (I)       Clean congestion better                            : true
[01/07 15:27:17    203s] (I)       Estimate vias on DPT layer                         : true
[01/07 15:27:17    203s] (I)       Clean congestion layer assignment rounds           : 3
[01/07 15:27:17    203s] (I)       Layer constraints as soft constraints              : true
[01/07 15:27:17    203s] (I)       Soft top layer                                     : true
[01/07 15:27:17    203s] (I)       Skip prospective layer relax nets                  : true
[01/07 15:27:17    203s] (I)       Better NDR handling                                : true
[01/07 15:27:17    203s] (I)       Improved NDR modeling in LA                        : true
[01/07 15:27:17    203s] (I)       Routing cost fix for NDR handling                  : true
[01/07 15:27:17    203s] (I)       Update initial WL after Phase 1a                   : true
[01/07 15:27:17    203s] (I)       Block tracks for preroutes                         : true
[01/07 15:27:17    203s] (I)       Assign IRoute by net group key                     : true
[01/07 15:27:17    203s] (I)       Block unroutable channels                          : true
[01/07 15:27:17    203s] (I)       Block unroutable channel fix                       : true
[01/07 15:27:17    203s] (I)       Block unroutable channels 3D                       : true
[01/07 15:27:17    203s] (I)       Bound layer relaxed segment wl                     : true
[01/07 15:27:17    203s] (I)       Bound layer relaxed segment wl fix                 : true
[01/07 15:27:17    203s] (I)       Blocked pin reach length threshold                 : 2
[01/07 15:27:17    203s] (I)       Check blockage within NDR space in TA              : true
[01/07 15:27:17    203s] (I)       Handle EOL spacing                                 : true
[01/07 15:27:17    203s] (I)       Merge PG vias by gap                               : true
[01/07 15:27:17    203s] (I)       Maximum routing layer                              : 8
[01/07 15:27:17    203s] (I)       Route selected nets only                           : true
[01/07 15:27:17    203s] (I)       Refine MST                                         : true
[01/07 15:27:17    203s] (I)       Honor PRL                                          : true
[01/07 15:27:17    203s] (I)       Strong congestion aware                            : true
[01/07 15:27:17    203s] (I)       Improved initial location for IRoutes              : true
[01/07 15:27:17    203s] (I)       Multi panel TA                                     : true
[01/07 15:27:17    203s] (I)       Penalize wire overlap                              : true
[01/07 15:27:17    203s] (I)       Expand small instance blockage                     : true
[01/07 15:27:17    203s] (I)       Reduce via in TA                                   : true
[01/07 15:27:17    203s] (I)       SS-aware routing                                   : true
[01/07 15:27:17    203s] (I)       Improve tree edge sharing                          : true
[01/07 15:27:17    203s] (I)       Improve 2D via estimation                          : true
[01/07 15:27:17    203s] (I)       Refine Steiner tree                                : true
[01/07 15:27:17    203s] (I)       Build spine tree                                   : true
[01/07 15:27:17    203s] (I)       Model pass through capacity                        : true
[01/07 15:27:17    203s] (I)       Extend blockages by a half GCell                   : true
[01/07 15:27:17    203s] (I)       Consider pin shapes                                : true
[01/07 15:27:17    203s] (I)       Consider pin shapes for all nodes                  : true
[01/07 15:27:17    203s] (I)       Consider NR APA                                    : true
[01/07 15:27:17    203s] (I)       Consider IO pin shape                              : true
[01/07 15:27:17    203s] (I)       Fix pin connection bug                             : true
[01/07 15:27:17    203s] (I)       Consider layer RC for local wires                  : true
[01/07 15:27:17    203s] (I)       LA-aware pin escape length                         : 2
[01/07 15:27:17    203s] (I)       Split for must join                                : true
[01/07 15:27:17    203s] (I)       Number of threads                                  : 1
[01/07 15:27:17    203s] (I)       Routing effort level                               : 10000
[01/07 15:27:17    203s] (I)       Special modeling for N7                            : 0
[01/07 15:27:17    203s] (I)       Special modeling for N6                            : 0
[01/07 15:27:17    203s] (I)       Special modeling for N3                            : 0
[01/07 15:27:17    203s] (I)       Special modeling for N5 v6                         : 0
[01/07 15:27:17    203s] (I)       Special modeling for N5PPv2                        : 0
[01/07 15:27:17    203s] (I)       Special settings for S3                            : 0
[01/07 15:27:17    203s] (I)       Special settings for S4                            : 0
[01/07 15:27:17    203s] (I)       Special settings for S5 v2                         : 0
[01/07 15:27:17    203s] (I)       Special settings for S7                            : 0
[01/07 15:27:17    203s] (I)       Special settings for S8                            : 0
[01/07 15:27:17    203s] (I)       Prefer layer length threshold                      : 8
[01/07 15:27:17    203s] (I)       Overflow penalty cost                              : 10
[01/07 15:27:17    203s] (I)       A-star cost                                        : 0.300000
[01/07 15:27:17    203s] (I)       Misalignment cost                                  : 10.000000
[01/07 15:27:17    203s] (I)       Threshold for short IRoute                         : 6
[01/07 15:27:17    203s] (I)       Via cost during post routing                       : 1.000000
[01/07 15:27:17    203s] (I)       Layer congestion ratios                            : { { 1.0 } }
[01/07 15:27:17    203s] (I)       Source-to-sink ratio                               : 0.300000
[01/07 15:27:17    203s] (I)       Scenic ratio bound                                 : 3.000000
[01/07 15:27:17    203s] (I)       Segment layer relax scenic ratio                   : 1.250000
[01/07 15:27:17    203s] (I)       Source-sink aware LA ratio                         : 0.500000
[01/07 15:27:17    203s] (I)       PG-aware similar topology routing                  : true
[01/07 15:27:17    203s] (I)       Maze routing via cost fix                          : true
[01/07 15:27:17    203s] (I)       Apply PRL on PG terms                              : true
[01/07 15:27:17    203s] (I)       Apply PRL on obs objects                           : true
[01/07 15:27:17    203s] (I)       Handle range-type spacing rules                    : true
[01/07 15:27:17    203s] (I)       PG gap threshold multiplier                        : 10.000000
[01/07 15:27:17    203s] (I)       Parallel spacing query fix                         : true
[01/07 15:27:17    203s] (I)       Force source to root IR                            : true
[01/07 15:27:17    203s] (I)       Layer Weights                                      : L2:4 L3:2.5
[01/07 15:27:17    203s] (I)       Do not relax to DPT layer                          : true
[01/07 15:27:17    203s] (I)       No DPT in post routing                             : true
[01/07 15:27:17    203s] (I)       Modeling PG via merging fix                        : true
[01/07 15:27:17    203s] (I)       Shield aware TA                                    : true
[01/07 15:27:17    203s] (I)       Strong shield aware TA                             : true
[01/07 15:27:17    203s] (I)       Overflow calculation fix in LA                     : true
[01/07 15:27:17    203s] (I)       Post routing fix                                   : true
[01/07 15:27:17    203s] (I)       Strong post routing                                : true
[01/07 15:27:17    203s] (I)       NDR via pillar fix                                 : true
[01/07 15:27:17    203s] (I)       Violation on path threshold                        : 1
[01/07 15:27:17    203s] (I)       Pass through capacity modeling                     : true
[01/07 15:27:17    203s] (I)       Select the non-relaxed segments in post routing stage : true
[01/07 15:27:17    203s] (I)       Method to set GCell size                           : row
[01/07 15:27:17    203s] (I)       Avoid high resistance layers                       : true
[01/07 15:27:17    203s] (I)       Counted 251 PG shapes. We will not process PG shapes layer by layer.
[01/07 15:27:17    203s] (I)       Started Import route data ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Use row-based GCell size
[01/07 15:27:17    203s] (I)       Use row-based GCell align
[01/07 15:27:17    203s] (I)       GCell unit size   : 3200
[01/07 15:27:17    203s] (I)       GCell multiplier  : 1
[01/07 15:27:17    203s] (I)       GCell row height  : 3200
[01/07 15:27:17    203s] (I)       Actual row height : 3200
[01/07 15:27:17    203s] (I)       GCell align ref   : 3600 3600
[01/07 15:27:17    203s] [NR-eGR] Track table information for default rule: 
[01/07 15:27:17    203s] [NR-eGR] metal1 has no routable track
[01/07 15:27:17    203s] [NR-eGR] metal2 has single uniform track structure
[01/07 15:27:17    203s] [NR-eGR] metal3 has single uniform track structure
[01/07 15:27:17    203s] [NR-eGR] metal4 has single uniform track structure
[01/07 15:27:17    203s] [NR-eGR] metal5 has single uniform track structure
[01/07 15:27:17    203s] [NR-eGR] metal6 has single uniform track structure
[01/07 15:27:17    203s] [NR-eGR] metal7 has single uniform track structure
[01/07 15:27:17    203s] [NR-eGR] metal8 has single uniform track structure
[01/07 15:27:17    203s] (I)       ===========================================================================
[01/07 15:27:17    203s] (I)       == Report All Rule Vias ==
[01/07 15:27:17    203s] (I)       ===========================================================================
[01/07 15:27:17    203s] (I)        Via Rule : (Default)
[01/07 15:27:17    203s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 15:27:17    203s] (I)       ---------------------------------------------------------------------------
[01/07 15:27:17    203s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 15:27:17    203s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 15:27:17    203s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 15:27:17    203s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 15:27:17    203s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 15:27:17    203s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 15:27:17    203s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 15:27:17    203s] (I)       ===========================================================================
[01/07 15:27:17    203s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Read routing blockages ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Read instance blockages ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Read PG blockages ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] Read 6 PG shapes
[01/07 15:27:17    203s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Read boundary cut boxes ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] #Routing Blockages  : 0
[01/07 15:27:17    203s] [NR-eGR] #Instance Blockages : 0
[01/07 15:27:17    203s] [NR-eGR] #PG Blockages       : 6
[01/07 15:27:17    203s] [NR-eGR] #Halo Blockages     : 0
[01/07 15:27:17    203s] [NR-eGR] #Boundary Blockages : 0
[01/07 15:27:17    203s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Read blackboxes ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 15:27:17    203s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Read prerouted ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 15:27:17    203s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Read unlegalized nets ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Read nets ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] Read numTotalNets=346  numIgnoredNets=345
[01/07 15:27:17    203s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] Connected 0 must-join pins/ports
[01/07 15:27:17    203s] (I)       Started Set up via pillars ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       early_global_route_priority property id does not exist.
[01/07 15:27:17    203s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Model blockages into capacity
[01/07 15:27:17    203s] (I)       Read Num Blocks=170  Num Prerouted Wires=0  Num CS=0
[01/07 15:27:17    203s] (I)       Started Initialize 3D capacity ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Layer 1 (V) : #blockages 61 : #preroutes 0
[01/07 15:27:17    203s] (I)       Layer 2 (H) : #blockages 23 : #preroutes 0
[01/07 15:27:17    203s] (I)       Layer 3 (V) : #blockages 19 : #preroutes 0
[01/07 15:27:17    203s] (I)       Layer 4 (H) : #blockages 23 : #preroutes 0
[01/07 15:27:17    203s] (I)       Layer 5 (V) : #blockages 19 : #preroutes 0
[01/07 15:27:17    203s] (I)       Layer 6 (H) : #blockages 25 : #preroutes 0
[01/07 15:27:17    203s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 15:27:17    203s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       -- layer congestion ratio --
[01/07 15:27:17    203s] (I)       Layer 1 : 0.100000
[01/07 15:27:17    203s] (I)       Layer 2 : 0.700000
[01/07 15:27:17    203s] (I)       Layer 3 : 0.700000
[01/07 15:27:17    203s] (I)       Layer 4 : 1.000000
[01/07 15:27:17    203s] (I)       Layer 5 : 1.000000
[01/07 15:27:17    203s] (I)       Layer 6 : 1.000000
[01/07 15:27:17    203s] (I)       Layer 7 : 1.000000
[01/07 15:27:17    203s] (I)       Layer 8 : 1.000000
[01/07 15:27:17    203s] (I)       ----------------------------
[01/07 15:27:17    203s] (I)       Started Move terms for access ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Moved 0 terms for better access 
[01/07 15:27:17    203s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Number of ignored nets                =      0
[01/07 15:27:17    203s] (I)       Number of connected nets              =      0
[01/07 15:27:17    203s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 15:27:17    203s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 15:27:17    203s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 15:27:17    203s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 15:27:17    203s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 15:27:17    203s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 15:27:17    203s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 15:27:17    203s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 15:27:17    203s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 15:27:17    203s] (I)       Finished Import route data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Read aux data ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Others data preparation ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[01/07 15:27:17    203s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Create route kernel ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Ndr track 0 does not exist
[01/07 15:27:17    203s] (I)       Ndr track 0 does not exist
[01/07 15:27:17    203s] (I)       ---------------------Grid Graph Info--------------------
[01/07 15:27:17    203s] (I)       Routing area        : (0, 0) - (69600, 64800)
[01/07 15:27:17    203s] (I)       Core area           : (3600, 3600) - (66000, 61200)
[01/07 15:27:17    203s] (I)       Site width          :   400  (dbu)
[01/07 15:27:17    203s] (I)       Row height          :  3200  (dbu)
[01/07 15:27:17    203s] (I)       GCell row height    :  3200  (dbu)
[01/07 15:27:17    203s] (I)       GCell width         :  3200  (dbu)
[01/07 15:27:17    203s] (I)       GCell height        :  3200  (dbu)
[01/07 15:27:17    203s] (I)       Grid                :    22    21     8
[01/07 15:27:17    203s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 15:27:17    203s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 15:27:17    203s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 15:27:17    203s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 15:27:17    203s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 15:27:17    203s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 15:27:17    203s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 15:27:17    203s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 15:27:17    203s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 15:27:17    203s] (I)       Total num of tracks :     0   174   162   174   162   174    80    86
[01/07 15:27:17    203s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 15:27:17    203s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 15:27:17    203s] (I)       --------------------------------------------------------
[01/07 15:27:17    203s] 
[01/07 15:27:17    203s] [NR-eGR] ============ Routing rule table ============
[01/07 15:27:17    203s] [NR-eGR] Rule id: 0  Nets: 0 
[01/07 15:27:17    203s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 15:27:17    203s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 15:27:17    203s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:17    203s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:17    203s] [NR-eGR] Rule id: 1  Nets: 1 
[01/07 15:27:17    203s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[01/07 15:27:17    203s] (I)       Pitch:  L1=640  L2=800  L3=800  L4=800  L5=800  L6=800  L7=1600  L8=1600
[01/07 15:27:17    203s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[01/07 15:27:17    203s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:17    203s] [NR-eGR] ========================================
[01/07 15:27:17    203s] [NR-eGR] 
[01/07 15:27:17    203s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 15:27:17    203s] (I)       blocked tracks on layer2 : = 340 / 3654 (9.30%)
[01/07 15:27:17    203s] (I)       blocked tracks on layer3 : = 48 / 3564 (1.35%)
[01/07 15:27:17    203s] (I)       blocked tracks on layer4 : = 140 / 3654 (3.83%)
[01/07 15:27:17    203s] (I)       blocked tracks on layer5 : = 48 / 3564 (1.35%)
[01/07 15:27:17    203s] (I)       blocked tracks on layer6 : = 140 / 3654 (3.83%)
[01/07 15:27:17    203s] (I)       blocked tracks on layer7 : = 160 / 1760 (9.09%)
[01/07 15:27:17    203s] (I)       blocked tracks on layer8 : = 0 / 1806 (0.00%)
[01/07 15:27:17    203s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Reset routing kernel
[01/07 15:27:17    203s] (I)       Started Global Routing ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Initialization ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       totalPins=20  totalGlobalPin=20 (100.00%)
[01/07 15:27:17    203s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Net group 1 ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Generate topology ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       total 2D Cap : 7120 = (3538 H, 3582 V)
[01/07 15:27:17    203s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1a Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1a ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Pattern routing ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1b Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1b ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:17    203s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1c Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1c ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1d Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1d ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1e Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1e ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Route legalization ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:17    203s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1f Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1f ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1g Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1g ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Post Routing ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (27 H, 21 V) = (0.76% H, 0.59% V) = (8.640e+01um H, 6.720e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[01/07 15:27:17    203s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1h Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1h ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Post Routing ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Net group 2 ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Generate topology ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       total 2D Cap : 14246 = (7078 H, 7168 V)
[01/07 15:27:17    203s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1a Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1a ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Pattern routing ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1b Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1b ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:17    203s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1c Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1c ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1d Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1d ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1e Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1e ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Route legalization ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:17    203s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1f Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1f ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1g Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1g ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Post Routing ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (27 H, 21 V) = (0.38% H, 0.29% V) = (8.640e+01um H, 6.720e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[01/07 15:27:17    203s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1h Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1h ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Post Routing ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Net group 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Net group 3 ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Generate topology ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       total 2D Cap : 17692 = (8718 H, 8974 V)
[01/07 15:27:17    203s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1a Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1a ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Pattern routing ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1b Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1b ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:17    203s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1c Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1c ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1d Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1d ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1e Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1e ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Route legalization ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:17    203s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1f Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1f ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1g Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1g ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Post Routing ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (27 H, 21 V) = (0.31% H, 0.23% V) = (8.640e+01um H, 6.720e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=48
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] (I)       ============  Phase 1h Route ============
[01/07 15:27:17    203s] (I)       Started Phase 1h ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Post Routing ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Usage: 48 = (27 H, 21 V) = (0.31% H, 0.23% V) = (8.640e+01um H, 6.720e+01um V)
[01/07 15:27:17    203s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Layer assignment (1T) ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       
[01/07 15:27:17    203s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 15:27:17    203s] [NR-eGR]                        OverCon            
[01/07 15:27:17    203s] [NR-eGR]                         #Gcell     %Gcell
[01/07 15:27:17    203s] [NR-eGR]       Layer                (0)    OverCon 
[01/07 15:27:17    203s] [NR-eGR] ----------------------------------------------
[01/07 15:27:17    203s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    203s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    203s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    203s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    203s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    203s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    203s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    203s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    203s] [NR-eGR] ----------------------------------------------
[01/07 15:27:17    203s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[01/07 15:27:17    203s] [NR-eGR] 
[01/07 15:27:17    203s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Export 3D cong map ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       total 2D Cap : 21098 = (8720 H, 12378 V)
[01/07 15:27:17    203s] (I)       Started Export 2D cong map ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[01/07 15:27:17    203s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 15:27:17    203s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Free existing wires ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       ============= Track Assignment ============
[01/07 15:27:17    203s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Track Assignment ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 15:27:17    203s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Run single-thread track assignment
[01/07 15:27:17    203s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Export ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] Started Export DB wires ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] Started Export all nets ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] Started Set wire vias ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:17    203s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 1004
[01/07 15:27:17    203s] [NR-eGR] metal2  (2V) length: 2.250330e+03um, number of vias: 1367
[01/07 15:27:17    203s] [NR-eGR] metal3  (3H) length: 2.368000e+03um, number of vias: 168
[01/07 15:27:17    203s] [NR-eGR] metal4  (4V) length: 1.489400e+03um, number of vias: 39
[01/07 15:27:17    203s] [NR-eGR] metal5  (5H) length: 2.392000e+02um, number of vias: 6
[01/07 15:27:17    203s] [NR-eGR] metal6  (6V) length: 1.558000e+02um, number of vias: 0
[01/07 15:27:17    203s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    203s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    203s] [NR-eGR] Total length: 6.502730e+03um, number of vias: 2584
[01/07 15:27:17    203s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:17    203s] [NR-eGR] Total eGR-routed clock nets wire length: 1.494000e+02um 
[01/07 15:27:17    203s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:17    203s] [NR-eGR] Report for selected net(s) only.
[01/07 15:27:17    203s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 19
[01/07 15:27:17    203s] [NR-eGR] metal2  (2V) length: 2.240000e+01um, number of vias: 21
[01/07 15:27:17    203s] [NR-eGR] metal3  (3H) length: 8.260000e+01um, number of vias: 13
[01/07 15:27:17    203s] [NR-eGR] metal4  (4V) length: 4.440000e+01um, number of vias: 0
[01/07 15:27:17    203s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    203s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    203s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    203s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:17    203s] [NR-eGR] Total length: 1.494000e+02um, number of vias: 53
[01/07 15:27:17    203s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:17    203s] [NR-eGR] Total routed clock nets wire length: 1.494000e+02um, number of vias: 53
[01/07 15:27:17    203s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:17    203s] (I)       Started Update net boxes ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Update timing ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Started Postprocess design ( Curr Mem: 1380.08 MB )
[01/07 15:27:17    203s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1339.08 MB )
[01/07 15:27:17    203s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1339.08 MB )
[01/07 15:27:17    203s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:17    203s] Set FIXED routing status on 1 net(s)
[01/07 15:27:17    203s]       Routing using eGR only done.
[01/07 15:27:17    203s] Net route status summary:
[01/07 15:27:17    203s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:17    203s]   Non-clock:   367 (unrouted=22, trialRouted=345, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=22, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:17    203s] 
[01/07 15:27:17    203s] CCOPT: Done with clock implementation routing.
[01/07 15:27:17    203s] 
[01/07 15:27:17    203s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:17    203s]     Clock implementation routing done.
[01/07 15:27:17    203s]     Leaving CCOpt scope - extractRC...
[01/07 15:27:17    203s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/07 15:27:17    203s] Extraction called for design 'BATCHARGER_controller' of instances=271 and nets=368 using extraction engine 'preRoute' .
[01/07 15:27:17    203s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/07 15:27:17    203s] Type 'man IMPEXT-3530' for more detail.
[01/07 15:27:17    203s] PreRoute RC Extraction called for design BATCHARGER_controller.
[01/07 15:27:17    203s] RC Extraction called in multi-corner(2) mode.
[01/07 15:27:17    203s] RCMode: PreRoute
[01/07 15:27:17    203s]       RC Corner Indexes            0       1   
[01/07 15:27:17    203s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 15:27:17    203s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 15:27:17    203s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 15:27:17    203s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 15:27:17    203s] Shrink Factor                : 1.00000
[01/07 15:27:17    203s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 15:27:17    203s] Using capacitance table file ...
[01/07 15:27:17    203s] LayerId::1 widthSet size::4
[01/07 15:27:17    203s] LayerId::2 widthSet size::4
[01/07 15:27:17    203s] LayerId::3 widthSet size::4
[01/07 15:27:17    203s] LayerId::4 widthSet size::4
[01/07 15:27:17    203s] LayerId::5 widthSet size::4
[01/07 15:27:17    203s] LayerId::6 widthSet size::4
[01/07 15:27:17    203s] LayerId::7 widthSet size::4
[01/07 15:27:17    203s] LayerId::8 widthSet size::5
[01/07 15:27:17    203s] Updating RC grid for preRoute extraction ...
[01/07 15:27:17    203s] Initializing multi-corner capacitance tables ... 
[01/07 15:27:17    203s] Initializing multi-corner resistance tables ...
[01/07 15:27:18    203s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:18    203s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 15:27:18    203s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.289612 ; aWlH: 0.000000 ; Pmax: 0.835700 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 82 ; 
[01/07 15:27:18    203s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1339.082M)
[01/07 15:27:18    203s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/07 15:27:18    203s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
[01/07 15:27:18    203s] OPERPROF: Starting DPlace-Init at level 1, MEM:1339.1M
[01/07 15:27:18    203s] z: 2, totalTracks: 1
[01/07 15:27:18    203s] z: 4, totalTracks: 1
[01/07 15:27:18    203s] z: 6, totalTracks: 1
[01/07 15:27:18    203s] z: 8, totalTracks: 1
[01/07 15:27:18    203s] #spOpts: mergeVia=F 
[01/07 15:27:18    203s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1339.1M
[01/07 15:27:18    203s] OPERPROF:     Starting CMU at level 3, MEM:1339.1M
[01/07 15:27:18    203s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1339.1M
[01/07 15:27:18    203s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1339.1M
[01/07 15:27:18    203s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1339.1MB).
[01/07 15:27:18    203s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:1339.1M
[01/07 15:27:18    203s]     Calling post conditioning for eGRPC...
[01/07 15:27:18    203s]       eGRPC...
[01/07 15:27:18    203s]         eGRPC active optimizations:
[01/07 15:27:18    203s]          - Move Down
[01/07 15:27:18    203s]          - Downsizing before DRV sizing
[01/07 15:27:18    203s]          - DRV fixing with cell sizing
[01/07 15:27:18    203s]          - Move to fanout
[01/07 15:27:18    203s]          - Cloning
[01/07 15:27:18    203s]         
[01/07 15:27:18    203s]         Currently running CTS, using active skew data
[01/07 15:27:18    203s]         Reset bufferability constraints...
[01/07 15:27:18    203s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[01/07 15:27:18    203s]         Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 15:27:18    203s] End AAE Lib Interpolated Model. (MEM=1339.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:18    203s]         Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:18    203s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:18    203s]         Clock DAG stats eGRPC initial state:
[01/07 15:27:18    203s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:18    203s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:18    203s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:18    203s]           sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:18    203s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.030pF, total=0.030pF
[01/07 15:27:18    203s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=149.400um, total=149.400um
[01/07 15:27:18    203s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:18    203s]         Clock DAG net violations eGRPC initial state: none
[01/07 15:27:18    203s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[01/07 15:27:18    203s]           Leaf : target=0.290ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:18    203s]         Primary reporting skew groups eGRPC initial state:
[01/07 15:27:18    203s]           skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:18    203s]               min path sink: tpreset_reg[0]/CK
[01/07 15:27:18    203s]               max path sink: tpreset_reg[8]/CK
[01/07 15:27:18    203s]         Skew group summary eGRPC initial state:
[01/07 15:27:18    203s]           skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:18    203s]         eGRPC Moving buffers...
[01/07 15:27:18    203s]           Violation analysis...
[01/07 15:27:18    203s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:18    203s]           Clock DAG stats after 'eGRPC Moving buffers':
[01/07 15:27:18    203s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:18    203s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:18    203s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:18    203s]             sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:18    203s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.030pF, total=0.030pF
[01/07 15:27:18    203s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=149.400um, total=149.400um
[01/07 15:27:18    203s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:18    203s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[01/07 15:27:18    203s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[01/07 15:27:18    203s]             Leaf : target=0.290ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:18    203s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[01/07 15:27:18    203s]             skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:18    203s]                 min path sink: tpreset_reg[0]/CK
[01/07 15:27:18    203s]                 max path sink: tpreset_reg[8]/CK
[01/07 15:27:18    203s]           Skew group summary after 'eGRPC Moving buffers':
[01/07 15:27:18    203s]             skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:18    203s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:18    203s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:18    203s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[01/07 15:27:18    203s]           Artificially removing long paths...
[01/07 15:27:18    203s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:18    203s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:18    203s]           Modifying slew-target multiplier from 1 to 0.9
[01/07 15:27:18    203s]           Downsizing prefiltering...
[01/07 15:27:18    203s]           Downsizing prefiltering done.
[01/07 15:27:18    203s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[01/07 15:27:18    203s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[01/07 15:27:18    203s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/07 15:27:18    203s]           Reverting slew-target multiplier from 0.9 to 1
[01/07 15:27:18    203s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 15:27:18    203s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:18    203s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:18    203s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:18    203s]             sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:18    203s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.030pF, total=0.030pF
[01/07 15:27:18    203s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=149.400um, total=149.400um
[01/07 15:27:18    203s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:18    203s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[01/07 15:27:18    203s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 15:27:18    203s]             Leaf : target=0.290ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:18    203s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 15:27:18    203s]             skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:18    203s]                 min path sink: tpreset_reg[0]/CK
[01/07 15:27:18    203s]                 max path sink: tpreset_reg[8]/CK
[01/07 15:27:18    203s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 15:27:18    203s]             skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:18    203s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:18    203s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:18    203s]         eGRPC Fixing DRVs...
[01/07 15:27:18    203s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/07 15:27:18    203s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/07 15:27:18    203s]           
[01/07 15:27:18    203s]           PRO Statistics: Fix DRVs (cell sizing):
[01/07 15:27:18    203s]           =======================================
[01/07 15:27:18    203s]           
[01/07 15:27:18    203s]           Cell changes by Net Type:
[01/07 15:27:18    203s]           
[01/07 15:27:18    203s]           -------------------------------------------------------------------------------------------------
[01/07 15:27:18    203s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/07 15:27:18    203s]           -------------------------------------------------------------------------------------------------
[01/07 15:27:18    203s]           top                0            0           0            0                    0                0
[01/07 15:27:18    203s]           trunk              0            0           0            0                    0                0
[01/07 15:27:18    203s]           leaf               0            0           0            0                    0                0
[01/07 15:27:18    203s]           -------------------------------------------------------------------------------------------------
[01/07 15:27:18    203s]           Total              0            0           0            0                    0                0
[01/07 15:27:18    203s]           -------------------------------------------------------------------------------------------------
[01/07 15:27:18    203s]           
[01/07 15:27:18    203s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[01/07 15:27:18    203s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/07 15:27:18    203s]           
[01/07 15:27:18    203s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[01/07 15:27:18    203s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:18    203s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:18    203s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:18    203s]             sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:18    203s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.030pF, total=0.030pF
[01/07 15:27:18    203s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=149.400um, total=149.400um
[01/07 15:27:18    203s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:18    203s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[01/07 15:27:18    203s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[01/07 15:27:18    203s]             Leaf : target=0.290ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:18    203s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[01/07 15:27:18    203s]             skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:18    203s]                 min path sink: tpreset_reg[0]/CK
[01/07 15:27:18    203s]                 max path sink: tpreset_reg[8]/CK
[01/07 15:27:18    203s]           Skew group summary after 'eGRPC Fixing DRVs':
[01/07 15:27:18    203s]             skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:18    203s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:18    203s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:18    203s]         
[01/07 15:27:18    203s]         Slew Diagnostics: After DRV fixing
[01/07 15:27:18    203s]         ==================================
[01/07 15:27:18    203s]         
[01/07 15:27:18    203s]         Global Causes:
[01/07 15:27:18    203s]         
[01/07 15:27:18    203s]         -------------------------------------
[01/07 15:27:18    203s]         Cause
[01/07 15:27:18    203s]         -------------------------------------
[01/07 15:27:18    203s]         DRV fixing with buffering is disabled
[01/07 15:27:18    203s]         -------------------------------------
[01/07 15:27:18    203s]         
[01/07 15:27:18    203s]         Top 5 overslews:
[01/07 15:27:18    203s]         
[01/07 15:27:18    203s]         ---------------------------------
[01/07 15:27:18    203s]         Overslew    Causes    Driving Pin
[01/07 15:27:18    203s]         ---------------------------------
[01/07 15:27:18    203s]           (empty table)
[01/07 15:27:18    203s]         ---------------------------------
[01/07 15:27:18    203s]         
[01/07 15:27:18    203s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/07 15:27:18    203s]         
[01/07 15:27:18    203s]         -------------------
[01/07 15:27:18    203s]         Cause    Occurences
[01/07 15:27:18    203s]         -------------------
[01/07 15:27:18    203s]           (empty table)
[01/07 15:27:18    203s]         -------------------
[01/07 15:27:18    203s]         
[01/07 15:27:18    203s]         Violation diagnostics counts from the 0 nodes that have violations:
[01/07 15:27:18    203s]         
[01/07 15:27:18    203s]         -------------------
[01/07 15:27:18    203s]         Cause    Occurences
[01/07 15:27:18    203s]         -------------------
[01/07 15:27:18    203s]           (empty table)
[01/07 15:27:18    203s]         -------------------
[01/07 15:27:18    203s]         
[01/07 15:27:18    203s]         Reconnecting optimized routes...
[01/07 15:27:18    203s]         Reset timing graph...
[01/07 15:27:18    203s] Ignoring AAE DB Resetting ...
[01/07 15:27:18    203s]         Reset timing graph done.
[01/07 15:27:18    203s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:18    203s]         Violation analysis...
[01/07 15:27:18    203s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:18    203s]         Clock instances to consider for cloning: 0
[01/07 15:27:18    203s]         Reset timing graph...
[01/07 15:27:18    203s] Ignoring AAE DB Resetting ...
[01/07 15:27:18    203s]         Reset timing graph done.
[01/07 15:27:18    203s]         Set dirty flag on 0 instances, 0 nets
[01/07 15:27:18    203s]         Clock DAG stats before routing clock trees:
[01/07 15:27:18    203s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:18    203s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:18    203s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:18    203s]           sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:18    203s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.030pF, total=0.030pF
[01/07 15:27:18    203s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=149.400um, total=149.400um
[01/07 15:27:18    203s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:18    203s]         Clock DAG net violations before routing clock trees: none
[01/07 15:27:18    203s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[01/07 15:27:18    203s]           Leaf : target=0.290ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:18    203s]         Primary reporting skew groups before routing clock trees:
[01/07 15:27:18    203s]           skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:18    203s]               min path sink: tpreset_reg[0]/CK
[01/07 15:27:18    203s]               max path sink: tpreset_reg[8]/CK
[01/07 15:27:18    203s]         Skew group summary before routing clock trees:
[01/07 15:27:18    203s]           skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:18    203s]       eGRPC done.
[01/07 15:27:18    203s]     Calling post conditioning for eGRPC done.
[01/07 15:27:18    203s]   eGR Post Conditioning loop iteration 0 done.
[01/07 15:27:18    203s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[01/07 15:27:18    203s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1377.2M
[01/07 15:27:18    203s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1377.2M
[01/07 15:27:18    203s]   Leaving CCOpt scope - ClockRefiner...
[01/07 15:27:18    203s]   Assigned high priority to 0 instances.
[01/07 15:27:18    203s]   Performing Single Pass Refine Place.
[01/07 15:27:18    203s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/07 15:27:18    203s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1377.2M
[01/07 15:27:18    203s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1377.2M
[01/07 15:27:18    203s] z: 2, totalTracks: 1
[01/07 15:27:18    203s] z: 4, totalTracks: 1
[01/07 15:27:18    203s] z: 6, totalTracks: 1
[01/07 15:27:18    203s] z: 8, totalTracks: 1
[01/07 15:27:18    203s] #spOpts: mergeVia=F 
[01/07 15:27:18    203s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1377.2M
[01/07 15:27:18    203s] OPERPROF:       Starting CMU at level 4, MEM:1377.2M
[01/07 15:27:18    203s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1377.2M
[01/07 15:27:18    203s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.025, MEM:1377.2M
[01/07 15:27:18    203s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1377.2MB).
[01/07 15:27:18    203s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.031, MEM:1377.2M
[01/07 15:27:18    203s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.032, MEM:1377.2M
[01/07 15:27:18    203s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20643.4
[01/07 15:27:18    203s] OPERPROF: Starting RefinePlace at level 1, MEM:1377.2M
[01/07 15:27:18    203s] *** Starting refinePlace (0:03:24 mem=1377.2M) ***
[01/07 15:27:18    203s] Total net bbox length = 5.934e+03 (2.390e+03 3.544e+03) (ext = 2.226e+03)
[01/07 15:27:18    203s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:18    203s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1377.2M
[01/07 15:27:18    203s] Starting refinePlace ...
[01/07 15:27:18    203s] One DDP V2 for no tweak run.
[01/07 15:27:18    203s] ** Cut row section cpu time 0:00:00.0.
[01/07 15:27:18    203s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 15:27:18    203s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1377.2MB) @(0:03:24 - 0:03:24).
[01/07 15:27:18    203s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:18    203s] wireLenOptFixPriorityInst 19 inst fixed
[01/07 15:27:18    203s] 
[01/07 15:27:18    203s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 15:27:18    203s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:18    203s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1377.2MB) @(0:03:24 - 0:03:24).
[01/07 15:27:18    203s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:18    203s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1377.2MB
[01/07 15:27:18    203s] Statistics of distance of Instance movement in refine placement:
[01/07 15:27:18    203s]   maximum (X+Y) =         0.00 um
[01/07 15:27:18    203s]   mean    (X+Y) =         0.00 um
[01/07 15:27:18    203s] Summary Report:
[01/07 15:27:18    203s] Instances move: 0 (out of 271 movable)
[01/07 15:27:18    203s] Instances flipped: 0
[01/07 15:27:18    203s] Mean displacement: 0.00 um
[01/07 15:27:18    203s] Max displacement: 0.00 um 
[01/07 15:27:18    203s] Total instances moved : 0
[01/07 15:27:18    203s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.020, MEM:1377.2M
[01/07 15:27:18    203s] Total net bbox length = 5.934e+03 (2.390e+03 3.544e+03) (ext = 2.226e+03)
[01/07 15:27:18    203s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1377.2MB
[01/07 15:27:18    203s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1377.2MB) @(0:03:24 - 0:03:24).
[01/07 15:27:18    203s] *** Finished refinePlace (0:03:24 mem=1377.2M) ***
[01/07 15:27:18    203s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20643.4
[01/07 15:27:18    203s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.027, MEM:1377.2M
[01/07 15:27:18    203s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1377.2M
[01/07 15:27:18    203s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1377.2M
[01/07 15:27:18    203s]   ClockRefiner summary
[01/07 15:27:18    203s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 19).
[01/07 15:27:18    203s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[01/07 15:27:18    203s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 19).
[01/07 15:27:18    203s]   Revert refine place priority changes on 0 instances.
[01/07 15:27:18    203s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:18    203s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.5)
[01/07 15:27:18    203s]   CCOpt::Phase::Routing...
[01/07 15:27:18    203s]   Clock implementation routing...
[01/07 15:27:18    203s]     Leaving CCOpt scope - Routing Tools...
[01/07 15:27:18    203s] Net route status summary:
[01/07 15:27:18    203s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:18    203s]   Non-clock:   367 (unrouted=22, trialRouted=345, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=22, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:18    203s]     Routing using eGR in eGR->NR Step...
[01/07 15:27:18    203s]       Early Global Route - eGR->NR step...
[01/07 15:27:18    203s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[01/07 15:27:18    203s] (ccopt eGR): Start to route 1 all nets
[01/07 15:27:18    203s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Import and model ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Create place DB ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Import place data ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Read instances and placement ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Read nets ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Create route DB ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       == Non-default Options ==
[01/07 15:27:18    203s] (I)       Clean congestion better                            : true
[01/07 15:27:18    203s] (I)       Estimate vias on DPT layer                         : true
[01/07 15:27:18    203s] (I)       Clean congestion layer assignment rounds           : 3
[01/07 15:27:18    203s] (I)       Layer constraints as soft constraints              : true
[01/07 15:27:18    203s] (I)       Soft top layer                                     : true
[01/07 15:27:18    203s] (I)       Skip prospective layer relax nets                  : true
[01/07 15:27:18    203s] (I)       Better NDR handling                                : true
[01/07 15:27:18    203s] (I)       Improved NDR modeling in LA                        : true
[01/07 15:27:18    203s] (I)       Routing cost fix for NDR handling                  : true
[01/07 15:27:18    203s] (I)       Update initial WL after Phase 1a                   : true
[01/07 15:27:18    203s] (I)       Block tracks for preroutes                         : true
[01/07 15:27:18    203s] (I)       Assign IRoute by net group key                     : true
[01/07 15:27:18    203s] (I)       Block unroutable channels                          : true
[01/07 15:27:18    203s] (I)       Block unroutable channel fix                       : true
[01/07 15:27:18    203s] (I)       Block unroutable channels 3D                       : true
[01/07 15:27:18    203s] (I)       Bound layer relaxed segment wl                     : true
[01/07 15:27:18    203s] (I)       Bound layer relaxed segment wl fix                 : true
[01/07 15:27:18    203s] (I)       Blocked pin reach length threshold                 : 2
[01/07 15:27:18    203s] (I)       Check blockage within NDR space in TA              : true
[01/07 15:27:18    203s] (I)       Handle EOL spacing                                 : true
[01/07 15:27:18    203s] (I)       Merge PG vias by gap                               : true
[01/07 15:27:18    203s] (I)       Maximum routing layer                              : 8
[01/07 15:27:18    203s] (I)       Route selected nets only                           : true
[01/07 15:27:18    203s] (I)       Refine MST                                         : true
[01/07 15:27:18    203s] (I)       Honor PRL                                          : true
[01/07 15:27:18    203s] (I)       Strong congestion aware                            : true
[01/07 15:27:18    203s] (I)       Improved initial location for IRoutes              : true
[01/07 15:27:18    203s] (I)       Multi panel TA                                     : true
[01/07 15:27:18    203s] (I)       Penalize wire overlap                              : true
[01/07 15:27:18    203s] (I)       Expand small instance blockage                     : true
[01/07 15:27:18    203s] (I)       Reduce via in TA                                   : true
[01/07 15:27:18    203s] (I)       SS-aware routing                                   : true
[01/07 15:27:18    203s] (I)       Improve tree edge sharing                          : true
[01/07 15:27:18    203s] (I)       Improve 2D via estimation                          : true
[01/07 15:27:18    203s] (I)       Refine Steiner tree                                : true
[01/07 15:27:18    203s] (I)       Build spine tree                                   : true
[01/07 15:27:18    203s] (I)       Model pass through capacity                        : true
[01/07 15:27:18    203s] (I)       Extend blockages by a half GCell                   : true
[01/07 15:27:18    203s] (I)       Consider pin shapes                                : true
[01/07 15:27:18    203s] (I)       Consider pin shapes for all nodes                  : true
[01/07 15:27:18    203s] (I)       Consider NR APA                                    : true
[01/07 15:27:18    203s] (I)       Consider IO pin shape                              : true
[01/07 15:27:18    203s] (I)       Fix pin connection bug                             : true
[01/07 15:27:18    203s] (I)       Consider layer RC for local wires                  : true
[01/07 15:27:18    203s] (I)       LA-aware pin escape length                         : 2
[01/07 15:27:18    203s] (I)       Split for must join                                : true
[01/07 15:27:18    203s] (I)       Route guide main branches file                     : /tmp/innovus_temp_20643_fatima.novalocal_ist1112497_IemsM3/.rgfTiybqV.trunk.1
[01/07 15:27:18    203s] (I)       Route guide min downstream WL type                 : subtree
[01/07 15:27:18    203s] (I)       Number of threads                                  : 1
[01/07 15:27:18    203s] (I)       Routing effort level                               : 10000
[01/07 15:27:18    203s] (I)       Special modeling for N7                            : 0
[01/07 15:27:18    203s] (I)       Special modeling for N6                            : 0
[01/07 15:27:18    203s] (I)       Special modeling for N3                            : 0
[01/07 15:27:18    203s] (I)       Special modeling for N5 v6                         : 0
[01/07 15:27:18    203s] (I)       Special modeling for N5PPv2                        : 0
[01/07 15:27:18    203s] (I)       Special settings for S3                            : 0
[01/07 15:27:18    203s] (I)       Special settings for S4                            : 0
[01/07 15:27:18    203s] (I)       Special settings for S5 v2                         : 0
[01/07 15:27:18    203s] (I)       Special settings for S7                            : 0
[01/07 15:27:18    203s] (I)       Special settings for S8                            : 0
[01/07 15:27:18    203s] (I)       Prefer layer length threshold                      : 8
[01/07 15:27:18    203s] (I)       Overflow penalty cost                              : 10
[01/07 15:27:18    203s] (I)       A-star cost                                        : 0.300000
[01/07 15:27:18    203s] (I)       Misalignment cost                                  : 10.000000
[01/07 15:27:18    203s] (I)       Threshold for short IRoute                         : 6
[01/07 15:27:18    203s] (I)       Via cost during post routing                       : 1.000000
[01/07 15:27:18    203s] (I)       Layer congestion ratios                            : { { 1.0 } }
[01/07 15:27:18    203s] (I)       Source-to-sink ratio                               : 0.300000
[01/07 15:27:18    203s] (I)       Scenic ratio bound                                 : 3.000000
[01/07 15:27:18    203s] (I)       Segment layer relax scenic ratio                   : 1.250000
[01/07 15:27:18    203s] (I)       Source-sink aware LA ratio                         : 0.500000
[01/07 15:27:18    203s] (I)       PG-aware similar topology routing                  : true
[01/07 15:27:18    203s] (I)       Maze routing via cost fix                          : true
[01/07 15:27:18    203s] (I)       Apply PRL on PG terms                              : true
[01/07 15:27:18    203s] (I)       Apply PRL on obs objects                           : true
[01/07 15:27:18    203s] (I)       Handle range-type spacing rules                    : true
[01/07 15:27:18    203s] (I)       PG gap threshold multiplier                        : 10.000000
[01/07 15:27:18    203s] (I)       Parallel spacing query fix                         : true
[01/07 15:27:18    203s] (I)       Force source to root IR                            : true
[01/07 15:27:18    203s] (I)       Layer Weights                                      : L2:4 L3:2.5
[01/07 15:27:18    203s] (I)       Do not relax to DPT layer                          : true
[01/07 15:27:18    203s] (I)       No DPT in post routing                             : true
[01/07 15:27:18    203s] (I)       Modeling PG via merging fix                        : true
[01/07 15:27:18    203s] (I)       Shield aware TA                                    : true
[01/07 15:27:18    203s] (I)       Strong shield aware TA                             : true
[01/07 15:27:18    203s] (I)       Overflow calculation fix in LA                     : true
[01/07 15:27:18    203s] (I)       Post routing fix                                   : true
[01/07 15:27:18    203s] (I)       Strong post routing                                : true
[01/07 15:27:18    203s] (I)       NDR via pillar fix                                 : true
[01/07 15:27:18    203s] (I)       Violation on path threshold                        : 1
[01/07 15:27:18    203s] (I)       Pass through capacity modeling                     : true
[01/07 15:27:18    203s] (I)       Select the non-relaxed segments in post routing stage : true
[01/07 15:27:18    203s] (I)       Method to set GCell size                           : row
[01/07 15:27:18    203s] (I)       Avoid high resistance layers                       : true
[01/07 15:27:18    203s] (I)       Counted 251 PG shapes. We will not process PG shapes layer by layer.
[01/07 15:27:18    203s] (I)       Started Import route data ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Use row-based GCell size
[01/07 15:27:18    203s] (I)       Use row-based GCell align
[01/07 15:27:18    203s] (I)       GCell unit size   : 3200
[01/07 15:27:18    203s] (I)       GCell multiplier  : 1
[01/07 15:27:18    203s] (I)       GCell row height  : 3200
[01/07 15:27:18    203s] (I)       Actual row height : 3200
[01/07 15:27:18    203s] (I)       GCell align ref   : 3600 3600
[01/07 15:27:18    203s] [NR-eGR] Track table information for default rule: 
[01/07 15:27:18    203s] [NR-eGR] metal1 has no routable track
[01/07 15:27:18    203s] [NR-eGR] metal2 has single uniform track structure
[01/07 15:27:18    203s] [NR-eGR] metal3 has single uniform track structure
[01/07 15:27:18    203s] [NR-eGR] metal4 has single uniform track structure
[01/07 15:27:18    203s] [NR-eGR] metal5 has single uniform track structure
[01/07 15:27:18    203s] [NR-eGR] metal6 has single uniform track structure
[01/07 15:27:18    203s] [NR-eGR] metal7 has single uniform track structure
[01/07 15:27:18    203s] [NR-eGR] metal8 has single uniform track structure
[01/07 15:27:18    203s] (I)       ===========================================================================
[01/07 15:27:18    203s] (I)       == Report All Rule Vias ==
[01/07 15:27:18    203s] (I)       ===========================================================================
[01/07 15:27:18    203s] (I)        Via Rule : (Default)
[01/07 15:27:18    203s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 15:27:18    203s] (I)       ---------------------------------------------------------------------------
[01/07 15:27:18    203s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 15:27:18    203s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 15:27:18    203s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 15:27:18    203s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 15:27:18    203s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 15:27:18    203s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 15:27:18    203s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 15:27:18    203s] (I)       ===========================================================================
[01/07 15:27:18    203s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Read routing blockages ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Read instance blockages ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Read PG blockages ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Read 6 PG shapes
[01/07 15:27:18    203s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Read boundary cut boxes ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] #Routing Blockages  : 0
[01/07 15:27:18    203s] [NR-eGR] #Instance Blockages : 0
[01/07 15:27:18    203s] [NR-eGR] #PG Blockages       : 6
[01/07 15:27:18    203s] [NR-eGR] #Halo Blockages     : 0
[01/07 15:27:18    203s] [NR-eGR] #Boundary Blockages : 0
[01/07 15:27:18    203s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Read blackboxes ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 15:27:18    203s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Read prerouted ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 15:27:18    203s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Read unlegalized nets ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Read nets ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Read numTotalNets=346  numIgnoredNets=345
[01/07 15:27:18    203s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Connected 0 must-join pins/ports
[01/07 15:27:18    203s] (I)       Started Set up via pillars ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       early_global_route_priority property id does not exist.
[01/07 15:27:18    203s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Model blockages into capacity
[01/07 15:27:18    203s] (I)       Read Num Blocks=170  Num Prerouted Wires=0  Num CS=0
[01/07 15:27:18    203s] (I)       Started Initialize 3D capacity ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Layer 1 (V) : #blockages 61 : #preroutes 0
[01/07 15:27:18    203s] (I)       Layer 2 (H) : #blockages 23 : #preroutes 0
[01/07 15:27:18    203s] (I)       Layer 3 (V) : #blockages 19 : #preroutes 0
[01/07 15:27:18    203s] (I)       Layer 4 (H) : #blockages 23 : #preroutes 0
[01/07 15:27:18    203s] (I)       Layer 5 (V) : #blockages 19 : #preroutes 0
[01/07 15:27:18    203s] (I)       Layer 6 (H) : #blockages 25 : #preroutes 0
[01/07 15:27:18    203s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 15:27:18    203s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       -- layer congestion ratio --
[01/07 15:27:18    203s] (I)       Layer 1 : 0.100000
[01/07 15:27:18    203s] (I)       Layer 2 : 0.700000
[01/07 15:27:18    203s] (I)       Layer 3 : 0.700000
[01/07 15:27:18    203s] (I)       Layer 4 : 1.000000
[01/07 15:27:18    203s] (I)       Layer 5 : 1.000000
[01/07 15:27:18    203s] (I)       Layer 6 : 1.000000
[01/07 15:27:18    203s] (I)       Layer 7 : 1.000000
[01/07 15:27:18    203s] (I)       Layer 8 : 1.000000
[01/07 15:27:18    203s] (I)       ----------------------------
[01/07 15:27:18    203s] (I)       Started Move terms for access ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Moved 0 terms for better access 
[01/07 15:27:18    203s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Number of ignored nets                =      0
[01/07 15:27:18    203s] (I)       Number of connected nets              =      0
[01/07 15:27:18    203s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 15:27:18    203s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 15:27:18    203s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 15:27:18    203s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 15:27:18    203s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 15:27:18    203s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 15:27:18    203s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 15:27:18    203s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 15:27:18    203s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 15:27:18    203s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Read aux data ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Others data preparation ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[01/07 15:27:18    203s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Create route kernel ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Ndr track 0 does not exist
[01/07 15:27:18    203s] (I)       Ndr track 0 does not exist
[01/07 15:27:18    203s] (I)       ---------------------Grid Graph Info--------------------
[01/07 15:27:18    203s] (I)       Routing area        : (0, 0) - (69600, 64800)
[01/07 15:27:18    203s] (I)       Core area           : (3600, 3600) - (66000, 61200)
[01/07 15:27:18    203s] (I)       Site width          :   400  (dbu)
[01/07 15:27:18    203s] (I)       Row height          :  3200  (dbu)
[01/07 15:27:18    203s] (I)       GCell row height    :  3200  (dbu)
[01/07 15:27:18    203s] (I)       GCell width         :  3200  (dbu)
[01/07 15:27:18    203s] (I)       GCell height        :  3200  (dbu)
[01/07 15:27:18    203s] (I)       Grid                :    22    21     8
[01/07 15:27:18    203s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 15:27:18    203s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 15:27:18    203s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 15:27:18    203s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 15:27:18    203s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 15:27:18    203s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 15:27:18    203s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 15:27:18    203s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 15:27:18    203s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 15:27:18    203s] (I)       Total num of tracks :     0   174   162   174   162   174    80    86
[01/07 15:27:18    203s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 15:27:18    203s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 15:27:18    203s] (I)       --------------------------------------------------------
[01/07 15:27:18    203s] 
[01/07 15:27:18    203s] [NR-eGR] ============ Routing rule table ============
[01/07 15:27:18    203s] [NR-eGR] Rule id: 0  Nets: 0 
[01/07 15:27:18    203s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 15:27:18    203s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 15:27:18    203s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:18    203s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:18    203s] [NR-eGR] Rule id: 1  Nets: 1 
[01/07 15:27:18    203s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[01/07 15:27:18    203s] (I)       Pitch:  L1=640  L2=800  L3=800  L4=800  L5=800  L6=800  L7=1600  L8=1600
[01/07 15:27:18    203s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[01/07 15:27:18    203s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:18    203s] [NR-eGR] ========================================
[01/07 15:27:18    203s] [NR-eGR] 
[01/07 15:27:18    203s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 15:27:18    203s] (I)       blocked tracks on layer2 : = 340 / 3654 (9.30%)
[01/07 15:27:18    203s] (I)       blocked tracks on layer3 : = 48 / 3564 (1.35%)
[01/07 15:27:18    203s] (I)       blocked tracks on layer4 : = 140 / 3654 (3.83%)
[01/07 15:27:18    203s] (I)       blocked tracks on layer5 : = 48 / 3564 (1.35%)
[01/07 15:27:18    203s] (I)       blocked tracks on layer6 : = 140 / 3654 (3.83%)
[01/07 15:27:18    203s] (I)       blocked tracks on layer7 : = 160 / 1760 (9.09%)
[01/07 15:27:18    203s] (I)       blocked tracks on layer8 : = 0 / 1806 (0.00%)
[01/07 15:27:18    203s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Reset routing kernel
[01/07 15:27:18    203s] (I)       Started Global Routing ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Initialization ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       totalPins=20  totalGlobalPin=20 (100.00%)
[01/07 15:27:18    203s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Net group 1 ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Generate topology ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       total 2D Cap : 7120 = (3538 H, 3582 V)
[01/07 15:27:18    203s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1a Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1a ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Pattern routing ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1b Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1b ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:18    203s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1c Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1c ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1d Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1d ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1e Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1e ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Route legalization ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:18    203s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1f Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1f ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.73% H, 0.61% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1g Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1g ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Post Routing ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (27 H, 21 V) = (0.76% H, 0.59% V) = (8.640e+01um H, 6.720e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[01/07 15:27:18    203s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1h Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1h ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Post Routing ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Net group 2 ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Generate topology ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       total 2D Cap : 14246 = (7078 H, 7168 V)
[01/07 15:27:18    203s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1a Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1a ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Pattern routing ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1b Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1b ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:18    203s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1c Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1c ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1d Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1d ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1e Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1e ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Route legalization ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:18    203s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1f Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1f ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.37% H, 0.31% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1g Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1g ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Post Routing ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (27 H, 21 V) = (0.38% H, 0.29% V) = (8.640e+01um H, 6.720e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[01/07 15:27:18    203s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1h Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1h ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Post Routing ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Net group 3 ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Generate topology ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       total 2D Cap : 17692 = (8718 H, 8974 V)
[01/07 15:27:18    203s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1a Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1a ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Pattern routing ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1b Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1b ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:18    203s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1c Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1c ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1d Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1d ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1e Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1e ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Route legalization ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.536000e+02um
[01/07 15:27:18    203s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1f Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1f ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (26 H, 22 V) = (0.30% H, 0.25% V) = (8.320e+01um H, 7.040e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1g Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1g ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Post Routing ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (27 H, 21 V) = (0.31% H, 0.23% V) = (8.640e+01um H, 6.720e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=48
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] (I)       ============  Phase 1h Route ============
[01/07 15:27:18    203s] (I)       Started Phase 1h ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Post Routing ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Usage: 48 = (27 H, 21 V) = (0.31% H, 0.23% V) = (8.640e+01um H, 6.720e+01um V)
[01/07 15:27:18    203s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Layer assignment (1T) ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       
[01/07 15:27:18    203s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 15:27:18    203s] [NR-eGR]                        OverCon            
[01/07 15:27:18    203s] [NR-eGR]                         #Gcell     %Gcell
[01/07 15:27:18    203s] [NR-eGR]       Layer                (0)    OverCon 
[01/07 15:27:18    203s] [NR-eGR] ----------------------------------------------
[01/07 15:27:18    203s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:18    203s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:18    203s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:18    203s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:18    203s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:18    203s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:18    203s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:18    203s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:18    203s] [NR-eGR] ----------------------------------------------
[01/07 15:27:18    203s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[01/07 15:27:18    203s] [NR-eGR] 
[01/07 15:27:18    203s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Export 3D cong map ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       total 2D Cap : 21098 = (8720 H, 12378 V)
[01/07 15:27:18    203s] (I)       Started Export 2D cong map ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[01/07 15:27:18    203s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 15:27:18    203s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Free existing wires ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       ============= Track Assignment ============
[01/07 15:27:18    203s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Track Assignment ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 15:27:18    203s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Run single-thread track assignment
[01/07 15:27:18    203s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Export ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Started Export DB wires ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Started Export route guide file ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Finished Export route guide file ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Started Export all nets ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Started Set wire vias ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:18    203s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 1004
[01/07 15:27:18    203s] [NR-eGR] metal2  (2V) length: 2.250330e+03um, number of vias: 1367
[01/07 15:27:18    203s] [NR-eGR] metal3  (3H) length: 2.368000e+03um, number of vias: 168
[01/07 15:27:18    203s] [NR-eGR] metal4  (4V) length: 1.489400e+03um, number of vias: 39
[01/07 15:27:18    203s] [NR-eGR] metal5  (5H) length: 2.392000e+02um, number of vias: 6
[01/07 15:27:18    203s] [NR-eGR] metal6  (6V) length: 1.558000e+02um, number of vias: 0
[01/07 15:27:18    203s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:18    203s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:18    203s] [NR-eGR] Total length: 6.502730e+03um, number of vias: 2584
[01/07 15:27:18    203s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:18    203s] [NR-eGR] Total eGR-routed clock nets wire length: 1.494000e+02um 
[01/07 15:27:18    203s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:18    203s] [NR-eGR] Report for selected net(s) only.
[01/07 15:27:18    203s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 19
[01/07 15:27:18    203s] [NR-eGR] metal2  (2V) length: 2.240000e+01um, number of vias: 21
[01/07 15:27:18    203s] [NR-eGR] metal3  (3H) length: 8.260000e+01um, number of vias: 13
[01/07 15:27:18    203s] [NR-eGR] metal4  (4V) length: 4.440000e+01um, number of vias: 0
[01/07 15:27:18    203s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:18    203s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:18    203s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:18    203s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:18    203s] [NR-eGR] Total length: 1.494000e+02um, number of vias: 53
[01/07 15:27:18    203s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:18    203s] [NR-eGR] Total routed clock nets wire length: 1.494000e+02um, number of vias: 53
[01/07 15:27:18    203s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:18    203s] (I)       Started Update net boxes ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Update timing ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Started Postprocess design ( Curr Mem: 1377.24 MB )
[01/07 15:27:18    203s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.24 MB )
[01/07 15:27:18    203s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1339.24 MB )
[01/07 15:27:18    203s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_20643_fatima.novalocal_ist1112497_IemsM3/.rgfTiybqV
[01/07 15:27:18    203s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/07 15:27:18    203s]     Routing using eGR in eGR->NR Step done.
[01/07 15:27:18    203s]     Routing using NR in eGR->NR Step...
[01/07 15:27:18    203s] 
[01/07 15:27:18    203s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[01/07 15:27:18    203s]   All net are default rule.
[01/07 15:27:18    203s]   Removed pre-existing routes for 1 nets.
[01/07 15:27:18    203s]   Preferred NanoRoute mode settings: Current
[01/07 15:27:18    204s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/07 15:27:18    204s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[01/07 15:27:18    204s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[01/07 15:27:18    204s]       Clock detailed routing...
[01/07 15:27:18    204s]         NanoRoute...
[01/07 15:27:18    204s] % Begin globalDetailRoute (date=01/07 15:27:18, mem=1101.6M)
[01/07 15:27:18    204s] 
[01/07 15:27:18    204s] globalDetailRoute
[01/07 15:27:18    204s] 
[01/07 15:27:18    204s] ### Time Record (globalDetailRoute) is installed.
[01/07 15:27:18    204s] #Start globalDetailRoute on Tue Jan  7 15:27:18 2025
[01/07 15:27:18    204s] #
[01/07 15:27:18    204s] ### Time Record (Pre Callback) is installed.
[01/07 15:27:18    204s] ### Time Record (Pre Callback) is uninstalled.
[01/07 15:27:18    204s] ### Time Record (DB Import) is installed.
[01/07 15:27:18    204s] ### Time Record (Timing Data Generation) is installed.
[01/07 15:27:18    204s] ### Time Record (Timing Data Generation) is uninstalled.
[01/07 15:27:18    204s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[01/07 15:27:18    204s] ### Net info: total nets: 368
[01/07 15:27:18    204s] ### Net info: dirty nets: 1
[01/07 15:27:18    204s] ### Net info: marked as disconnected nets: 0
[01/07 15:27:18    204s] #num needed restored net=0
[01/07 15:27:18    204s] #need_extraction net=0 (total=368)
[01/07 15:27:18    204s] ### Net info: fully routed nets: 0
[01/07 15:27:18    204s] ### Net info: trivial (< 2 pins) nets: 22
[01/07 15:27:18    204s] ### Net info: unrouted nets: 346
[01/07 15:27:18    204s] ### Net info: re-extraction nets: 0
[01/07 15:27:18    204s] ### Net info: selected nets: 1
[01/07 15:27:18    204s] ### Net info: ignored nets: 0
[01/07 15:27:18    204s] ### Net info: skip routing nets: 0
[01/07 15:27:18    204s] ### import design signature (9): route=1829085492 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=890809456 dirty_area=1100127718 del_dirty_area=0 cell=1067326624 placement=252906635 pin_access=1 halo=0
[01/07 15:27:18    204s] ### Time Record (DB Import) is uninstalled.
[01/07 15:27:18    204s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[01/07 15:27:18    204s] #RTESIG:78da8d934b6bc33010847beeaf58941c526862edca0ff95ae8a1873e0849ae46896563b0
[01/07 15:27:18    204s] #       a5d49203f9f715eda925b57d5d7dccac66d8c5f2f0bc05467c83b876287881f0b625ce25
[01/07 15:27:18    204s] #       a7355192451446b8de3fb1fbc5f2fd638722834ab54ec3ea686dfb0883d33d38ed7d63ea
[01/07 15:27:18    204s] #       871f862805e2b06a8cd7b5ee6f3369fe5ba7bc1ad535272875a586d6ffc10547f0fd30e6
[01/07 15:27:18    204s] #       9a0484797bb6adadaf0c56cef7e1f1262a254e7e02b910412f78062d6d86ee1f4acaa9c5
[01/07 15:27:18    204s] #       30a6e9cc304ed21990a419504ec022df9da3c6187b195ce175772e88a7b1282ae59b4e6d
[01/07 15:27:18    204s] #       c25cb5f6a4daa2711e1129ceb3e24577ee55449bbeae76cdf5f879184f11934c02fb5e67
[01/07 15:27:18    204s] #       34a2344e805dc484589a7160ce2b53aabe1cd7cb42d1c69a7157996693c5e494cc60a60b
[01/07 15:27:18    204s] #       ce671c05e6311f83eebe004cc8183a
[01/07 15:27:18    204s] #
[01/07 15:27:18    204s] #Skip comparing routing design signature in db-snapshot flow
[01/07 15:27:18    204s] ### Time Record (Data Preparation) is installed.
[01/07 15:27:18    204s] #RTESIG:78da8d93cd6ec32010847bee532092432a3531bbd880af957ae8a13f8ad25c2d1263cb92
[01/07 15:27:18    204s] #       0da9c191f2f645eda16a95dabe2e9f668659582cf78f5b42916d00d61e382b80bc6c9131
[01/07 15:27:18    204s] #       c5708d98c904e308d6ef0ff476b17c7ddb0197a4d2ad37647570aebd2783373df12684c6
[01/07 15:27:18    204s] #       d677df0ca220c8c8aab1c1d4a6bfce88fcb74e79b1ba6b8ea434951edaf007e70c48e887
[01/07 15:27:18    204s] #       31d72c2234b8936b5d7da164e5431f0fafa24ac1e42580711ef5a267d43276e8fea1949a
[01/07 15:27:18    204s] #       0a06294e7706692666400a674039129a84ee9434d6baf3e08b60ba53814ca4bca874683a
[01/07 15:27:18    204s] #       bd8973ddbaa36e8bc60700c03497c593e9fc334f367d5ded9acbe1633fde22645211fa15
[01/07 15:27:18    204s] #       67b4229166849ef98498908c501fb42d755f8eebc9b868ebecb8ab64e227dc98b1127272
[01/07 15:27:18    204s] #       8339663398e99790cff83d90a76c0cbaf904211924ec
[01/07 15:27:18    204s] #
[01/07 15:27:18    204s] ### Time Record (Data Preparation) is uninstalled.
[01/07 15:27:18    204s] ### Time Record (Global Routing) is installed.
[01/07 15:27:18    204s] ### Time Record (Global Routing) is uninstalled.
[01/07 15:27:18    204s] ### Time Record (Data Preparation) is installed.
[01/07 15:27:18    204s] #Start routing data preparation on Tue Jan  7 15:27:18 2025
[01/07 15:27:18    204s] #
[01/07 15:27:18    204s] #Minimum voltage of a net in the design = 0.000.
[01/07 15:27:18    204s] #Maximum voltage of a net in the design = 1.320.
[01/07 15:27:18    204s] #Voltage range [0.000 - 1.320] has 366 nets.
[01/07 15:27:18    204s] #Voltage range [0.000 - 0.000] has 1 net.
[01/07 15:27:18    204s] #Voltage range [1.080 - 1.320] has 1 net.
[01/07 15:27:18    204s] ### Time Record (Cell Pin Access) is installed.
[01/07 15:27:18    204s] #Initial pin access analysis.
[01/07 15:27:19    205s] #Detail pin access analysis.
[01/07 15:27:19    205s] ### Time Record (Cell Pin Access) is uninstalled.
[01/07 15:27:19    205s] # metal1       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[01/07 15:27:19    205s] # metal2       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 15:27:19    205s] # metal3       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 15:27:19    205s] # metal4       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 15:27:19    205s] # metal5       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 15:27:19    205s] # metal6       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 15:27:19    205s] # metal7       H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/07 15:27:19    205s] # metal8       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/07 15:27:19    205s] #Monitoring time of adding inner blkg by smac
[01/07 15:27:19    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1108.12 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #Regenerating Ggrids automatically.
[01/07 15:27:19    205s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.4000.
[01/07 15:27:19    205s] #Using automatically generated G-grids.
[01/07 15:27:19    205s] #Done routing data preparation.
[01/07 15:27:19    205s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1115.88 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Connectivity extraction summary:
[01/07 15:27:19    205s] #1 (4.76%) nets are without wires.
[01/07 15:27:19    205s] #20 nets are fixed|skipped|trivial (not extracted).
[01/07 15:27:19    205s] #Total number of nets = 21.
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #reading routing guides ......
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Finished routing data preparation on Tue Jan  7 15:27:19 2025
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Cpu time = 00:00:01
[01/07 15:27:19    205s] #Elapsed time = 00:00:01
[01/07 15:27:19    205s] #Increased memory = 13.43 (MB)
[01/07 15:27:19    205s] #Total memory = 1115.98 (MB)
[01/07 15:27:19    205s] #Peak memory = 1206.05 (MB)
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] ### Time Record (Data Preparation) is uninstalled.
[01/07 15:27:19    205s] ### Time Record (Global Routing) is installed.
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Start global routing on Tue Jan  7 15:27:19 2025
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Start global routing initialization on Tue Jan  7 15:27:19 2025
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Number of eco nets is 0
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Start global routing data preparation on Tue Jan  7 15:27:19 2025
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] ### build_merged_routing_blockage_rect_list starts on Tue Jan  7 15:27:19 2025 with memory = 1116.03 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] #Start routing resource analysis on Tue Jan  7 15:27:19 2025
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] ### init_is_bin_blocked starts on Tue Jan  7 15:27:19 2025 with memory = 1116.07 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Jan  7 15:27:19 2025 with memory = 1116.20 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### adjust_flow_cap starts on Tue Jan  7 15:27:19 2025 with memory = 1116.30 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### adjust_partial_route_blockage starts on Tue Jan  7 15:27:19 2025 with memory = 1116.30 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### set_via_blocked starts on Tue Jan  7 15:27:19 2025 with memory = 1116.30 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### copy_flow starts on Tue Jan  7 15:27:19 2025 with memory = 1116.30 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] #Routing resource analysis is done on Tue Jan  7 15:27:19 2025
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] ### report_flow_cap starts on Tue Jan  7 15:27:19 2025 with memory = 1116.31 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #  Resource Analysis:
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/07 15:27:19    205s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/07 15:27:19    205s] #  --------------------------------------------------------------
[01/07 15:27:19    205s] #  metal1         H         162           0         132    60.61%
[01/07 15:27:19    205s] #  metal2         V         174           0         132     2.27%
[01/07 15:27:19    205s] #  metal3         H         162           0         132     0.00%
[01/07 15:27:19    205s] #  metal4         V         174           0         132     0.00%
[01/07 15:27:19    205s] #  metal5         H         162           0         132     0.00%
[01/07 15:27:19    205s] #  metal6         V         174           0         132     0.00%
[01/07 15:27:19    205s] #  metal7         H          80           0         132    15.15%
[01/07 15:27:19    205s] #  metal8         V          86           0         132     0.00%
[01/07 15:27:19    205s] #  --------------------------------------------------------------
[01/07 15:27:19    205s] #  Total                   1174       0.00%        1056     9.75%
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #  1 nets (0.27%) with 1 preferred extra spacing.
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### analyze_m2_tracks starts on Tue Jan  7 15:27:19 2025 with memory = 1116.32 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### report_initial_resource starts on Tue Jan  7 15:27:19 2025 with memory = 1116.32 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### mark_pg_pins_accessibility starts on Tue Jan  7 15:27:19 2025 with memory = 1116.33 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### set_net_region starts on Tue Jan  7 15:27:19 2025 with memory = 1116.33 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Global routing data preparation is done on Tue Jan  7 15:27:19 2025
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.34 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] ### prepare_level starts on Tue Jan  7 15:27:19 2025 with memory = 1116.35 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #Routing guide is on.
[01/07 15:27:19    205s] ### init level 1 starts on Tue Jan  7 15:27:19 2025 with memory = 1116.36 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### Level 1 hgrid = 12 X 11
[01/07 15:27:19    205s] ### prepare_level_flow starts on Tue Jan  7 15:27:19 2025 with memory = 1116.40 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Global routing initialization is done on Tue Jan  7 15:27:19 2025
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.41 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #start global routing iteration 1...
[01/07 15:27:19    205s] ### init_flow_edge starts on Tue Jan  7 15:27:19 2025 with memory = 1116.46 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### routing at level 1 (topmost level) iter 0
[01/07 15:27:19    205s] ### measure_qor starts on Tue Jan  7 15:27:19 2025 with memory = 1119.83 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### measure_congestion starts on Tue Jan  7 15:27:19 2025 with memory = 1119.84 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1119.81 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #start global routing iteration 2...
[01/07 15:27:19    205s] ### routing at level 1 (topmost level) iter 1
[01/07 15:27:19    205s] ### measure_qor starts on Tue Jan  7 15:27:19 2025 with memory = 1119.88 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### measure_congestion starts on Tue Jan  7 15:27:19 2025 with memory = 1119.88 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1119.88 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] ### route_end starts on Tue Jan  7 15:27:19 2025 with memory = 1119.89 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Total number of trivial nets (e.g. < 2 pins) = 20 (skipped).
[01/07 15:27:19    205s] #Total number of selected nets for routing = 1.
[01/07 15:27:19    205s] #Total number of unselected nets (but routable) for routing = 347 (skipped).
[01/07 15:27:19    205s] #Total number of nets in the design = 368.
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #347 skipped nets do not have any wires.
[01/07 15:27:19    205s] #1 routable net has only global wires.
[01/07 15:27:19    205s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Routed net constraints summary:
[01/07 15:27:19    205s] #------------------------------------------------
[01/07 15:27:19    205s] #        Rules   Pref Extra Space   Unconstrained  
[01/07 15:27:19    205s] #------------------------------------------------
[01/07 15:27:19    205s] #      Default                  1               0  
[01/07 15:27:19    205s] #------------------------------------------------
[01/07 15:27:19    205s] #        Total                  1               0  
[01/07 15:27:19    205s] #------------------------------------------------
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Routing constraints summary of the whole design:
[01/07 15:27:19    205s] #------------------------------------------------
[01/07 15:27:19    205s] #        Rules   Pref Extra Space   Unconstrained  
[01/07 15:27:19    205s] #------------------------------------------------
[01/07 15:27:19    205s] #      Default                  1             347  
[01/07 15:27:19    205s] #------------------------------------------------
[01/07 15:27:19    205s] #        Total                  1             347  
[01/07 15:27:19    205s] #------------------------------------------------
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] ### cal_base_flow starts on Tue Jan  7 15:27:19 2025 with memory = 1119.89 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### init_flow_edge starts on Tue Jan  7 15:27:19 2025 with memory = 1119.89 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### cal_flow starts on Tue Jan  7 15:27:19 2025 with memory = 1119.96 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### report_overcon starts on Tue Jan  7 15:27:19 2025 with memory = 1119.97 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #                 OverCon          
[01/07 15:27:19    205s] #                  #Gcell    %Gcell
[01/07 15:27:19    205s] #     Layer           (1)   OverCon  Flow/Cap
[01/07 15:27:19    205s] #  ----------------------------------------------
[01/07 15:27:19    205s] #  metal1        0(0.00%)   (0.00%)     0.72  
[01/07 15:27:19    205s] #  metal2        0(0.00%)   (0.00%)     0.14  
[01/07 15:27:19    205s] #  metal3        0(0.00%)   (0.00%)     0.04  
[01/07 15:27:19    205s] #  metal4        0(0.00%)   (0.00%)     0.05  
[01/07 15:27:19    205s] #  metal5        0(0.00%)   (0.00%)     0.03  
[01/07 15:27:19    205s] #  metal6        0(0.00%)   (0.00%)     0.04  
[01/07 15:27:19    205s] #  metal7        0(0.00%)   (0.00%)     0.16  
[01/07 15:27:19    205s] #  metal8        0(0.00%)   (0.00%)     0.00  
[01/07 15:27:19    205s] #  ----------------------------------------------
[01/07 15:27:19    205s] #     Total      0(0.00%)   (0.00%)
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[01/07 15:27:19    205s] #  Overflow after GR: 0.00% H + 0.00% V
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### cal_base_flow starts on Tue Jan  7 15:27:19 2025 with memory = 1119.99 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### init_flow_edge starts on Tue Jan  7 15:27:19 2025 with memory = 1119.99 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### cal_flow starts on Tue Jan  7 15:27:19 2025 with memory = 1119.99 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### export_cong_map starts on Tue Jan  7 15:27:19 2025 with memory = 1119.99 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### PDZT_Export::export_cong_map starts on Tue Jan  7 15:27:19 2025 with memory = 1119.99 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### import_cong_map starts on Tue Jan  7 15:27:19 2025 with memory = 1119.99 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### update starts on Tue Jan  7 15:27:19 2025 with memory = 1119.99 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #Complete Global Routing.
[01/07 15:27:19    205s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 15:27:19    205s] #Total wire length = 132 um.
[01/07 15:27:19    205s] #Total half perimeter of net bounding box = 91 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal1 = 0 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal2 = 18 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal3 = 72 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal4 = 42 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal5 = 0 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal6 = 0 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal7 = 0 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal8 = 0 um.
[01/07 15:27:19    205s] #Total number of vias = 42
[01/07 15:27:19    205s] #Up-Via Summary (total 42):
[01/07 15:27:19    205s] #           
[01/07 15:27:19    205s] #-----------------------
[01/07 15:27:19    205s] # metal1             19
[01/07 15:27:19    205s] # metal2             14
[01/07 15:27:19    205s] # metal3              9
[01/07 15:27:19    205s] #-----------------------
[01/07 15:27:19    205s] #                    42 
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Total number of involved priority nets 1
[01/07 15:27:19    205s] #Maximum src to sink distance for priority net 91.3
[01/07 15:27:19    205s] #Average of max src_to_sink distance for priority net 91.3
[01/07 15:27:19    205s] #Average of ave src_to_sink distance for priority net 54.7
[01/07 15:27:19    205s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### report_overcon starts on Tue Jan  7 15:27:19 2025 with memory = 1120.44 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### report_overcon starts on Tue Jan  7 15:27:19 2025 with memory = 1120.44 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #Max overcon = 0 track.
[01/07 15:27:19    205s] #Total overcon = 0.00%.
[01/07 15:27:19    205s] #Worst layer Gcell overcon rate = 0.00%.
[01/07 15:27:19    205s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### global_route design signature (12): route=1844252895 net_attr=1950420527
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Global routing statistics:
[01/07 15:27:19    205s] #Cpu time = 00:00:00
[01/07 15:27:19    205s] #Elapsed time = 00:00:00
[01/07 15:27:19    205s] #Increased memory = 4.01 (MB)
[01/07 15:27:19    205s] #Total memory = 1120.00 (MB)
[01/07 15:27:19    205s] #Peak memory = 1206.05 (MB)
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Finished global routing on Tue Jan  7 15:27:19 2025
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] ### Time Record (Global Routing) is uninstalled.
[01/07 15:27:19    205s] ### Time Record (Data Preparation) is installed.
[01/07 15:27:19    205s] ### Time Record (Data Preparation) is uninstalled.
[01/07 15:27:19    205s] ### track-assign external-init starts on Tue Jan  7 15:27:19 2025 with memory = 1120.01 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### Time Record (Track Assignment) is installed.
[01/07 15:27:19    205s] #reading routing guides ......
[01/07 15:27:19    205s] ### Time Record (Track Assignment) is uninstalled.
[01/07 15:27:19    205s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1120.02 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### track-assign engine-init starts on Tue Jan  7 15:27:19 2025 with memory = 1120.03 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] ### Time Record (Track Assignment) is installed.
[01/07 15:27:19    205s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### track-assign core-engine starts on Tue Jan  7 15:27:19 2025 with memory = 1120.07 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #Start Track Assignment.
[01/07 15:27:19    205s] #Done with 6 horizontal wires in 1 hboxes and 11 vertical wires in 1 hboxes.
[01/07 15:27:19    205s] #Done with 6 horizontal wires in 1 hboxes and 11 vertical wires in 1 hboxes.
[01/07 15:27:19    205s] #Complete Track Assignment.
[01/07 15:27:19    205s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 15:27:19    205s] #Total wire length = 158 um.
[01/07 15:27:19    205s] #Total half perimeter of net bounding box = 91 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal1 = 16 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal2 = 20 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal3 = 76 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal4 = 47 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal5 = 0 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal6 = 0 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal7 = 0 um.
[01/07 15:27:19    205s] #Total wire length on LAYER metal8 = 0 um.
[01/07 15:27:19    205s] #Total number of vias = 42
[01/07 15:27:19    205s] #Up-Via Summary (total 42):
[01/07 15:27:19    205s] #           
[01/07 15:27:19    205s] #-----------------------
[01/07 15:27:19    205s] # metal1             19
[01/07 15:27:19    205s] # metal2             14
[01/07 15:27:19    205s] # metal3              9
[01/07 15:27:19    205s] #-----------------------
[01/07 15:27:19    205s] #                    42 
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] ### track_assign design signature (15): route=1887444607
[01/07 15:27:19    205s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 15:27:19    205s] ### Time Record (Track Assignment) is uninstalled.
[01/07 15:27:19    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1120.24 (MB), peak = 1206.05 (MB)
[01/07 15:27:19    205s] #
[01/07 15:27:19    205s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/07 15:27:19    205s] #Cpu time = 00:00:01
[01/07 15:27:19    205s] #Elapsed time = 00:00:01
[01/07 15:27:19    205s] #Increased memory = 17.76 (MB)
[01/07 15:27:19    205s] #Total memory = 1120.25 (MB)
[01/07 15:27:19    205s] #Peak memory = 1206.05 (MB)
[01/07 15:27:19    205s] ### Time Record (Detail Routing) is installed.
[01/07 15:27:19    205s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2400 (  2.4000 um) patch pitch = 6800 (  6.8000 um)
[01/07 15:27:20    206s] #
[01/07 15:27:20    206s] #Start Detail Routing..
[01/07 15:27:20    206s] #start initial detail routing ...
[01/07 15:27:20    206s] ### Design has 0 dirty nets
[01/07 15:27:21    206s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[01/07 15:27:21    206s] #   number of violations = 0
[01/07 15:27:21    206s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1125.80 (MB), peak = 1206.05 (MB)
[01/07 15:27:21    206s] #Complete Detail Routing.
[01/07 15:27:21    206s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 15:27:21    206s] #Total wire length = 162 um.
[01/07 15:27:21    206s] #Total half perimeter of net bounding box = 91 um.
[01/07 15:27:21    206s] #Total wire length on LAYER metal1 = 0 um.
[01/07 15:27:21    206s] #Total wire length on LAYER metal2 = 1 um.
[01/07 15:27:21    206s] #Total wire length on LAYER metal3 = 101 um.
[01/07 15:27:21    206s] #Total wire length on LAYER metal4 = 60 um.
[01/07 15:27:21    206s] #Total wire length on LAYER metal5 = 0 um.
[01/07 15:27:21    206s] #Total wire length on LAYER metal6 = 0 um.
[01/07 15:27:21    206s] #Total wire length on LAYER metal7 = 0 um.
[01/07 15:27:21    206s] #Total wire length on LAYER metal8 = 0 um.
[01/07 15:27:21    206s] #Total number of vias = 53
[01/07 15:27:21    206s] #Up-Via Summary (total 53):
[01/07 15:27:21    206s] #           
[01/07 15:27:21    206s] #-----------------------
[01/07 15:27:21    206s] # metal1             19
[01/07 15:27:21    206s] # metal2             19
[01/07 15:27:21    206s] # metal3             15
[01/07 15:27:21    206s] #-----------------------
[01/07 15:27:21    206s] #                    53 
[01/07 15:27:21    206s] #
[01/07 15:27:21    206s] #Total number of DRC violations = 0
[01/07 15:27:21    206s] ### Time Record (Detail Routing) is uninstalled.
[01/07 15:27:21    206s] #Cpu time = 00:00:01
[01/07 15:27:21    206s] #Elapsed time = 00:00:01
[01/07 15:27:21    206s] #Increased memory = 3.82 (MB)
[01/07 15:27:21    206s] #Total memory = 1124.07 (MB)
[01/07 15:27:21    206s] #Peak memory = 1206.05 (MB)
[01/07 15:27:21    206s] #detailRoute Statistics:
[01/07 15:27:21    206s] #Cpu time = 00:00:01
[01/07 15:27:21    206s] #Elapsed time = 00:00:01
[01/07 15:27:21    206s] #Increased memory = 3.83 (MB)
[01/07 15:27:21    206s] #Total memory = 1124.08 (MB)
[01/07 15:27:21    206s] #Peak memory = 1206.05 (MB)
[01/07 15:27:21    206s] #Skip updating routing design signature in db-snapshot flow
[01/07 15:27:21    206s] ### global_detail_route design signature (21): route=84012583 flt_obj=0 vio=1905142130 shield_wire=1
[01/07 15:27:21    206s] ### Time Record (DB Export) is installed.
[01/07 15:27:21    206s] ### export design design signature (22): route=84012583 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1831683649 dirty_area=0 del_dirty_area=0 cell=1067326624 placement=252906635 pin_access=1876170146 halo=887397319
[01/07 15:27:21    206s] ### Time Record (DB Export) is uninstalled.
[01/07 15:27:21    206s] ### Time Record (Post Callback) is installed.
[01/07 15:27:21    206s] ### Time Record (Post Callback) is uninstalled.
[01/07 15:27:21    206s] #
[01/07 15:27:21    206s] #globalDetailRoute statistics:
[01/07 15:27:21    206s] #Cpu time = 00:00:03
[01/07 15:27:21    206s] #Elapsed time = 00:00:03
[01/07 15:27:21    206s] #Increased memory = 30.04 (MB)
[01/07 15:27:21    206s] #Total memory = 1131.69 (MB)
[01/07 15:27:21    206s] #Peak memory = 1206.05 (MB)
[01/07 15:27:21    206s] #Number of warnings = 1
[01/07 15:27:21    206s] #Total number of warnings = 3
[01/07 15:27:21    206s] #Number of fails = 0
[01/07 15:27:21    206s] #Total number of fails = 0
[01/07 15:27:21    206s] #Complete globalDetailRoute on Tue Jan  7 15:27:21 2025
[01/07 15:27:21    206s] #
[01/07 15:27:21    206s] ### import design signature (23): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1876170146 halo=0
[01/07 15:27:21    206s] ### Time Record (globalDetailRoute) is uninstalled.
[01/07 15:27:21    206s] ### 
[01/07 15:27:21    206s] ###   Scalability Statistics
[01/07 15:27:21    206s] ### 
[01/07 15:27:21    206s] ### --------------------------------+----------------+----------------+----------------+
[01/07 15:27:21    206s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/07 15:27:21    206s] ### --------------------------------+----------------+----------------+----------------+
[01/07 15:27:21    206s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/07 15:27:21    206s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/07 15:27:21    206s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/07 15:27:21    206s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/07 15:27:21    206s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/07 15:27:21    206s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[01/07 15:27:21    206s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/07 15:27:21    206s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/07 15:27:21    206s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/07 15:27:21    206s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[01/07 15:27:21    206s] ###   Entire Command                |        00:00:03|        00:00:03|             1.0|
[01/07 15:27:21    206s] ### --------------------------------+----------------+----------------+----------------+
[01/07 15:27:21    206s] ### 
[01/07 15:27:21    206s] % End globalDetailRoute (date=01/07 15:27:21, total cpu=0:00:02.7, real=0:00:03.0, peak res=1130.9M, current mem=1130.9M)
[01/07 15:27:21    206s]         NanoRoute done. (took cpu=0:00:02.8 real=0:00:02.8)
[01/07 15:27:21    206s]       Clock detailed routing done.
[01/07 15:27:21    206s] Checking guided vs. routed lengths for 1 nets...
[01/07 15:27:21    206s] 
[01/07 15:27:21    206s]       
[01/07 15:27:21    206s]       Guided max path lengths
[01/07 15:27:21    206s]       =======================
[01/07 15:27:21    206s]       
[01/07 15:27:21    206s]       ---------------------------------------
[01/07 15:27:21    206s]       From (um)    To (um)    Number of paths
[01/07 15:27:21    206s]       ---------------------------------------
[01/07 15:27:21    206s]        80.000      90.000            1
[01/07 15:27:21    206s]       ---------------------------------------
[01/07 15:27:21    206s]       
[01/07 15:27:21    206s]       Deviation of routing from guided max path lengths
[01/07 15:27:21    206s]       =================================================
[01/07 15:27:21    206s]       
[01/07 15:27:21    206s]       -------------------------------------
[01/07 15:27:21    206s]       From (%)    To (%)    Number of paths
[01/07 15:27:21    206s]       -------------------------------------
[01/07 15:27:21    206s]        0.000      1.000            1
[01/07 15:27:21    206s]       -------------------------------------
[01/07 15:27:21    206s]       
[01/07 15:27:21    206s] 
[01/07 15:27:21    206s]     Top 1 notable deviations of routed length from guided length
[01/07 15:27:21    206s]     =============================================================
[01/07 15:27:21    206s] 
[01/07 15:27:21    206s]     Net clk (20 terminals)
[01/07 15:27:21    206s]     Guided length:  max path =    89.800um, total =   166.200um
[01/07 15:27:21    206s]     Routed length:  max path =    89.940um, total =   172.120um
[01/07 15:27:21    206s]     Deviation:      max path =     0.156%,  total =     3.562%
[01/07 15:27:21    206s] 
[01/07 15:27:21    206s] Set FIXED routing status on 1 net(s)
[01/07 15:27:21    206s]       Route Remaining Unrouted Nets...
[01/07 15:27:21    206s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[01/07 15:27:21    206s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:21    206s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1355.3M
[01/07 15:27:21    206s] All LLGs are deleted
[01/07 15:27:21    206s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1355.3M
[01/07 15:27:21    206s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1355.3M
[01/07 15:27:21    206s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1355.3M
[01/07 15:27:21    206s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:21    206s] ### Creating LA Mngr. totSessionCpu=0:03:27 mem=1355.3M
[01/07 15:27:21    206s] LayerId::1 widthSet size::4
[01/07 15:27:21    206s] LayerId::2 widthSet size::4
[01/07 15:27:21    206s] LayerId::3 widthSet size::4
[01/07 15:27:21    206s] LayerId::4 widthSet size::4
[01/07 15:27:21    206s] LayerId::5 widthSet size::4
[01/07 15:27:21    206s] LayerId::6 widthSet size::4
[01/07 15:27:21    206s] LayerId::7 widthSet size::4
[01/07 15:27:21    206s] LayerId::8 widthSet size::5
[01/07 15:27:21    206s] Updating RC grid for preRoute extraction ...
[01/07 15:27:21    206s] Initializing multi-corner capacitance tables ... 
[01/07 15:27:21    206s] Initializing multi-corner resistance tables ...
[01/07 15:27:21    206s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:21    206s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 15:27:21    206s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835700 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 82 ; 
[01/07 15:27:21    206s] ### Creating LA Mngr, finished. totSessionCpu=0:03:27 mem=1355.3M
[01/07 15:27:21    206s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Import and model ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Create place DB ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Import place data ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Read instances and placement ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Read nets ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Create route DB ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       == Non-default Options ==
[01/07 15:27:21    206s] (I)       Maximum routing layer                              : 8
[01/07 15:27:21    206s] (I)       Number of threads                                  : 1
[01/07 15:27:21    206s] (I)       Method to set GCell size                           : row
[01/07 15:27:21    206s] (I)       Counted 251 PG shapes. We will not process PG shapes layer by layer.
[01/07 15:27:21    206s] (I)       Started Import route data ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Use row-based GCell size
[01/07 15:27:21    206s] (I)       Use row-based GCell align
[01/07 15:27:21    206s] (I)       GCell unit size   : 3200
[01/07 15:27:21    206s] (I)       GCell multiplier  : 1
[01/07 15:27:21    206s] (I)       GCell row height  : 3200
[01/07 15:27:21    206s] (I)       Actual row height : 3200
[01/07 15:27:21    206s] (I)       GCell align ref   : 3600 3600
[01/07 15:27:21    206s] [NR-eGR] Track table information for default rule: 
[01/07 15:27:21    206s] [NR-eGR] metal1 has no routable track
[01/07 15:27:21    206s] [NR-eGR] metal2 has single uniform track structure
[01/07 15:27:21    206s] [NR-eGR] metal3 has single uniform track structure
[01/07 15:27:21    206s] [NR-eGR] metal4 has single uniform track structure
[01/07 15:27:21    206s] [NR-eGR] metal5 has single uniform track structure
[01/07 15:27:21    206s] [NR-eGR] metal6 has single uniform track structure
[01/07 15:27:21    206s] [NR-eGR] metal7 has single uniform track structure
[01/07 15:27:21    206s] [NR-eGR] metal8 has single uniform track structure
[01/07 15:27:21    206s] (I)       ===========================================================================
[01/07 15:27:21    206s] (I)       == Report All Rule Vias ==
[01/07 15:27:21    206s] (I)       ===========================================================================
[01/07 15:27:21    206s] (I)        Via Rule : (Default)
[01/07 15:27:21    206s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 15:27:21    206s] (I)       ---------------------------------------------------------------------------
[01/07 15:27:21    206s] (I)        1    4 : VIA12_VV                   41 : VIA12_DC_TOP             
[01/07 15:27:21    206s] (I)        2    7 : VIA23_VH                   43 : VIA23_DC_RIGHT           
[01/07 15:27:21    206s] (I)        3   11 : VIA34_VH                   47 : VIA34_DC_RIGHT           
[01/07 15:27:21    206s] (I)        4   15 : VIA45_VH                   51 : VIA45_DC_RIGHT           
[01/07 15:27:21    206s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 15:27:21    206s] (I)        6   21 : VIA67_Def                  61 : VIA67_DC_TOP             
[01/07 15:27:21    206s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 15:27:21    206s] (I)       ===========================================================================
[01/07 15:27:21    206s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Read routing blockages ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Read instance blockages ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Read PG blockages ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] [NR-eGR] Read 305 PG shapes
[01/07 15:27:21    206s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Read boundary cut boxes ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] [NR-eGR] #Routing Blockages  : 0
[01/07 15:27:21    206s] [NR-eGR] #Instance Blockages : 0
[01/07 15:27:21    206s] [NR-eGR] #PG Blockages       : 305
[01/07 15:27:21    206s] [NR-eGR] #Halo Blockages     : 0
[01/07 15:27:21    206s] [NR-eGR] #Boundary Blockages : 0
[01/07 15:27:21    206s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Read blackboxes ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 15:27:21    206s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Read prerouted ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 49
[01/07 15:27:21    206s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Read unlegalized nets ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Read nets ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] [NR-eGR] Read numTotalNets=346  numIgnoredNets=1
[01/07 15:27:21    206s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Set up via pillars ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       early_global_route_priority property id does not exist.
[01/07 15:27:21    206s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Model blockages into capacity
[01/07 15:27:21    206s] (I)       Read Num Blocks=305  Num Prerouted Wires=49  Num CS=0
[01/07 15:27:21    206s] (I)       Started Initialize 3D capacity ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Layer 1 (V) : #blockages 96 : #preroutes 20
[01/07 15:27:21    206s] (I)       Layer 2 (H) : #blockages 46 : #preroutes 27
[01/07 15:27:21    206s] (I)       Layer 3 (V) : #blockages 46 : #preroutes 2
[01/07 15:27:21    206s] (I)       Layer 4 (H) : #blockages 46 : #preroutes 0
[01/07 15:27:21    206s] (I)       Layer 5 (V) : #blockages 46 : #preroutes 0
[01/07 15:27:21    206s] (I)       Layer 6 (H) : #blockages 25 : #preroutes 0
[01/07 15:27:21    206s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 15:27:21    206s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       -- layer congestion ratio --
[01/07 15:27:21    206s] (I)       Layer 1 : 0.100000
[01/07 15:27:21    206s] (I)       Layer 2 : 0.700000
[01/07 15:27:21    206s] (I)       Layer 3 : 0.700000
[01/07 15:27:21    206s] (I)       Layer 4 : 0.700000
[01/07 15:27:21    206s] (I)       Layer 5 : 0.700000
[01/07 15:27:21    206s] (I)       Layer 6 : 0.700000
[01/07 15:27:21    206s] (I)       Layer 7 : 0.700000
[01/07 15:27:21    206s] (I)       Layer 8 : 0.700000
[01/07 15:27:21    206s] (I)       ----------------------------
[01/07 15:27:21    206s] (I)       Number of ignored nets                =      1
[01/07 15:27:21    206s] (I)       Number of connected nets              =      0
[01/07 15:27:21    206s] (I)       Number of fixed nets                  =      1.  Ignored: Yes
[01/07 15:27:21    206s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 15:27:21    206s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 15:27:21    206s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 15:27:21    206s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 15:27:21    206s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 15:27:21    206s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 15:27:21    206s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 15:27:21    206s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 15:27:21    206s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Read aux data ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Others data preparation ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Create route kernel ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Ndr track 0 does not exist
[01/07 15:27:21    206s] (I)       Ndr track 0 does not exist
[01/07 15:27:21    206s] (I)       ---------------------Grid Graph Info--------------------
[01/07 15:27:21    206s] (I)       Routing area        : (0, 0) - (69600, 64800)
[01/07 15:27:21    206s] (I)       Core area           : (3600, 3600) - (66000, 61200)
[01/07 15:27:21    206s] (I)       Site width          :   400  (dbu)
[01/07 15:27:21    206s] (I)       Row height          :  3200  (dbu)
[01/07 15:27:21    206s] (I)       GCell row height    :  3200  (dbu)
[01/07 15:27:21    206s] (I)       GCell width         :  3200  (dbu)
[01/07 15:27:21    206s] (I)       GCell height        :  3200  (dbu)
[01/07 15:27:21    206s] (I)       Grid                :    22    21     8
[01/07 15:27:21    206s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 15:27:21    206s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 15:27:21    206s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 15:27:21    206s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 15:27:21    206s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 15:27:21    206s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 15:27:21    206s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 15:27:21    206s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 15:27:21    206s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 15:27:21    206s] (I)       Total num of tracks :     0   174   162   174   162   174    80    86
[01/07 15:27:21    206s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 15:27:21    206s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 15:27:21    206s] (I)       --------------------------------------------------------
[01/07 15:27:21    206s] 
[01/07 15:27:21    206s] [NR-eGR] ============ Routing rule table ============
[01/07 15:27:21    206s] [NR-eGR] Rule id: 0  Nets: 345 
[01/07 15:27:21    206s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 15:27:21    206s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 15:27:21    206s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:21    206s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:21    206s] [NR-eGR] Rule id: 1  Nets: 0 
[01/07 15:27:21    206s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[01/07 15:27:21    206s] (I)       Pitch:  L1=640  L2=800  L3=800  L4=800  L5=800  L6=800  L7=1600  L8=1600
[01/07 15:27:21    206s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[01/07 15:27:21    206s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:21    206s] [NR-eGR] ========================================
[01/07 15:27:21    206s] [NR-eGR] 
[01/07 15:27:21    206s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 15:27:21    206s] (I)       blocked tracks on layer2 : = 340 / 3654 (9.30%)
[01/07 15:27:21    206s] (I)       blocked tracks on layer3 : = 48 / 3564 (1.35%)
[01/07 15:27:21    206s] (I)       blocked tracks on layer4 : = 140 / 3654 (3.83%)
[01/07 15:27:21    206s] (I)       blocked tracks on layer5 : = 48 / 3564 (1.35%)
[01/07 15:27:21    206s] (I)       blocked tracks on layer6 : = 140 / 3654 (3.83%)
[01/07 15:27:21    206s] (I)       blocked tracks on layer7 : = 160 / 1760 (9.09%)
[01/07 15:27:21    206s] (I)       blocked tracks on layer8 : = 0 / 1806 (0.00%)
[01/07 15:27:21    206s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Reset routing kernel
[01/07 15:27:21    206s] (I)       Started Global Routing ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Initialization ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       totalPins=1065  totalGlobalPin=1003 (94.18%)
[01/07 15:27:21    206s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Net group 1 ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Generate topology ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       total 2D Cap : 21050 = (8674 H, 12376 V)
[01/07 15:27:21    206s] [NR-eGR] Layer group 1: route 345 net(s) in layer range [2, 8]
[01/07 15:27:21    206s] (I)       
[01/07 15:27:21    206s] (I)       ============  Phase 1a Route ============
[01/07 15:27:21    206s] (I)       Started Phase 1a ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Pattern routing ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/07 15:27:21    206s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Usage: 1867 = (757 H, 1110 V) = (8.73% H, 8.97% V) = (2.422e+03um H, 3.552e+03um V)
[01/07 15:27:21    206s] (I)       Started Add via demand to 2D ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       
[01/07 15:27:21    206s] (I)       ============  Phase 1b Route ============
[01/07 15:27:21    206s] (I)       Started Phase 1b ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Monotonic routing ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Usage: 1867 = (757 H, 1110 V) = (8.73% H, 8.97% V) = (2.422e+03um H, 3.552e+03um V)
[01/07 15:27:21    206s] (I)       Overflow of layer group 1: 0.64% H + 0.00% V. EstWL: 5.974400e+03um
[01/07 15:27:21    206s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       
[01/07 15:27:21    206s] (I)       ============  Phase 1c Route ============
[01/07 15:27:21    206s] (I)       Started Phase 1c ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Two level routing ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Level2 Grid: 5 x 5
[01/07 15:27:21    206s] (I)       Started Two Level Routing ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Usage: 1867 = (757 H, 1110 V) = (8.73% H, 8.97% V) = (2.422e+03um H, 3.552e+03um V)
[01/07 15:27:21    206s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       
[01/07 15:27:21    206s] (I)       ============  Phase 1d Route ============
[01/07 15:27:21    206s] (I)       Started Phase 1d ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Detoured routing ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Usage: 1867 = (757 H, 1110 V) = (8.73% H, 8.97% V) = (2.422e+03um H, 3.552e+03um V)
[01/07 15:27:21    206s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       
[01/07 15:27:21    206s] (I)       ============  Phase 1e Route ============
[01/07 15:27:21    206s] (I)       Started Phase 1e ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Route legalization ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Usage: 1867 = (757 H, 1110 V) = (8.73% H, 8.97% V) = (2.422e+03um H, 3.552e+03um V)
[01/07 15:27:21    206s] [NR-eGR] Early Global Route overflow of layer group 1: 0.64% H + 0.00% V. EstWL: 5.974400e+03um
[01/07 15:27:21    206s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       
[01/07 15:27:21    206s] (I)       ============  Phase 1l Route ============
[01/07 15:27:21    206s] (I)       Started Phase 1l ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Layer assignment (1T) ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Clean cong LA ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[01/07 15:27:21    206s] (I)       Layer  2:       3220      1080         1           0        3520    ( 0.00%) 
[01/07 15:27:21    206s] (I)       Layer  3:       3360       861        10           0        3528    ( 0.00%) 
[01/07 15:27:21    206s] (I)       Layer  4:       3418       505         0           0        3520    ( 0.00%) 
[01/07 15:27:21    206s] (I)       Layer  5:       3360        79         4           0        3528    ( 0.00%) 
[01/07 15:27:21    206s] (I)       Layer  6:       3418        49         0           0        3520    ( 0.00%) 
[01/07 15:27:21    206s] (I)       Layer  7:       1570         0         0         164        1600    ( 9.30%) 
[01/07 15:27:21    206s] (I)       Layer  8:       1720         0         0           0        1760    ( 0.00%) 
[01/07 15:27:21    206s] (I)       Total:         20066      2574        15         164       20976    ( 0.78%) 
[01/07 15:27:21    206s] (I)       
[01/07 15:27:21    206s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 15:27:21    206s] [NR-eGR]                        OverCon           OverCon            
[01/07 15:27:21    206s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/07 15:27:21    206s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[01/07 15:27:21    206s] [NR-eGR] ---------------------------------------------------------------
[01/07 15:27:21    206s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:21    206s] [NR-eGR]  metal2  (2)         1( 0.23%)         0( 0.00%)   ( 0.23%) 
[01/07 15:27:21    206s] [NR-eGR]  metal3  (3)         2( 0.45%)         2( 0.45%)   ( 0.90%) 
[01/07 15:27:21    206s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:21    206s] [NR-eGR]  metal5  (5)         2( 0.45%)         0( 0.00%)   ( 0.45%) 
[01/07 15:27:21    206s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:21    206s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:21    206s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:21    206s] [NR-eGR] ---------------------------------------------------------------
[01/07 15:27:21    206s] [NR-eGR] Total                5( 0.16%)         2( 0.07%)   ( 0.23%) 
[01/07 15:27:21    206s] [NR-eGR] 
[01/07 15:27:21    206s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Export 3D cong map ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       total 2D Cap : 21050 = (8674 H, 12376 V)
[01/07 15:27:21    206s] (I)       Started Export 2D cong map ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.43% H + 0.00% V
[01/07 15:27:21    206s] [NR-eGR] Overflow after Early Global Route 1.06% H + 0.00% V
[01/07 15:27:21    206s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Free existing wires ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       ============= Track Assignment ============
[01/07 15:27:21    206s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Track Assignment (1T) ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 15:27:21    206s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Run Multi-thread track assignment
[01/07 15:27:21    206s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Export ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] [NR-eGR] Started Export DB wires ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] [NR-eGR] Started Export all nets ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] [NR-eGR] Started Set wire vias ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:21    206s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 1004
[01/07 15:27:21    206s] [NR-eGR] metal2  (2V) length: 2.252330e+03um, number of vias: 1366
[01/07 15:27:21    206s] [NR-eGR] metal3  (3H) length: 2.375740e+03um, number of vias: 172
[01/07 15:27:21    206s] [NR-eGR] metal4  (4V) length: 1.482200e+03um, number of vias: 41
[01/07 15:27:21    206s] [NR-eGR] metal5  (5H) length: 2.534000e+02um, number of vias: 6
[01/07 15:27:21    206s] [NR-eGR] metal6  (6V) length: 1.558000e+02um, number of vias: 0
[01/07 15:27:21    206s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:21    206s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:21    206s] [NR-eGR] Total length: 6.519470e+03um, number of vias: 2589
[01/07 15:27:21    206s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:21    206s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[01/07 15:27:21    206s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:21    206s] (I)       Started Update net boxes ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Update timing ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Started Postprocess design ( Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1355.32 MB )
[01/07 15:27:21    206s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/07 15:27:21    206s]     Routing using NR in eGR->NR Step done.
[01/07 15:27:21    206s] Net route status summary:
[01/07 15:27:21    206s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:21    206s]   Non-clock:   367 (unrouted=22, trialRouted=345, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=22, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:21    206s] 
[01/07 15:27:21    206s] CCOPT: Done with clock implementation routing.
[01/07 15:27:21    206s] 
[01/07 15:27:21    206s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.1 real=0:00:03.2)
[01/07 15:27:21    206s]   Clock implementation routing done.
[01/07 15:27:21    206s]   Leaving CCOpt scope - extractRC...
[01/07 15:27:21    206s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/07 15:27:21    206s] Extraction called for design 'BATCHARGER_controller' of instances=271 and nets=368 using extraction engine 'preRoute' .
[01/07 15:27:21    206s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/07 15:27:21    206s] Type 'man IMPEXT-3530' for more detail.
[01/07 15:27:21    206s] PreRoute RC Extraction called for design BATCHARGER_controller.
[01/07 15:27:21    206s] RC Extraction called in multi-corner(2) mode.
[01/07 15:27:21    206s] RCMode: PreRoute
[01/07 15:27:21    206s]       RC Corner Indexes            0       1   
[01/07 15:27:21    206s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 15:27:21    206s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 15:27:21    206s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 15:27:21    206s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 15:27:21    206s] Shrink Factor                : 1.00000
[01/07 15:27:21    206s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 15:27:21    206s] Using capacitance table file ...
[01/07 15:27:21    206s] LayerId::1 widthSet size::4
[01/07 15:27:21    206s] LayerId::2 widthSet size::4
[01/07 15:27:21    206s] LayerId::3 widthSet size::4
[01/07 15:27:21    206s] LayerId::4 widthSet size::4
[01/07 15:27:21    206s] LayerId::5 widthSet size::4
[01/07 15:27:21    206s] LayerId::6 widthSet size::4
[01/07 15:27:21    206s] LayerId::7 widthSet size::4
[01/07 15:27:21    206s] LayerId::8 widthSet size::5
[01/07 15:27:21    206s] Updating RC grid for preRoute extraction ...
[01/07 15:27:21    206s] Initializing multi-corner capacitance tables ... 
[01/07 15:27:21    206s] Initializing multi-corner resistance tables ...
[01/07 15:27:21    207s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:21    207s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 15:27:21    207s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.288050 ; aWlH: 0.000000 ; Pmax: 0.835400 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 82 ; 
[01/07 15:27:21    207s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1355.316M)
[01/07 15:27:21    207s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/07 15:27:21    207s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:21    207s]   Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 15:27:21    207s] End AAE Lib Interpolated Model. (MEM=1355.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:21    207s]   Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:21    207s]   Clock DAG stats after routing clock trees:
[01/07 15:27:21    207s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:21    207s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:21    207s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:21    207s]     sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:21    207s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.030pF, total=0.030pF
[01/07 15:27:21    207s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=161.540um, total=161.540um
[01/07 15:27:21    207s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:21    207s]   Clock DAG net violations after routing clock trees: none
[01/07 15:27:21    207s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[01/07 15:27:21    207s]     Leaf : target=0.290ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:21    207s]   Primary reporting skew groups after routing clock trees:
[01/07 15:27:21    207s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:21    207s]         min path sink: tpreset_reg[0]/CK
[01/07 15:27:21    207s]         max path sink: tpreset_reg[9]/CK
[01/07 15:27:21    207s]   Skew group summary after routing clock trees:
[01/07 15:27:21    207s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:21    207s]   CCOpt::Phase::Routing done. (took cpu=0:00:03.3 real=0:00:03.3)
[01/07 15:27:21    207s]   CCOpt::Phase::PostConditioning...
[01/07 15:27:21    207s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[01/07 15:27:21    207s] OPERPROF: Starting DPlace-Init at level 1, MEM:1403.0M
[01/07 15:27:21    207s] z: 2, totalTracks: 1
[01/07 15:27:21    207s] z: 4, totalTracks: 1
[01/07 15:27:21    207s] z: 6, totalTracks: 1
[01/07 15:27:21    207s] z: 8, totalTracks: 1
[01/07 15:27:21    207s] #spOpts: mergeVia=F 
[01/07 15:27:21    207s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1403.0M
[01/07 15:27:21    207s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1403.0M
[01/07 15:27:21    207s] Core basic site is core
[01/07 15:27:21    207s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1403.0M
[01/07 15:27:21    207s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.008, MEM:1403.0M
[01/07 15:27:21    207s] Fast DP-INIT is on for default
[01/07 15:27:21    207s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 15:27:21    207s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:1403.0M
[01/07 15:27:21    207s] OPERPROF:     Starting CMU at level 3, MEM:1403.0M
[01/07 15:27:21    207s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1403.0M
[01/07 15:27:21    207s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1403.0M
[01/07 15:27:21    207s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1403.0MB).
[01/07 15:27:21    207s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1403.0M
[01/07 15:27:21    207s]   Removing CTS place status from clock tree and sinks.
[01/07 15:27:21    207s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[01/07 15:27:21    207s]   Switching to inst based legalization.
[01/07 15:27:21    207s]   PostConditioning...
[01/07 15:27:21    207s]     PostConditioning active optimizations:
[01/07 15:27:21    207s]      - DRV fixing with cell sizing and buffering
[01/07 15:27:21    207s]      - Skew fixing with cell sizing
[01/07 15:27:21    207s]     
[01/07 15:27:21    207s]     Currently running CTS, using active skew data
[01/07 15:27:21    207s]     Reset bufferability constraints...
[01/07 15:27:21    207s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[01/07 15:27:21    207s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:21    207s]     PostConditioning Upsizing To Fix DRVs...
[01/07 15:27:21    207s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[01/07 15:27:21    207s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       PRO Statistics: Fix DRVs (initial upsizing):
[01/07 15:27:21    207s]       ============================================
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       Cell changes by Net Type:
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       -------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/07 15:27:21    207s]       -------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]       top                0            0           0            0                    0                0
[01/07 15:27:21    207s]       trunk              0            0           0            0                    0                0
[01/07 15:27:21    207s]       leaf               0            0           0            0                    0                0
[01/07 15:27:21    207s]       -------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]       Total              0            0           0            0                    0                0
[01/07 15:27:21    207s]       -------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[01/07 15:27:21    207s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[01/07 15:27:21    207s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:21    207s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:21    207s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:21    207s]         sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:21    207s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.030pF, total=0.030pF
[01/07 15:27:21    207s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=161.540um, total=161.540um
[01/07 15:27:21    207s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:21    207s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[01/07 15:27:21    207s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[01/07 15:27:21    207s]         Leaf : target=0.290ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:21    207s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[01/07 15:27:21    207s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:21    207s]             min path sink: tpreset_reg[0]/CK
[01/07 15:27:21    207s]             max path sink: tpreset_reg[9]/CK
[01/07 15:27:21    207s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[01/07 15:27:21    207s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:21    207s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:21    207s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:21    207s]     Recomputing CTS skew targets...
[01/07 15:27:21    207s]     Resolving skew group constraints...
[01/07 15:27:21    207s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/07 15:27:21    207s]     Resolving skew group constraints done.
[01/07 15:27:21    207s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:21    207s]     PostConditioning Fixing DRVs...
[01/07 15:27:21    207s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/07 15:27:21    207s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       PRO Statistics: Fix DRVs (cell sizing):
[01/07 15:27:21    207s]       =======================================
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       Cell changes by Net Type:
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       -------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/07 15:27:21    207s]       -------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]       top                0            0           0            0                    0                0
[01/07 15:27:21    207s]       trunk              0            0           0            0                    0                0
[01/07 15:27:21    207s]       leaf               0            0           0            0                    0                0
[01/07 15:27:21    207s]       -------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]       Total              0            0           0            0                    0                0
[01/07 15:27:21    207s]       -------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[01/07 15:27:21    207s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[01/07 15:27:21    207s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:21    207s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:21    207s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:21    207s]         sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:21    207s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.030pF, total=0.030pF
[01/07 15:27:21    207s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=161.540um, total=161.540um
[01/07 15:27:21    207s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:21    207s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[01/07 15:27:21    207s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[01/07 15:27:21    207s]         Leaf : target=0.290ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:21    207s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[01/07 15:27:21    207s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:21    207s]             min path sink: tpreset_reg[0]/CK
[01/07 15:27:21    207s]             max path sink: tpreset_reg[9]/CK
[01/07 15:27:21    207s]       Skew group summary after 'PostConditioning Fixing DRVs':
[01/07 15:27:21    207s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:21    207s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:21    207s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:21    207s]     Buffering to fix DRVs...
[01/07 15:27:21    207s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[01/07 15:27:21    207s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/07 15:27:21    207s]     Inserted 0 buffers and inverters.
[01/07 15:27:21    207s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[01/07 15:27:21    207s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[01/07 15:27:21    207s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[01/07 15:27:21    207s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:21    207s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:21    207s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:21    207s]       sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:21    207s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.030pF, total=0.030pF
[01/07 15:27:21    207s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=161.540um, total=161.540um
[01/07 15:27:21    207s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:21    207s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[01/07 15:27:21    207s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[01/07 15:27:21    207s]       Leaf : target=0.290ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:21    207s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[01/07 15:27:21    207s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:21    207s]           min path sink: tpreset_reg[0]/CK
[01/07 15:27:21    207s]           max path sink: tpreset_reg[9]/CK
[01/07 15:27:21    207s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[01/07 15:27:21    207s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:21    207s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:21    207s]     
[01/07 15:27:21    207s]     Slew Diagnostics: After DRV fixing
[01/07 15:27:21    207s]     ==================================
[01/07 15:27:21    207s]     
[01/07 15:27:21    207s]     Global Causes:
[01/07 15:27:21    207s]     
[01/07 15:27:21    207s]     -----
[01/07 15:27:21    207s]     Cause
[01/07 15:27:21    207s]     -----
[01/07 15:27:21    207s]       (empty table)
[01/07 15:27:21    207s]     -----
[01/07 15:27:21    207s]     
[01/07 15:27:21    207s]     Top 5 overslews:
[01/07 15:27:21    207s]     
[01/07 15:27:21    207s]     ---------------------------------
[01/07 15:27:21    207s]     Overslew    Causes    Driving Pin
[01/07 15:27:21    207s]     ---------------------------------
[01/07 15:27:21    207s]       (empty table)
[01/07 15:27:21    207s]     ---------------------------------
[01/07 15:27:21    207s]     
[01/07 15:27:21    207s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/07 15:27:21    207s]     
[01/07 15:27:21    207s]     -------------------
[01/07 15:27:21    207s]     Cause    Occurences
[01/07 15:27:21    207s]     -------------------
[01/07 15:27:21    207s]       (empty table)
[01/07 15:27:21    207s]     -------------------
[01/07 15:27:21    207s]     
[01/07 15:27:21    207s]     Violation diagnostics counts from the 0 nodes that have violations:
[01/07 15:27:21    207s]     
[01/07 15:27:21    207s]     -------------------
[01/07 15:27:21    207s]     Cause    Occurences
[01/07 15:27:21    207s]     -------------------
[01/07 15:27:21    207s]       (empty table)
[01/07 15:27:21    207s]     -------------------
[01/07 15:27:21    207s]     
[01/07 15:27:21    207s]     PostConditioning Fixing Skew by cell sizing...
[01/07 15:27:21    207s]       Path optimization required 0 stage delay updates 
[01/07 15:27:21    207s]       Resized 0 clock insts to decrease delay.
[01/07 15:27:21    207s]       Fixing short paths with downsize only
[01/07 15:27:21    207s]       Path optimization required 0 stage delay updates 
[01/07 15:27:21    207s]       Resized 0 clock insts to increase delay.
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       PRO Statistics: Fix Skew (cell sizing):
[01/07 15:27:21    207s]       =======================================
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       Cell changes by Net Type:
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       -------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/07 15:27:21    207s]       -------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]       top                0            0           0            0                    0                0
[01/07 15:27:21    207s]       trunk              0            0           0            0                    0                0
[01/07 15:27:21    207s]       leaf               0            0           0            0                    0                0
[01/07 15:27:21    207s]       -------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]       Total              0            0           0            0                    0                0
[01/07 15:27:21    207s]       -------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[01/07 15:27:21    207s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/07 15:27:21    207s]       
[01/07 15:27:21    207s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[01/07 15:27:21    207s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:21    207s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:21    207s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:21    207s]         sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:21    207s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.030pF, total=0.030pF
[01/07 15:27:21    207s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=161.540um, total=161.540um
[01/07 15:27:21    207s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:21    207s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[01/07 15:27:21    207s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[01/07 15:27:21    207s]         Leaf : target=0.290ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:21    207s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[01/07 15:27:21    207s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:21    207s]             min path sink: tpreset_reg[0]/CK
[01/07 15:27:21    207s]             max path sink: tpreset_reg[9]/CK
[01/07 15:27:21    207s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[01/07 15:27:21    207s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:21    207s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 15:27:21    207s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:21    207s]     Reconnecting optimized routes...
[01/07 15:27:21    207s]     Reset timing graph...
[01/07 15:27:21    207s] Ignoring AAE DB Resetting ...
[01/07 15:27:21    207s]     Reset timing graph done.
[01/07 15:27:21    207s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:21    207s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[01/07 15:27:21    207s]     Set dirty flag on 0 instances, 0 nets
[01/07 15:27:21    207s]   PostConditioning done.
[01/07 15:27:21    207s] Net route status summary:
[01/07 15:27:21    207s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:21    207s]   Non-clock:   367 (unrouted=22, trialRouted=345, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=22, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 15:27:21    207s]   Update timing and DAG stats after post-conditioning...
[01/07 15:27:21    207s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:21    207s]   Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 15:27:21    207s] End AAE Lib Interpolated Model. (MEM=1393.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:21    207s]   Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:21    207s]   Clock DAG stats after post-conditioning:
[01/07 15:27:21    207s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:21    207s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:21    207s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:21    207s]     sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:21    207s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.030pF, total=0.030pF
[01/07 15:27:21    207s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=161.540um, total=161.540um
[01/07 15:27:21    207s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:21    207s]   Clock DAG net violations after post-conditioning: none
[01/07 15:27:21    207s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[01/07 15:27:21    207s]     Leaf : target=0.290ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:21    207s]   Primary reporting skew groups after post-conditioning:
[01/07 15:27:21    207s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:21    207s]         min path sink: tpreset_reg[0]/CK
[01/07 15:27:21    207s]         max path sink: tpreset_reg[9]/CK
[01/07 15:27:21    207s]   Skew group summary after post-conditioning:
[01/07 15:27:21    207s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:21    207s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 15:27:21    207s]   Setting CTS place status to fixed for clock tree and sinks.
[01/07 15:27:21    207s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/07 15:27:21    207s]   Post-balance tidy up or trial balance steps...
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   Clock DAG stats at end of CTS:
[01/07 15:27:21    207s]   ==============================
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   -----------------------------------------------------------
[01/07 15:27:21    207s]   Cell type                     Count    Area     Capacitance
[01/07 15:27:21    207s]   -----------------------------------------------------------
[01/07 15:27:21    207s]   Buffers                         0      0.000       0.000
[01/07 15:27:21    207s]   Inverters                       0      0.000       0.000
[01/07 15:27:21    207s]   Integrated Clock Gates          0      0.000       0.000
[01/07 15:27:21    207s]   Non-Integrated Clock Gates      0      0.000       0.000
[01/07 15:27:21    207s]   Clock Logic                     0      0.000       0.000
[01/07 15:27:21    207s]   All                             0      0.000       0.000
[01/07 15:27:21    207s]   -----------------------------------------------------------
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   Clock DAG wire lengths at end of CTS:
[01/07 15:27:21    207s]   =====================================
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   --------------------
[01/07 15:27:21    207s]   Type     Wire Length
[01/07 15:27:21    207s]   --------------------
[01/07 15:27:21    207s]   Top          0.000
[01/07 15:27:21    207s]   Trunk        0.000
[01/07 15:27:21    207s]   Leaf       161.540
[01/07 15:27:21    207s]   Total      161.540
[01/07 15:27:21    207s]   --------------------
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   Clock DAG hp wire lengths at end of CTS:
[01/07 15:27:21    207s]   ========================================
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   -----------------------
[01/07 15:27:21    207s]   Type     hp Wire Length
[01/07 15:27:21    207s]   -----------------------
[01/07 15:27:21    207s]   Top          0.000
[01/07 15:27:21    207s]   Trunk        0.000
[01/07 15:27:21    207s]   Leaf         0.000
[01/07 15:27:21    207s]   Total        0.000
[01/07 15:27:21    207s]   -----------------------
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   Clock DAG capacitances at end of CTS:
[01/07 15:27:21    207s]   =====================================
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   --------------------------------
[01/07 15:27:21    207s]   Type     Gate     Wire     Total
[01/07 15:27:21    207s]   --------------------------------
[01/07 15:27:21    207s]   Top      0.000    0.000    0.000
[01/07 15:27:21    207s]   Trunk    0.000    0.000    0.000
[01/07 15:27:21    207s]   Leaf     0.032    0.030    0.062
[01/07 15:27:21    207s]   Total    0.032    0.030    0.062
[01/07 15:27:21    207s]   --------------------------------
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   Clock DAG sink capacitances at end of CTS:
[01/07 15:27:21    207s]   ==========================================
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   --------------------------------------------------------
[01/07 15:27:21    207s]   Count    Total    Average    Std. Dev.    Min      Max
[01/07 15:27:21    207s]   --------------------------------------------------------
[01/07 15:27:21    207s]    19      0.032     0.002       0.000      0.002    0.002
[01/07 15:27:21    207s]   --------------------------------------------------------
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   Clock DAG net violations at end of CTS:
[01/07 15:27:21    207s]   =======================================
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   None
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   Clock DAG primary half-corner transition distribution at end of CTS:
[01/07 15:27:21    207s]   ====================================================================
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[01/07 15:27:21    207s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]   Leaf        0.290       1       0.005       0.000      0.005    0.005    {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}         -
[01/07 15:27:21    207s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   Primary reporting skew groups summary at end of CTS:
[01/07 15:27:21    207s]   ====================================================
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]   Half-corner            Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/07 15:27:21    207s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]   SS_DELAY:setup.late    clk/FF_SDC    0.000     0.002     0.001       0.119         0.001           0.001           0.001        0.000     100% {0.000, 0.002}
[01/07 15:27:21    207s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   Skew group summary at end of CTS:
[01/07 15:27:21    207s]   =================================
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]   Half-corner            Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/07 15:27:21    207s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]   SS_DELAY:setup.late    clk/FF_SDC    0.000     0.002     0.001       0.119         0.001           0.001           0.001        0.000     100% {0.000, 0.002}
[01/07 15:27:21    207s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   Found a total of 0 clock tree pins with a slew violation.
[01/07 15:27:21    207s]   
[01/07 15:27:21    207s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:27:21    207s] Synthesizing clock trees done.
[01/07 15:27:21    207s] Tidy Up And Update Timing...
[01/07 15:27:21    207s] External - Set all clocks to propagated mode...
[01/07 15:27:21    207s] Innovus updating I/O latencies
[01/07 15:27:21    207s] #################################################################################
[01/07 15:27:21    207s] # Design Stage: PreRoute
[01/07 15:27:21    207s] # Design Name: BATCHARGER_controller
[01/07 15:27:21    207s] # Design Mode: 90nm
[01/07 15:27:21    207s] # Analysis Mode: MMMC Non-OCV 
[01/07 15:27:21    207s] # Parasitics Mode: No SPEF/RCDB 
[01/07 15:27:21    207s] # Signoff Settings: SI Off 
[01/07 15:27:21    207s] #################################################################################
[01/07 15:27:21    207s] Topological Sorting (REAL = 0:00:00.0, MEM = 1415.1M, InitMEM = 1415.1M)
[01/07 15:27:21    207s] Start delay calculation (fullDC) (1 T). (MEM=1415.08)
[01/07 15:27:21    207s] End AAE Lib Interpolated Model. (MEM=1426.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:22    207s] Total number of fetched objects 364
[01/07 15:27:22    207s] Total number of fetched objects 364
[01/07 15:27:22    207s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:22    207s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:22    207s] End delay calculation. (MEM=1446.9 CPU=0:00:00.0 REAL=0:00:00.0)
[01/07 15:27:22    207s] End delay calculation (fullDC). (MEM=1446.9 CPU=0:00:00.1 REAL=0:00:01.0)
[01/07 15:27:22    207s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1446.9M) ***
[01/07 15:27:22    207s] Setting all clocks to propagated mode.
[01/07 15:27:22    207s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/07 15:27:22    207s] Clock DAG stats after update timingGraph:
[01/07 15:27:22    207s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 15:27:22    207s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 15:27:22    207s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 15:27:22    207s]   sink capacitance : count=19, total=0.032pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[01/07 15:27:22    207s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.030pF, total=0.030pF
[01/07 15:27:22    207s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=161.540um, total=161.540um
[01/07 15:27:22    207s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 15:27:22    207s] Clock DAG net violations after update timingGraph: none
[01/07 15:27:22    207s] Clock DAG primary half-corner transition distribution after update timingGraph:
[01/07 15:27:22    207s]   Leaf : target=0.290ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 15:27:22    207s] Primary reporting skew groups after update timingGraph:
[01/07 15:27:22    207s]   skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:22    207s]       min path sink: tpreset_reg[0]/CK
[01/07 15:27:22    207s]       max path sink: tpreset_reg[9]/CK
[01/07 15:27:22    207s] Skew group summary after update timingGraph:
[01/07 15:27:22    207s]   skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.119], 100% {0.000, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[01/07 15:27:22    207s] Logging CTS constraint violations...
[01/07 15:27:22    207s]   No violations found.
[01/07 15:27:22    207s] Logging CTS constraint violations done.
[01/07 15:27:22    207s] Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/07 15:27:22    207s] Copying last skew targets (including wire skew targets) from clk/FF_SDC to clk/SS_SDC (the duplicate skew group).
[01/07 15:27:22    207s] Copying last insertion target (including wire insertion delay target) from clk/FF_SDC to clk/SS_SDC (the duplicate skew group).
[01/07 15:27:22    207s] Runtime done. (took cpu=0:00:08.6 real=0:00:08.7)
[01/07 15:27:22    207s] Runtime Report Coverage % = 95.8
[01/07 15:27:22    207s] Runtime Summary
[01/07 15:27:22    207s] ===============
[01/07 15:27:22    207s] Clock Runtime:  (43%) Core CTS           3.63 (Init 2.83, Construction 0.17, Implementation 0.19, eGRPC 0.24, PostConditioning 0.10, Other 0.09)
[01/07 15:27:22    207s] Clock Runtime:  (45%) CTS services       3.81 (RefinePlace 0.23, EarlyGlobalClock 0.36, NanoRoute 2.81, ExtractRC 0.41, TimingAnalysis 0.00)
[01/07 15:27:22    207s] Clock Runtime:  (10%) Other CTS          0.91 (Init 0.13, CongRepair/EGR-DP 0.26, TimingUpdate 0.52, Other 0.00)
[01/07 15:27:22    207s] Clock Runtime: (100%) Total              8.35
[01/07 15:27:22    207s] 
[01/07 15:27:22    207s] 
[01/07 15:27:22    207s] Runtime Summary:
[01/07 15:27:22    207s] ================
[01/07 15:27:22    207s] 
[01/07 15:27:22    207s] ------------------------------------------------------------------------------------------------------------------
[01/07 15:27:22    207s] wall  % time  children  called  name
[01/07 15:27:22    207s] ------------------------------------------------------------------------------------------------------------------
[01/07 15:27:22    207s] 8.71  100.00    8.71      0       
[01/07 15:27:22    207s] 8.71  100.00    8.35      1     Runtime
[01/07 15:27:22    207s] 0.03    0.36    0.03      1     CCOpt::Phase::Initialization
[01/07 15:27:22    207s] 0.03    0.35    0.03      1       Check Prerequisites
[01/07 15:27:22    207s] 0.03    0.34    0.00      1         Leaving CCOpt scope - CheckPlace
[01/07 15:27:22    207s] 2.85   32.67    2.78      1     CCOpt::Phase::PreparingToBalance
[01/07 15:27:22    207s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[01/07 15:27:22    207s] 0.10    1.16    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[01/07 15:27:22    207s] 0.10    1.15    0.00      1       Legalization setup
[01/07 15:27:22    207s] 2.57   29.54    0.00      1       Validating CTS configuration
[01/07 15:27:22    207s] 0.00    0.00    0.00      1         Checking module port directions
[01/07 15:27:22    207s] 0.09    1.00    0.00      1     Preparing To Balance
[01/07 15:27:22    207s] 0.71    8.14    0.71      1     CCOpt::Phase::Construction
[01/07 15:27:22    207s] 0.63    7.24    0.63      1       Stage::Clustering
[01/07 15:27:22    207s] 0.19    2.17    0.18      1         Clustering
[01/07 15:27:22    207s] 0.00    0.02    0.00      1           Initialize for clustering
[01/07 15:27:22    207s] 0.01    0.14    0.00      1           Bottom-up phase
[01/07 15:27:22    207s] 0.16    1.87    0.13      1           Legalizing clock trees
[01/07 15:27:22    207s] 0.11    1.24    0.00      1             Leaving CCOpt scope - ClockRefiner
[01/07 15:27:22    207s] 0.02    0.22    0.00      1             Clock tree timing engine global stage delay update for SS_DELAY:setup.late
[01/07 15:27:22    207s] 0.44    5.05    0.43      1         CongRepair After Initial Clustering
[01/07 15:27:22    207s] 0.30    3.44    0.24      1           Leaving CCOpt scope - Early Global Route
[01/07 15:27:22    207s] 0.14    1.65    0.00      1             Early Global Route - eGR only step
[01/07 15:27:22    207s] 0.09    1.08    0.00      1             Congestion Repair
[01/07 15:27:22    207s] 0.13    1.50    0.00      1           Leaving CCOpt scope - extractRC
[01/07 15:27:22    207s] 0.00    0.03    0.00      1           Clock tree timing engine global stage delay update for SS_DELAY:setup.late
[01/07 15:27:22    207s] 0.01    0.13    0.01      1       Stage::DRV Fixing
[01/07 15:27:22    207s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[01/07 15:27:22    207s] 0.01    0.07    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[01/07 15:27:22    207s] 0.07    0.75    0.06      1       Stage::Insertion Delay Reduction
[01/07 15:27:22    207s] 0.00    0.05    0.00      1         Removing unnecessary root buffering
[01/07 15:27:22    207s] 0.00    0.05    0.00      1         Removing unconstrained drivers
[01/07 15:27:22    207s] 0.04    0.51    0.00      1         Reducing insertion delay 1
[01/07 15:27:22    207s] 0.00    0.05    0.00      1         Removing longest path buffering
[01/07 15:27:22    207s] 0.01    0.07    0.00      1         Reducing insertion delay 2
[01/07 15:27:22    207s] 0.25    2.82    0.24      1     CCOpt::Phase::Implementation
[01/07 15:27:22    207s] 0.02    0.21    0.02      1       Stage::Reducing Power
[01/07 15:27:22    207s] 0.00    0.06    0.00      1         Improving clock tree routing
[01/07 15:27:22    207s] 0.01    0.08    0.00      1         Reducing clock tree power 1
[01/07 15:27:22    207s] 0.00    0.00    0.00      1           Legalizing clock trees
[01/07 15:27:22    207s] 0.01    0.06    0.00      1         Reducing clock tree power 2
[01/07 15:27:22    207s] 0.09    1.02    0.08      1       Stage::Balancing
[01/07 15:27:22    207s] 0.05    0.53    0.04      1         Approximately balancing fragments step
[01/07 15:27:22    207s] 0.02    0.27    0.00      1           Resolve constraints - Approximately balancing fragments
[01/07 15:27:22    207s] 0.01    0.07    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[01/07 15:27:22    207s] 0.00    0.04    0.00      1           Moving gates to improve sub-tree skew
[01/07 15:27:22    207s] 0.00    0.05    0.00      1           Approximately balancing fragments bottom up
[01/07 15:27:22    207s] 0.00    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[01/07 15:27:22    207s] 0.01    0.07    0.00      1         Improving fragments clock skew
[01/07 15:27:22    207s] 0.02    0.22    0.02      1         Approximately balancing step
[01/07 15:27:22    207s] 0.01    0.12    0.00      1           Resolve constraints - Approximately balancing
[01/07 15:27:22    207s] 0.00    0.05    0.00      1           Approximately balancing, wire and cell delays
[01/07 15:27:22    207s] 0.00    0.05    0.00      1         Fixing clock tree overload
[01/07 15:27:22    207s] 0.00    0.06    0.00      1         Approximately balancing paths
[01/07 15:27:22    207s] 0.07    0.78    0.06      1       Stage::Polishing
[01/07 15:27:22    207s] 0.01    0.09    0.00      1         Merging balancing drivers for power
[01/07 15:27:22    207s] 0.00    0.01    0.00      1           Clock tree timing engine global stage delay update for SS_DELAY:setup.late
[01/07 15:27:22    207s] 0.01    0.06    0.00      1         Improving clock skew
[01/07 15:27:22    207s] 0.01    0.13    0.00      1         Moving gates to reduce wire capacitance
[01/07 15:27:22    207s] 0.00    0.01    0.00      1           Artificially removing short and long paths
[01/07 15:27:22    207s] 0.00    0.02    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[01/07 15:27:22    207s] 0.00    0.00    0.00      1             Legalizing clock trees
[01/07 15:27:22    207s] 0.00    0.03    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[01/07 15:27:22    207s] 0.00    0.00    0.00      1             Legalizing clock trees
[01/07 15:27:22    207s] 0.01    0.12    0.00      1         Reducing clock tree power 3
[01/07 15:27:22    207s] 0.00    0.01    0.00      1           Artificially removing short and long paths
[01/07 15:27:22    207s] 0.00    0.00    0.00      1           Legalizing clock trees
[01/07 15:27:22    207s] 0.01    0.07    0.00      1         Improving insertion delay
[01/07 15:27:22    207s] 0.02    0.26    0.01      1         Wire Opt OverFix
[01/07 15:27:22    207s] 0.01    0.11    0.00      1           Wire Reduction extra effort
[01/07 15:27:22    207s] 0.00    0.01    0.00      1             Artificially removing short and long paths
[01/07 15:27:22    207s] 0.00    0.00    0.00      1             Global shorten wires A0
[01/07 15:27:22    207s] 0.00    0.01    0.00      2             Move For Wirelength - core
[01/07 15:27:22    207s] 0.00    0.00    0.00      1             Global shorten wires A1
[01/07 15:27:22    207s] 0.00    0.00    0.00      1             Global shorten wires B
[01/07 15:27:22    207s] 0.00    0.01    0.00      1             Move For Wirelength - branch
[01/07 15:27:22    207s] 0.00    0.02    0.00      1           Optimizing orientation
[01/07 15:27:22    207s] 0.00    0.01    0.00      1             FlipOpt
[01/07 15:27:22    207s] 0.07    0.80    0.06      1       Stage::Updating netlist
[01/07 15:27:22    207s] 0.06    0.66    0.00      1         Leaving CCOpt scope - ClockRefiner
[01/07 15:27:22    207s] 0.45    5.21    0.39      1     CCOpt::Phase::eGRPC
[01/07 15:27:22    207s] 0.14    1.58    0.13      1       Leaving CCOpt scope - Routing Tools
[01/07 15:27:22    207s] 0.13    1.55    0.00      1         Early Global Route - eGR only step
[01/07 15:27:22    207s] 0.15    1.72    0.00      1       Leaving CCOpt scope - extractRC
[01/07 15:27:22    207s] 0.01    0.08    0.01      1       Reset bufferability constraints
[01/07 15:27:22    207s] 0.01    0.08    0.00      1         Clock tree timing engine global stage delay update for SS_DELAY:setup.late
[01/07 15:27:22    207s] 0.01    0.08    0.00      1       eGRPC Moving buffers
[01/07 15:27:22    207s] 0.00    0.01    0.00      1         Violation analysis
[01/07 15:27:22    207s] 0.01    0.12    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[01/07 15:27:22    207s] 0.00    0.00    0.00      1         Artificially removing long paths
[01/07 15:27:22    207s] 0.01    0.10    0.00      1       eGRPC Fixing DRVs
[01/07 15:27:22    207s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[01/07 15:27:22    207s] 0.00    0.00    0.00      1       Violation analysis
[01/07 15:27:22    207s] 0.06    0.75    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/07 15:27:22    207s] 3.33   38.27    3.33      1     CCOpt::Phase::Routing
[01/07 15:27:22    207s] 3.19   36.65    3.13      1       Leaving CCOpt scope - Routing Tools
[01/07 15:27:22    207s] 0.16    1.80    0.00      1         Early Global Route - eGR->NR step
[01/07 15:27:22    207s] 2.81   32.28    0.00      1         NanoRoute
[01/07 15:27:22    207s] 0.16    1.89    0.00      1         Route Remaining Unrouted Nets
[01/07 15:27:22    207s] 0.12    1.43    0.00      1       Leaving CCOpt scope - extractRC
[01/07 15:27:22    207s] 0.01    0.09    0.00      1       Clock tree timing engine global stage delay update for SS_DELAY:setup.late
[01/07 15:27:22    207s] 0.10    1.20    0.05      1     CCOpt::Phase::PostConditioning
[01/07 15:27:22    207s] 0.00    0.00    0.00      1       Reset bufferability constraints
[01/07 15:27:22    207s] 0.01    0.07    0.00      1       PostConditioning Upsizing To Fix DRVs
[01/07 15:27:22    207s] 0.01    0.10    0.00      1       Recomputing CTS skew targets
[01/07 15:27:22    207s] 0.01    0.06    0.00      1       PostConditioning Fixing DRVs
[01/07 15:27:22    207s] 0.01    0.10    0.00      1       Buffering to fix DRVs
[01/07 15:27:22    207s] 0.01    0.10    0.00      1       PostConditioning Fixing Skew by cell sizing
[01/07 15:27:22    207s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[01/07 15:27:22    207s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[01/07 15:27:22    207s] 0.01    0.09    0.00      1       Clock tree timing engine global stage delay update for SS_DELAY:setup.late
[01/07 15:27:22    207s] 0.01    0.11    0.00      1     Post-balance tidy up or trial balance steps
[01/07 15:27:22    207s] 0.53    6.06    0.52      1     Tidy Up And Update Timing
[01/07 15:27:22    207s] 0.52    6.00    0.00      1       External - Set all clocks to propagated mode
[01/07 15:27:22    207s] ------------------------------------------------------------------------------------------------------------------
[01/07 15:27:22    207s] 
[01/07 15:27:22    207s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/07 15:27:22    207s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1427.8M
[01/07 15:27:22    207s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1427.8M
[01/07 15:27:22    207s] Synthesizing clock trees with CCOpt done.
[01/07 15:27:22    207s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/07 15:27:22    207s] Type 'man IMPSP-9025' for more detail.
[01/07 15:27:22    207s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1131.8M, totSessionCpu=0:03:28 **
[01/07 15:27:22    207s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/07 15:27:22    207s] Need call spDPlaceInit before registerPrioInstLoc.
[01/07 15:27:22    207s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:22    207s] GigaOpt running with 1 threads.
[01/07 15:27:22    207s] Info: 1 threads available for lower-level modules during optimization.
[01/07 15:27:22    207s] OPERPROF: Starting DPlace-Init at level 1, MEM:1337.8M
[01/07 15:27:22    207s] z: 2, totalTracks: 1
[01/07 15:27:22    207s] z: 4, totalTracks: 1
[01/07 15:27:22    207s] z: 6, totalTracks: 1
[01/07 15:27:22    207s] z: 8, totalTracks: 1
[01/07 15:27:22    207s] #spOpts: mergeVia=F 
[01/07 15:27:22    207s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1337.8M
[01/07 15:27:22    207s] OPERPROF:     Starting CMU at level 3, MEM:1337.8M
[01/07 15:27:22    207s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1337.8M
[01/07 15:27:22    207s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1337.8M
[01/07 15:27:22    207s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1337.8MB).
[01/07 15:27:22    207s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:1337.8M
[01/07 15:27:22    207s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1337.8M
[01/07 15:27:22    207s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1337.8M
[01/07 15:27:22    207s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:22    207s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:22    207s] 
[01/07 15:27:22    207s] Creating Lib Analyzer ...
[01/07 15:27:22    207s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:22    208s] Total number of usable buffers from Lib Analyzer: 22 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKLHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD BUFCKQHD)
[01/07 15:27:22    208s] Total number of usable inverters from Lib Analyzer: 21 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVJHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVMHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/07 15:27:22    208s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/07 15:27:22    208s] 
[01/07 15:27:22    208s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 15:27:25    210s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:31 mem=1359.8M
[01/07 15:27:25    211s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:31 mem=1359.8M
[01/07 15:27:25    211s] Creating Lib Analyzer, finished. 
[01/07 15:27:25    211s] Effort level <high> specified for reg2reg path_group
[01/07 15:27:25    211s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[01/07 15:27:25    211s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[01/07 15:27:25    211s] 			Cell CKLDHD is dont_touch but not dont_use
[01/07 15:27:25    211s] 			Cell CKLDHD is dont_touch but not dont_use
[01/07 15:27:25    211s] 			Cell BHD1HD is dont_touch but not dont_use
[01/07 15:27:25    211s] 			Cell BHD1HD is dont_touch but not dont_use
[01/07 15:27:25    211s] 	...
[01/07 15:27:25    211s] 	Reporting only the 20 first cells found...
[01/07 15:27:25    211s] 
[01/07 15:27:25    211s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1164.1M, totSessionCpu=0:03:31 **
[01/07 15:27:25    211s] *** optDesign -postCTS ***
[01/07 15:27:25    211s] DRC Margin: user margin 0.0; extra margin 0.2
[01/07 15:27:25    211s] Hold Target Slack: user slack 0
[01/07 15:27:25    211s] Setup Target Slack: user slack 0; extra slack 0.0
[01/07 15:27:25    211s] setUsefulSkewMode -ecoRoute false
[01/07 15:27:25    211s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/07 15:27:25    211s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1361.8M
[01/07 15:27:25    211s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.018, MEM:1361.8M
[01/07 15:27:25    211s] Deleting Cell Server ...
[01/07 15:27:25    211s] Deleting Lib Analyzer.
[01/07 15:27:25    211s] Multi-VT timing optimization disabled based on library information.
[01/07 15:27:25    211s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 15:27:25    211s] Creating Cell Server ...(0, 0, 0, 0)
[01/07 15:27:25    211s] Summary for sequential cells identification: 
[01/07 15:27:25    211s]   Identified SBFF number: 88
[01/07 15:27:25    211s]   Identified MBFF number: 0
[01/07 15:27:25    211s]   Identified SB Latch number: 0
[01/07 15:27:25    211s]   Identified MB Latch number: 0
[01/07 15:27:25    211s]   Not identified SBFF number: 4
[01/07 15:27:25    211s]   Not identified MBFF number: 0
[01/07 15:27:25    211s]   Not identified SB Latch number: 0
[01/07 15:27:25    211s]   Not identified MB Latch number: 0
[01/07 15:27:25    211s]   Number of sequential cells which are not FFs: 26
[01/07 15:27:25    211s]  Visiting view : WC_AN
[01/07 15:27:25    211s]    : PowerDomain = none : Weighted F : unweighted  = 29.10 (1.000) with rcCorner = 0
[01/07 15:27:25    211s]    : PowerDomain = none : Weighted F : unweighted  = 26.90 (1.000) with rcCorner = -1
[01/07 15:27:25    211s]  Visiting view : BC_AN
[01/07 15:27:25    211s]    : PowerDomain = none : Weighted F : unweighted  = 12.60 (1.000) with rcCorner = 1
[01/07 15:27:25    211s]    : PowerDomain = none : Weighted F : unweighted  = 11.50 (1.000) with rcCorner = -1
[01/07 15:27:25    211s]  Setting StdDelay to 29.10
[01/07 15:27:25    211s] Creating Cell Server, finished. 
[01/07 15:27:25    211s] 
[01/07 15:27:25    211s] Deleting Cell Server ...
[01/07 15:27:25    211s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:25    211s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1361.8M
[01/07 15:27:25    211s] All LLGs are deleted
[01/07 15:27:25    211s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1361.8M
[01/07 15:27:25    211s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1361.8M
[01/07 15:27:25    211s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1361.8M
[01/07 15:27:25    211s] Start to check current routing status for nets...
[01/07 15:27:25    211s] All nets are already routed correctly.
[01/07 15:27:25    211s] End to check current routing status for nets (mem=1361.8M)
[01/07 15:27:25    211s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:25    211s] ### Creating TopoMgr, started
[01/07 15:27:25    211s] ### Creating TopoMgr, finished
[01/07 15:27:25    211s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:25    211s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:25    211s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:25    211s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:25    211s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:25    211s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:25    211s] 
[01/07 15:27:25    211s] Footprint cell information for calculating maxBufDist
[01/07 15:27:25    211s] Creating Cell Server ...(0, 0, 0, 0)
[01/07 15:27:25    211s] Summary for sequential cells identification: 
[01/07 15:27:25    211s]   Identified SBFF number: 88
[01/07 15:27:25    211s]   Identified MBFF number: 0
[01/07 15:27:25    211s]   Identified SB Latch number: 0
[01/07 15:27:25    211s]   Identified MB Latch number: 0
[01/07 15:27:25    211s]   Not identified SBFF number: 4
[01/07 15:27:25    211s]   Not identified MBFF number: 0
[01/07 15:27:25    211s]   Not identified SB Latch number: 0
[01/07 15:27:25    211s]   Not identified MB Latch number: 0
[01/07 15:27:25    211s]   Number of sequential cells which are not FFs: 26
[01/07 15:27:25    211s]  Visiting view : WC_AN
[01/07 15:27:25    211s]    : PowerDomain = none : Weighted F : unweighted  = 29.10 (1.000) with rcCorner = 0
[01/07 15:27:25    211s]    : PowerDomain = none : Weighted F : unweighted  = 26.90 (1.000) with rcCorner = -1
[01/07 15:27:25    211s]  Visiting view : BC_AN
[01/07 15:27:25    211s]    : PowerDomain = none : Weighted F : unweighted  = 12.60 (1.000) with rcCorner = 1
[01/07 15:27:25    211s]    : PowerDomain = none : Weighted F : unweighted  = 11.50 (1.000) with rcCorner = -1
[01/07 15:27:25    211s]  Setting StdDelay to 29.10
[01/07 15:27:25    211s] Creating Cell Server, finished. 
[01/07 15:27:25    211s] 
[01/07 15:27:25    211s] *info: There are 20 candidate Buffer cells
[01/07 15:27:25    211s] *info: There are 19 candidate Inverter cells
[01/07 15:27:25    211s] 
[01/07 15:27:25    211s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    211s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:26    212s] Compute RC Scale Done ...
[01/07 15:27:26    212s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1490.0M
[01/07 15:27:26    212s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1490.0M
[01/07 15:27:26    212s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1490.0M
[01/07 15:27:26    212s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.018, MEM:1506.0M
[01/07 15:27:26    212s] Fast DP-INIT is on for default
[01/07 15:27:26    212s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.044, MEM:1506.0M
[01/07 15:27:26    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.045, MEM:1506.0M
[01/07 15:27:26    212s] Starting delay calculation for Setup views
[01/07 15:27:26    212s] #################################################################################
[01/07 15:27:26    212s] # Design Stage: PreRoute
[01/07 15:27:26    212s] # Design Name: BATCHARGER_controller
[01/07 15:27:26    212s] # Design Mode: 90nm
[01/07 15:27:26    212s] # Analysis Mode: MMMC Non-OCV 
[01/07 15:27:26    212s] # Parasitics Mode: No SPEF/RCDB 
[01/07 15:27:26    212s] # Signoff Settings: SI Off 
[01/07 15:27:26    212s] #################################################################################
[01/07 15:27:26    212s] Calculate delays in BcWc mode...
[01/07 15:27:26    212s] Topological Sorting (REAL = 0:00:00.0, MEM = 1504.0M, InitMEM = 1504.0M)
[01/07 15:27:26    212s] Start delay calculation (fullDC) (1 T). (MEM=1503.97)
[01/07 15:27:26    212s] End AAE Lib Interpolated Model. (MEM=1515.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:26    212s] Total number of fetched objects 364
[01/07 15:27:26    212s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:26    212s] End delay calculation. (MEM=1483.48 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 15:27:26    212s] End delay calculation (fullDC). (MEM=1483.48 CPU=0:00:00.2 REAL=0:00:00.0)
[01/07 15:27:26    212s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1483.5M) ***
[01/07 15:27:26    212s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:32 mem=1483.5M)
[01/07 15:27:26    212s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.560  |  7.560  |  8.252  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   52    |   50    |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.943%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1243.7M, totSessionCpu=0:03:33 **
[01/07 15:27:27    212s] ** INFO : this run is activating low effort ccoptDesign flow
[01/07 15:27:27    212s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/07 15:27:27    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=1427.7M
[01/07 15:27:27    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:1427.7M
[01/07 15:27:27    212s] z: 2, totalTracks: 1
[01/07 15:27:27    212s] z: 4, totalTracks: 1
[01/07 15:27:27    212s] z: 6, totalTracks: 1
[01/07 15:27:27    212s] z: 8, totalTracks: 1
[01/07 15:27:27    212s] #spOpts: mergeVia=F 
[01/07 15:27:27    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1427.7M
[01/07 15:27:27    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1427.7M
[01/07 15:27:27    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1427.7MB).
[01/07 15:27:27    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:1427.7M
[01/07 15:27:27    212s] TotalInstCnt at PhyDesignMc Initialization: 271
[01/07 15:27:27    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=1427.7M
[01/07 15:27:27    212s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1427.7M
[01/07 15:27:27    212s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1427.7M
[01/07 15:27:27    212s] TotalInstCnt at PhyDesignMc Destruction: 271
[01/07 15:27:27    212s] #optDebug: fT-E <X 2 0 0 1>
[01/07 15:27:27    212s] *** Starting optimizing excluded clock nets MEM= 1428.8M) ***
[01/07 15:27:27    212s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1428.8M) ***
[01/07 15:27:27    212s] *** Starting optimizing excluded clock nets MEM= 1428.8M) ***
[01/07 15:27:27    212s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1428.8M) ***
[01/07 15:27:27    212s] Info: Done creating the CCOpt slew target map.
[01/07 15:27:27    212s] Begin: GigaOpt high fanout net optimization
[01/07 15:27:27    212s] GigaOpt HFN: use maxLocalDensity 1.2
[01/07 15:27:27    212s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/07 15:27:27    212s] Info: 1 net with fixed/cover wires excluded.
[01/07 15:27:27    212s] Info: 1 clock net  excluded from IPO operation.
[01/07 15:27:27    212s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:32.6/0:19:50.2 (0.2), mem = 1428.8M
[01/07 15:27:27    212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20643.1
[01/07 15:27:27    212s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/07 15:27:27    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=1436.8M
[01/07 15:27:27    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:1436.8M
[01/07 15:27:27    212s] z: 2, totalTracks: 1
[01/07 15:27:27    212s] z: 4, totalTracks: 1
[01/07 15:27:27    212s] z: 6, totalTracks: 1
[01/07 15:27:27    212s] z: 8, totalTracks: 1
[01/07 15:27:27    212s] #spOpts: mergeVia=F 
[01/07 15:27:27    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1436.8M
[01/07 15:27:27    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:1436.8M
[01/07 15:27:27    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1436.8MB).
[01/07 15:27:27    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1436.8M
[01/07 15:27:27    212s] TotalInstCnt at PhyDesignMc Initialization: 271
[01/07 15:27:27    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=1436.8M
[01/07 15:27:27    212s] ### Creating RouteCongInterface, started
[01/07 15:27:27    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:27    212s] 
[01/07 15:27:27    212s] Creating Lib Analyzer ...
[01/07 15:27:27    212s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:27    212s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/07 15:27:27    212s] Total number of usable inverters from Lib Analyzer: 19 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/07 15:27:27    212s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/07 15:27:27    212s] 
[01/07 15:27:27    212s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 15:27:30    215s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:36 mem=1452.8M
[01/07 15:27:30    215s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:36 mem=1452.8M
[01/07 15:27:30    215s] Creating Lib Analyzer, finished. 
[01/07 15:27:30    215s] 
[01/07 15:27:30    215s] #optDebug:  {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8390} {6, 0.167, 0.4651} {7, 0.167, 0.4651} {8, 0.083, 0.3895} 
[01/07 15:27:30    215s] 
[01/07 15:27:30    215s] #optDebug: {0, 1.000}
[01/07 15:27:30    215s] ### Creating RouteCongInterface, finished
[01/07 15:27:30    215s] ### Creating LA Mngr. totSessionCpu=0:03:36 mem=1452.8M
[01/07 15:27:30    215s] ### Creating LA Mngr, finished. totSessionCpu=0:03:36 mem=1452.8M
[01/07 15:27:34    219s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 15:27:34    219s] Total-nets :: 346, Stn-nets :: 0, ratio :: 0 %
[01/07 15:27:34    219s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1452.8M
[01/07 15:27:34    219s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1452.8M
[01/07 15:27:34    219s] TotalInstCnt at PhyDesignMc Destruction: 271
[01/07 15:27:34    219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20643.1
[01/07 15:27:34    219s] *** DrvOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:03:39.9/0:19:57.5 (0.2), mem = 1452.8M
[01/07 15:27:34    219s] 
[01/07 15:27:34    219s] =============================================================================================
[01/07 15:27:34    219s]  Step TAT Report for DrvOpt #1
[01/07 15:27:34    219s] =============================================================================================
[01/07 15:27:34    219s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 15:27:34    219s] ---------------------------------------------------------------------------------------------
[01/07 15:27:34    219s] [ LibAnalyzerInit        ]      1   0:00:03.0  (  41.2 % )     0:00:03.0 /  0:00:03.0    1.0
[01/07 15:27:34    219s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:34    219s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 15:27:34    219s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:03.0 /  0:00:03.0    1.0
[01/07 15:27:34    219s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:34    219s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:34    219s] [ MISC                   ]          0:00:04.3  (  58.3 % )     0:00:04.3 /  0:00:04.2    1.0
[01/07 15:27:34    219s] ---------------------------------------------------------------------------------------------
[01/07 15:27:34    219s]  DrvOpt #1 TOTAL                    0:00:07.3  ( 100.0 % )     0:00:07.3 /  0:00:07.3    1.0
[01/07 15:27:34    219s] ---------------------------------------------------------------------------------------------
[01/07 15:27:34    219s] 
[01/07 15:27:34    219s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/07 15:27:34    219s] End: GigaOpt high fanout net optimization
[01/07 15:27:34    219s] Deleting Lib Analyzer.
[01/07 15:27:34    219s] Begin: GigaOpt Global Optimization
[01/07 15:27:34    219s] *info: use new DP (enabled)
[01/07 15:27:34    219s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/07 15:27:34    220s] Info: 1 net with fixed/cover wires excluded.
[01/07 15:27:34    220s] Info: 1 clock net  excluded from IPO operation.
[01/07 15:27:34    220s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:40.0/0:19:57.6 (0.2), mem = 1452.8M
[01/07 15:27:34    220s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20643.2
[01/07 15:27:34    220s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/07 15:27:34    220s] ### Creating PhyDesignMc. totSessionCpu=0:03:40 mem=1452.8M
[01/07 15:27:34    220s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/07 15:27:34    220s] OPERPROF: Starting DPlace-Init at level 1, MEM:1452.8M
[01/07 15:27:34    220s] z: 2, totalTracks: 1
[01/07 15:27:34    220s] z: 4, totalTracks: 1
[01/07 15:27:34    220s] z: 6, totalTracks: 1
[01/07 15:27:34    220s] z: 8, totalTracks: 1
[01/07 15:27:34    220s] #spOpts: mergeVia=F 
[01/07 15:27:34    220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1452.8M
[01/07 15:27:34    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1452.8M
[01/07 15:27:34    220s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1452.8MB).
[01/07 15:27:34    220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1452.8M
[01/07 15:27:34    220s] TotalInstCnt at PhyDesignMc Initialization: 271
[01/07 15:27:34    220s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:40 mem=1452.8M
[01/07 15:27:34    220s] ### Creating RouteCongInterface, started
[01/07 15:27:34    220s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:34    220s] 
[01/07 15:27:34    220s] Creating Lib Analyzer ...
[01/07 15:27:34    220s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:34    220s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/07 15:27:34    220s] Total number of usable inverters from Lib Analyzer: 19 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/07 15:27:34    220s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/07 15:27:34    220s] 
[01/07 15:27:34    220s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 15:27:37    223s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:43 mem=1452.8M
[01/07 15:27:37    223s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:43 mem=1452.8M
[01/07 15:27:37    223s] Creating Lib Analyzer, finished. 
[01/07 15:27:37    223s] 
[01/07 15:27:37    223s] #optDebug:  {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8500} {6, 0.167, 0.5814} {7, 0.167, 0.5814} {8, 0.083, 0.4869} 
[01/07 15:27:37    223s] 
[01/07 15:27:37    223s] #optDebug: {0, 1.000}
[01/07 15:27:37    223s] ### Creating RouteCongInterface, finished
[01/07 15:27:37    223s] {MG  {7 0 5 0.173856} }
[01/07 15:27:37    223s] ### Creating LA Mngr. totSessionCpu=0:03:43 mem=1452.8M
[01/07 15:27:37    223s] ### Creating LA Mngr, finished. totSessionCpu=0:03:43 mem=1452.8M
[01/07 15:27:48    234s] *info: 1 clock net excluded
[01/07 15:27:48    234s] *info: 2 special nets excluded.
[01/07 15:27:48    234s] *info: 2 no-driver nets excluded.
[01/07 15:27:48    234s] *info: 1 net with fixed/cover wires excluded.
[01/07 15:27:51    237s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1471.8M
[01/07 15:27:51    237s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1471.8M
[01/07 15:27:51    237s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/07 15:27:51    237s] +--------+--------+----------+------------+--------+----------+---------+-------------------------+
[01/07 15:27:51    237s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[01/07 15:27:51    237s] +--------+--------+----------+------------+--------+----------+---------+-------------------------+
[01/07 15:27:51    237s] |   0.000|   0.000|    69.94%|   0:00:00.0| 1471.8M|     WC_AN|       NA| NA                      |
[01/07 15:27:51    237s] +--------+--------+----------+------------+--------+----------+---------+-------------------------+
[01/07 15:27:51    237s] 
[01/07 15:27:51    237s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1471.8M) ***
[01/07 15:27:51    237s] 
[01/07 15:27:51    237s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1471.8M) ***
[01/07 15:27:51    237s] Bottom Preferred Layer:
[01/07 15:27:51    237s] +---------------+------------+----------+
[01/07 15:27:51    237s] |     Layer     |    CLK     |   Rule   |
[01/07 15:27:51    237s] +---------------+------------+----------+
[01/07 15:27:51    237s] | metal3 (z=3)  |          1 | default  |
[01/07 15:27:51    237s] +---------------+------------+----------+
[01/07 15:27:51    237s] Via Pillar Rule:
[01/07 15:27:51    237s]     None
[01/07 15:27:51    237s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/07 15:27:51    237s] Total-nets :: 346, Stn-nets :: 0, ratio :: 0 %
[01/07 15:27:51    237s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1452.8M
[01/07 15:27:51    237s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1452.8M
[01/07 15:27:51    237s] TotalInstCnt at PhyDesignMc Destruction: 271
[01/07 15:27:51    237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20643.2
[01/07 15:27:51    237s] *** SetupOpt [finish] : cpu/real = 0:00:17.5/0:00:17.4 (1.0), totSession cpu/real = 0:03:57.5/0:20:15.0 (0.2), mem = 1452.8M
[01/07 15:27:51    237s] 
[01/07 15:27:51    237s] =============================================================================================
[01/07 15:27:51    237s]  Step TAT Report for GlobalOpt #1
[01/07 15:27:51    237s] =============================================================================================
[01/07 15:27:51    237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 15:27:51    237s] ---------------------------------------------------------------------------------------------
[01/07 15:27:51    237s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.9
[01/07 15:27:51    237s] [ LibAnalyzerInit        ]      1   0:00:03.0  (  17.1 % )     0:00:03.0 /  0:00:03.2    1.1
[01/07 15:27:51    237s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:51    237s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 15:27:51    237s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:03.0 /  0:00:03.2    1.1
[01/07 15:27:51    237s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:51    237s] [ TransformInit          ]      1   0:00:13.8  (  79.6 % )     0:00:13.8 /  0:00:13.8    1.0
[01/07 15:27:51    237s] [ MISC                   ]          0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/07 15:27:51    237s] ---------------------------------------------------------------------------------------------
[01/07 15:27:51    237s]  GlobalOpt #1 TOTAL                 0:00:17.4  ( 100.0 % )     0:00:17.4 /  0:00:17.5    1.0
[01/07 15:27:51    237s] ---------------------------------------------------------------------------------------------
[01/07 15:27:51    237s] 
[01/07 15:27:51    237s] End: GigaOpt Global Optimization
[01/07 15:27:51    237s] *** Timing Is met
[01/07 15:27:51    237s] *** Check timing (0:00:00.0)
[01/07 15:27:51    237s] Deleting Lib Analyzer.
[01/07 15:27:51    237s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/07 15:27:51    237s] Info: 1 net with fixed/cover wires excluded.
[01/07 15:27:51    237s] Info: 1 clock net  excluded from IPO operation.
[01/07 15:27:51    237s] ### Creating LA Mngr. totSessionCpu=0:03:58 mem=1446.8M
[01/07 15:27:51    237s] ### Creating LA Mngr, finished. totSessionCpu=0:03:58 mem=1446.8M
[01/07 15:27:51    237s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/07 15:27:51    237s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1446.8M
[01/07 15:27:51    237s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1446.8M
[01/07 15:27:51    237s] 
[01/07 15:27:51    237s] Active setup views:
[01/07 15:27:51    237s]  WC_AN
[01/07 15:27:51    237s]   Dominating endpoints: 0
[01/07 15:27:51    237s]   Dominating TNS: -0.000
[01/07 15:27:51    237s] 
[01/07 15:27:52    237s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:52    237s] **INFO: Flow update: Design timing is met.
[01/07 15:27:52    237s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:52    237s] **INFO: Flow update: Design timing is met.
[01/07 15:27:52    237s] Info: 1 net with fixed/cover wires excluded.
[01/07 15:27:52    237s] Info: 1 clock net  excluded from IPO operation.
[01/07 15:27:52    237s] ### Creating LA Mngr. totSessionCpu=0:03:58 mem=1444.8M
[01/07 15:27:52    237s] ### Creating LA Mngr, finished. totSessionCpu=0:03:58 mem=1444.8M
[01/07 15:27:52    237s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/07 15:27:52    237s] ### Creating PhyDesignMc. totSessionCpu=0:03:58 mem=1463.8M
[01/07 15:27:52    237s] OPERPROF: Starting DPlace-Init at level 1, MEM:1463.8M
[01/07 15:27:52    237s] z: 2, totalTracks: 1
[01/07 15:27:52    237s] z: 4, totalTracks: 1
[01/07 15:27:52    237s] z: 6, totalTracks: 1
[01/07 15:27:52    237s] z: 8, totalTracks: 1
[01/07 15:27:52    237s] #spOpts: mergeVia=F 
[01/07 15:27:52    237s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1463.8M
[01/07 15:27:52    237s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1463.8M
[01/07 15:27:52    237s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1463.8MB).
[01/07 15:27:52    237s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.024, MEM:1463.8M
[01/07 15:27:52    237s] TotalInstCnt at PhyDesignMc Initialization: 271
[01/07 15:27:52    237s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:58 mem=1463.8M
[01/07 15:27:52    237s] Begin: Area Reclaim Optimization
[01/07 15:27:52    237s] 
[01/07 15:27:52    237s] Creating Lib Analyzer ...
[01/07 15:27:52    237s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:27:52    237s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/07 15:27:52    237s] Total number of usable inverters from Lib Analyzer: 19 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/07 15:27:52    237s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/07 15:27:52    237s] 
[01/07 15:27:52    237s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 15:27:55    240s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:01 mem=1467.9M
[01/07 15:27:55    240s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:01 mem=1467.9M
[01/07 15:27:55    240s] Creating Lib Analyzer, finished. 
[01/07 15:27:55    240s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:00.8/0:20:18.3 (0.2), mem = 1467.9M
[01/07 15:27:55    240s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20643.3
[01/07 15:27:55    240s] ### Creating RouteCongInterface, started
[01/07 15:27:55    240s] 
[01/07 15:27:55    240s] #optDebug:  {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8500} {6, 0.167, 0.8500} {7, 0.167, 0.8500} {8, 0.083, 0.8500} 
[01/07 15:27:55    240s] 
[01/07 15:27:55    240s] #optDebug: {0, 1.000}
[01/07 15:27:55    240s] ### Creating RouteCongInterface, finished
[01/07 15:27:55    240s] ### Creating LA Mngr. totSessionCpu=0:04:01 mem=1467.9M
[01/07 15:27:55    240s] ### Creating LA Mngr, finished. totSessionCpu=0:04:01 mem=1467.9M
[01/07 15:27:55    241s] Usable buffer cells for single buffer setup transform:
[01/07 15:27:55    241s] BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD 
[01/07 15:27:55    241s] Number of usable buffer cells above: 20
[01/07 15:27:56    242s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1467.9M
[01/07 15:27:56    242s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1467.9M
[01/07 15:27:56    242s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.94
[01/07 15:27:56    242s] +----------+---------+--------+--------+------------+--------+
[01/07 15:27:56    242s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/07 15:27:56    242s] +----------+---------+--------+--------+------------+--------+
[01/07 15:27:56    242s] |    69.94%|        -|   0.000|   0.000|   0:00:00.0| 1467.9M|
[01/07 15:27:56    242s] #optDebug: <stH: 3.2000 MiSeL: 28.8760>
[01/07 15:27:56    242s] |    69.94%|        0|   0.000|   0.000|   0:00:00.0| 1486.9M|
[01/07 15:27:56    242s] +----------+---------+--------+--------+------------+--------+
[01/07 15:27:56    242s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.94
[01/07 15:27:56    242s] 
[01/07 15:27:56    242s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/07 15:27:56    242s] --------------------------------------------------------------
[01/07 15:27:56    242s] |                                   | Total     | Sequential |
[01/07 15:27:56    242s] --------------------------------------------------------------
[01/07 15:27:56    242s] | Num insts resized                 |       0  |       0    |
[01/07 15:27:56    242s] | Num insts undone                  |       0  |       0    |
[01/07 15:27:56    242s] | Num insts Downsized               |       0  |       0    |
[01/07 15:27:56    242s] | Num insts Samesized               |       0  |       0    |
[01/07 15:27:56    242s] | Num insts Upsized                 |       0  |       0    |
[01/07 15:27:56    242s] | Num multiple commits+uncommits    |       0  |       -    |
[01/07 15:27:56    242s] --------------------------------------------------------------
[01/07 15:27:56    242s] Bottom Preferred Layer:
[01/07 15:27:56    242s] +---------------+------------+----------+
[01/07 15:27:56    242s] |     Layer     |    CLK     |   Rule   |
[01/07 15:27:56    242s] +---------------+------------+----------+
[01/07 15:27:56    242s] | metal3 (z=3)  |          1 | default  |
[01/07 15:27:56    242s] +---------------+------------+----------+
[01/07 15:27:56    242s] Via Pillar Rule:
[01/07 15:27:56    242s]     None
[01/07 15:27:56    242s] End: Core Area Reclaim Optimization (cpu = 0:00:04.7) (real = 0:00:04.0) **
[01/07 15:27:56    242s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20643.3
[01/07 15:27:56    242s] *** AreaOpt [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:04:02.5/0:20:20.0 (0.2), mem = 1486.9M
[01/07 15:27:56    242s] 
[01/07 15:27:56    242s] =============================================================================================
[01/07 15:27:56    242s]  Step TAT Report for AreaOpt #1
[01/07 15:27:56    242s] =============================================================================================
[01/07 15:27:56    242s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 15:27:56    242s] ---------------------------------------------------------------------------------------------
[01/07 15:27:56    242s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    4.1
[01/07 15:27:56    242s] [ LibAnalyzerInit        ]      1   0:00:03.0  (  64.5 % )     0:00:03.0 /  0:00:03.0    1.0
[01/07 15:27:56    242s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:56    242s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:56    242s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:56    242s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/07 15:27:56    242s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:56    242s] [ OptEval                ]     13   0:00:00.3  (   5.6 % )     0:00:00.3 /  0:00:00.3    1.0
[01/07 15:27:56    242s] [ OptCommit              ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:56    242s] [ PostCommitDelayUpdate  ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:56    242s] [ MISC                   ]          0:00:01.4  (  29.4 % )     0:00:01.4 /  0:00:01.4    1.0
[01/07 15:27:56    242s] ---------------------------------------------------------------------------------------------
[01/07 15:27:56    242s]  AreaOpt #1 TOTAL                   0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.7    1.0
[01/07 15:27:56    242s] ---------------------------------------------------------------------------------------------
[01/07 15:27:56    242s] 
[01/07 15:27:56    242s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1467.9M
[01/07 15:27:56    242s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1467.9M
[01/07 15:27:56    242s] TotalInstCnt at PhyDesignMc Destruction: 271
[01/07 15:27:56    242s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=1448.85M, totSessionCpu=0:04:02).
[01/07 15:27:56    242s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/07 15:27:56    242s] Info: 1 net with fixed/cover wires excluded.
[01/07 15:27:56    242s] Info: 1 clock net  excluded from IPO operation.
[01/07 15:27:56    242s] ### Creating LA Mngr. totSessionCpu=0:04:02 mem=1448.9M
[01/07 15:27:56    242s] ### Creating LA Mngr, finished. totSessionCpu=0:04:02 mem=1448.9M
[01/07 15:27:56    242s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/07 15:27:56    242s] ### Creating PhyDesignMc. totSessionCpu=0:04:02 mem=1467.9M
[01/07 15:27:56    242s] OPERPROF: Starting DPlace-Init at level 1, MEM:1467.9M
[01/07 15:27:56    242s] z: 2, totalTracks: 1
[01/07 15:27:56    242s] z: 4, totalTracks: 1
[01/07 15:27:56    242s] z: 6, totalTracks: 1
[01/07 15:27:56    242s] z: 8, totalTracks: 1
[01/07 15:27:56    242s] #spOpts: mergeVia=F 
[01/07 15:27:56    242s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1467.9M
[01/07 15:27:56    242s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:1467.9M
[01/07 15:27:56    242s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1467.9MB).
[01/07 15:27:56    242s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:1467.9M
[01/07 15:27:56    242s] TotalInstCnt at PhyDesignMc Initialization: 271
[01/07 15:27:56    242s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:03 mem=1467.9M
[01/07 15:27:56    242s] Begin: Area Reclaim Optimization
[01/07 15:27:56    242s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:02.5/0:20:20.0 (0.2), mem = 1467.9M
[01/07 15:27:56    242s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20643.4
[01/07 15:27:56    242s] ### Creating RouteCongInterface, started
[01/07 15:27:56    242s] 
[01/07 15:27:56    242s] #optDebug:  {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8500} {6, 0.167, 0.5814} {7, 0.167, 0.5814} {8, 0.083, 0.4869} 
[01/07 15:27:56    242s] 
[01/07 15:27:56    242s] #optDebug: {0, 1.000}
[01/07 15:27:56    242s] ### Creating RouteCongInterface, finished
[01/07 15:27:56    242s] ### Creating LA Mngr. totSessionCpu=0:04:03 mem=1467.9M
[01/07 15:27:56    242s] ### Creating LA Mngr, finished. totSessionCpu=0:04:03 mem=1467.9M
[01/07 15:27:57    242s] Usable buffer cells for single buffer setup transform:
[01/07 15:27:57    242s] BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD 
[01/07 15:27:57    242s] Number of usable buffer cells above: 20
[01/07 15:27:58    243s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1467.9M
[01/07 15:27:58    243s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1467.9M
[01/07 15:27:58    243s] Reclaim Optimization WNS Slack 0.058  TNS Slack 0.000 Density 69.94
[01/07 15:27:58    243s] +----------+---------+--------+--------+------------+--------+
[01/07 15:27:58    243s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/07 15:27:58    243s] +----------+---------+--------+--------+------------+--------+
[01/07 15:27:58    243s] |    69.94%|        -|   0.058|   0.000|   0:00:00.0| 1467.9M|
[01/07 15:27:58    244s] |    69.80%|        4|   0.058|   0.000|   0:00:00.0| 1507.6M|
[01/07 15:27:58    244s] #optDebug: <stH: 3.2000 MiSeL: 28.8760>
[01/07 15:27:58    244s] |    69.80%|        0|   0.058|   0.000|   0:00:00.0| 1507.6M|
[01/07 15:27:58    244s] |    69.80%|        0|   0.058|   0.000|   0:00:00.0| 1507.6M|
[01/07 15:27:58    244s] |    69.80%|        0|   0.058|   0.000|   0:00:00.0| 1507.6M|
[01/07 15:27:58    244s] #optDebug: <stH: 3.2000 MiSeL: 28.8760>
[01/07 15:27:58    244s] |    69.80%|        0|   0.058|   0.000|   0:00:00.0| 1507.6M|
[01/07 15:27:58    244s] +----------+---------+--------+--------+------------+--------+
[01/07 15:27:58    244s] Reclaim Optimization End WNS Slack 0.058  TNS Slack 0.000 Density 69.80
[01/07 15:27:58    244s] 
[01/07 15:27:58    244s] ** Summary: Restruct = 4 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/07 15:27:58    244s] --------------------------------------------------------------
[01/07 15:27:58    244s] |                                   | Total     | Sequential |
[01/07 15:27:58    244s] --------------------------------------------------------------
[01/07 15:27:58    244s] | Num insts resized                 |       0  |       0    |
[01/07 15:27:58    244s] | Num insts undone                  |       0  |       0    |
[01/07 15:27:58    244s] | Num insts Downsized               |       0  |       0    |
[01/07 15:27:58    244s] | Num insts Samesized               |       0  |       0    |
[01/07 15:27:58    244s] | Num insts Upsized                 |       0  |       0    |
[01/07 15:27:58    244s] | Num multiple commits+uncommits    |       0  |       -    |
[01/07 15:27:58    244s] --------------------------------------------------------------
[01/07 15:27:58    244s] Bottom Preferred Layer:
[01/07 15:27:58    244s] +---------------+------------+----------+
[01/07 15:27:58    244s] |     Layer     |    CLK     |   Rule   |
[01/07 15:27:58    244s] +---------------+------------+----------+
[01/07 15:27:58    244s] | metal3 (z=3)  |          1 | default  |
[01/07 15:27:58    244s] +---------------+------------+----------+
[01/07 15:27:58    244s] Via Pillar Rule:
[01/07 15:27:58    244s]     None
[01/07 15:27:58    244s] End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
[01/07 15:27:58    244s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.025, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.031, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.032, MEM:1507.6M
[01/07 15:27:58    244s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20643.5
[01/07 15:27:58    244s] OPERPROF: Starting RefinePlace at level 1, MEM:1507.6M
[01/07 15:27:58    244s] *** Starting refinePlace (0:04:04 mem=1507.6M) ***
[01/07 15:27:58    244s] Total net bbox length = 5.939e+03 (2.393e+03 3.546e+03) (ext = 2.225e+03)
[01/07 15:27:58    244s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:58    244s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1507.6M
[01/07 15:27:58    244s] Starting refinePlace ...
[01/07 15:27:58    244s] One DDP V2 for no tweak run.
[01/07 15:27:58    244s] 
[01/07 15:27:58    244s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 15:27:58    244s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:58    244s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1507.6MB) @(0:04:04 - 0:04:04).
[01/07 15:27:58    244s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:27:58    244s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1507.6MB
[01/07 15:27:58    244s] Statistics of distance of Instance movement in refine placement:
[01/07 15:27:58    244s]   maximum (X+Y) =         0.00 um
[01/07 15:27:58    244s]   mean    (X+Y) =         0.00 um
[01/07 15:27:58    244s] Summary Report:
[01/07 15:27:58    244s] Instances move: 0 (out of 268 movable)
[01/07 15:27:58    244s] Instances flipped: 0
[01/07 15:27:58    244s] Mean displacement: 0.00 um
[01/07 15:27:58    244s] Max displacement: 0.00 um 
[01/07 15:27:58    244s] Total instances moved : 0
[01/07 15:27:58    244s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.011, MEM:1507.6M
[01/07 15:27:58    244s] Total net bbox length = 5.939e+03 (2.393e+03 3.546e+03) (ext = 2.225e+03)
[01/07 15:27:58    244s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1507.6MB
[01/07 15:27:58    244s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1507.6MB) @(0:04:04 - 0:04:04).
[01/07 15:27:58    244s] *** Finished refinePlace (0:04:04 mem=1507.6M) ***
[01/07 15:27:58    244s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20643.5
[01/07 15:27:58    244s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.018, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1507.6M
[01/07 15:27:58    244s] *** maximum move = 0.00 um ***
[01/07 15:27:58    244s] *** Finished re-routing un-routed nets (1507.6M) ***
[01/07 15:27:58    244s] OPERPROF: Starting DPlace-Init at level 1, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1507.6M
[01/07 15:27:58    244s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.035, MEM:1507.6M
[01/07 15:27:58    244s] 
[01/07 15:27:58    244s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1507.6M) ***
[01/07 15:27:58    244s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20643.4
[01/07 15:27:58    244s] *** AreaOpt [finish] : cpu/real = 0:00:01.8/0:00:01.9 (1.0), totSession cpu/real = 0:04:04.4/0:20:21.9 (0.2), mem = 1507.6M
[01/07 15:27:58    244s] 
[01/07 15:27:58    244s] =============================================================================================
[01/07 15:27:58    244s]  Step TAT Report for AreaOpt #2
[01/07 15:27:58    244s] =============================================================================================
[01/07 15:27:58    244s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 15:27:58    244s] ---------------------------------------------------------------------------------------------
[01/07 15:27:58    244s] [ RefinePlace            ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/07 15:27:58    244s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:58    244s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   20.5
[01/07 15:27:58    244s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:58    244s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:58    244s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.9 % )     0:00:00.3 /  0:00:00.3    0.9
[01/07 15:27:58    244s] [ OptGetWeight           ]     39   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:58    244s] [ OptEval                ]     39   0:00:00.2  (   9.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 15:27:58    244s] [ OptCommit              ]     39   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:27:58    244s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.4
[01/07 15:27:58    244s] [ PostCommitDelayUpdate  ]     40   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.2
[01/07 15:27:58    244s] [ IncrDelayCalc          ]     11   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    1.1
[01/07 15:27:58    244s] [ MISC                   ]          0:00:01.4  (  76.1 % )     0:00:01.4 /  0:00:01.4    1.0
[01/07 15:27:58    244s] ---------------------------------------------------------------------------------------------
[01/07 15:27:58    244s]  AreaOpt #2 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.8    1.0
[01/07 15:27:58    244s] ---------------------------------------------------------------------------------------------
[01/07 15:27:58    244s] 
[01/07 15:27:58    244s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1488.5M
[01/07 15:27:58    244s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1488.5M
[01/07 15:27:58    244s] TotalInstCnt at PhyDesignMc Destruction: 268
[01/07 15:27:58    244s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1448.51M, totSessionCpu=0:04:04).
[01/07 15:27:58    244s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1448.5M
[01/07 15:27:58    244s] All LLGs are deleted
[01/07 15:27:58    244s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1448.5M
[01/07 15:27:58    244s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1448.5M
[01/07 15:27:58    244s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1448.5M
[01/07 15:27:58    244s] ### Creating LA Mngr. totSessionCpu=0:04:04 mem=1448.5M
[01/07 15:27:58    244s] ### Creating LA Mngr, finished. totSessionCpu=0:04:04 mem=1448.5M
[01/07 15:27:58    244s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Import and model ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Create place DB ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Import place data ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Read instances and placement ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Read nets ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Create route DB ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       == Non-default Options ==
[01/07 15:27:58    244s] (I)       Maximum routing layer                              : 8
[01/07 15:27:58    244s] (I)       Number of threads                                  : 1
[01/07 15:27:58    244s] (I)       Method to set GCell size                           : row
[01/07 15:27:58    244s] (I)       Counted 251 PG shapes. We will not process PG shapes layer by layer.
[01/07 15:27:58    244s] (I)       Started Import route data ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Use row-based GCell size
[01/07 15:27:58    244s] (I)       Use row-based GCell align
[01/07 15:27:58    244s] (I)       GCell unit size   : 3200
[01/07 15:27:58    244s] (I)       GCell multiplier  : 1
[01/07 15:27:58    244s] (I)       GCell row height  : 3200
[01/07 15:27:58    244s] (I)       Actual row height : 3200
[01/07 15:27:58    244s] (I)       GCell align ref   : 3600 3600
[01/07 15:27:58    244s] [NR-eGR] Track table information for default rule: 
[01/07 15:27:58    244s] [NR-eGR] metal1 has no routable track
[01/07 15:27:58    244s] [NR-eGR] metal2 has single uniform track structure
[01/07 15:27:58    244s] [NR-eGR] metal3 has single uniform track structure
[01/07 15:27:58    244s] [NR-eGR] metal4 has single uniform track structure
[01/07 15:27:58    244s] [NR-eGR] metal5 has single uniform track structure
[01/07 15:27:58    244s] [NR-eGR] metal6 has single uniform track structure
[01/07 15:27:58    244s] [NR-eGR] metal7 has single uniform track structure
[01/07 15:27:58    244s] [NR-eGR] metal8 has single uniform track structure
[01/07 15:27:58    244s] (I)       ===========================================================================
[01/07 15:27:58    244s] (I)       == Report All Rule Vias ==
[01/07 15:27:58    244s] (I)       ===========================================================================
[01/07 15:27:58    244s] (I)        Via Rule : (Default)
[01/07 15:27:58    244s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 15:27:58    244s] (I)       ---------------------------------------------------------------------------
[01/07 15:27:58    244s] (I)        1    4 : VIA12_VV                   41 : VIA12_DC_TOP             
[01/07 15:27:58    244s] (I)        2    7 : VIA23_VH                   43 : VIA23_DC_RIGHT           
[01/07 15:27:58    244s] (I)        3   11 : VIA34_VH                   47 : VIA34_DC_RIGHT           
[01/07 15:27:58    244s] (I)        4   15 : VIA45_VH                   51 : VIA45_DC_RIGHT           
[01/07 15:27:58    244s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 15:27:58    244s] (I)        6   21 : VIA67_Def                  61 : VIA67_DC_TOP             
[01/07 15:27:58    244s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 15:27:58    244s] (I)       ===========================================================================
[01/07 15:27:58    244s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Read routing blockages ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Read instance blockages ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Read PG blockages ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] [NR-eGR] Read 305 PG shapes
[01/07 15:27:58    244s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Read boundary cut boxes ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] [NR-eGR] #Routing Blockages  : 0
[01/07 15:27:58    244s] [NR-eGR] #Instance Blockages : 0
[01/07 15:27:58    244s] [NR-eGR] #PG Blockages       : 305
[01/07 15:27:58    244s] [NR-eGR] #Halo Blockages     : 0
[01/07 15:27:58    244s] [NR-eGR] #Boundary Blockages : 0
[01/07 15:27:58    244s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Read blackboxes ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 15:27:58    244s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Read prerouted ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 49
[01/07 15:27:58    244s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Read unlegalized nets ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Read nets ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] [NR-eGR] Read numTotalNets=343  numIgnoredNets=1
[01/07 15:27:58    244s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Set up via pillars ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       early_global_route_priority property id does not exist.
[01/07 15:27:58    244s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Model blockages into capacity
[01/07 15:27:58    244s] (I)       Read Num Blocks=305  Num Prerouted Wires=49  Num CS=0
[01/07 15:27:58    244s] (I)       Started Initialize 3D capacity ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Layer 1 (V) : #blockages 96 : #preroutes 20
[01/07 15:27:58    244s] (I)       Layer 2 (H) : #blockages 46 : #preroutes 27
[01/07 15:27:58    244s] (I)       Layer 3 (V) : #blockages 46 : #preroutes 2
[01/07 15:27:58    244s] (I)       Layer 4 (H) : #blockages 46 : #preroutes 0
[01/07 15:27:58    244s] (I)       Layer 5 (V) : #blockages 46 : #preroutes 0
[01/07 15:27:58    244s] (I)       Layer 6 (H) : #blockages 25 : #preroutes 0
[01/07 15:27:58    244s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 15:27:58    244s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       -- layer congestion ratio --
[01/07 15:27:58    244s] (I)       Layer 1 : 0.100000
[01/07 15:27:58    244s] (I)       Layer 2 : 0.700000
[01/07 15:27:58    244s] (I)       Layer 3 : 0.700000
[01/07 15:27:58    244s] (I)       Layer 4 : 0.700000
[01/07 15:27:58    244s] (I)       Layer 5 : 0.700000
[01/07 15:27:58    244s] (I)       Layer 6 : 0.700000
[01/07 15:27:58    244s] (I)       Layer 7 : 0.700000
[01/07 15:27:58    244s] (I)       Layer 8 : 0.700000
[01/07 15:27:58    244s] (I)       ----------------------------
[01/07 15:27:58    244s] (I)       Number of ignored nets                =      1
[01/07 15:27:58    244s] (I)       Number of connected nets              =      0
[01/07 15:27:58    244s] (I)       Number of fixed nets                  =      1.  Ignored: Yes
[01/07 15:27:58    244s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 15:27:58    244s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 15:27:58    244s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 15:27:58    244s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 15:27:58    244s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 15:27:58    244s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 15:27:58    244s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 15:27:58    244s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 15:27:58    244s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Read aux data ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Others data preparation ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Create route kernel ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Ndr track 0 does not exist
[01/07 15:27:58    244s] (I)       Ndr track 0 does not exist
[01/07 15:27:58    244s] (I)       ---------------------Grid Graph Info--------------------
[01/07 15:27:58    244s] (I)       Routing area        : (0, 0) - (69600, 64800)
[01/07 15:27:58    244s] (I)       Core area           : (3600, 3600) - (66000, 61200)
[01/07 15:27:58    244s] (I)       Site width          :   400  (dbu)
[01/07 15:27:58    244s] (I)       Row height          :  3200  (dbu)
[01/07 15:27:58    244s] (I)       GCell row height    :  3200  (dbu)
[01/07 15:27:58    244s] (I)       GCell width         :  3200  (dbu)
[01/07 15:27:58    244s] (I)       GCell height        :  3200  (dbu)
[01/07 15:27:58    244s] (I)       Grid                :    22    21     8
[01/07 15:27:58    244s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 15:27:58    244s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 15:27:58    244s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 15:27:58    244s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 15:27:58    244s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 15:27:58    244s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 15:27:58    244s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 15:27:58    244s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 15:27:58    244s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 15:27:58    244s] (I)       Total num of tracks :     0   174   162   174   162   174    80    86
[01/07 15:27:58    244s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 15:27:58    244s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 15:27:58    244s] (I)       --------------------------------------------------------
[01/07 15:27:58    244s] 
[01/07 15:27:58    244s] [NR-eGR] ============ Routing rule table ============
[01/07 15:27:58    244s] [NR-eGR] Rule id: 0  Nets: 342 
[01/07 15:27:58    244s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 15:27:58    244s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 15:27:58    244s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:58    244s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:58    244s] [NR-eGR] Rule id: 1  Nets: 0 
[01/07 15:27:58    244s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[01/07 15:27:58    244s] (I)       Pitch:  L1=640  L2=800  L3=800  L4=800  L5=800  L6=800  L7=1600  L8=1600
[01/07 15:27:58    244s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[01/07 15:27:58    244s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 15:27:58    244s] [NR-eGR] ========================================
[01/07 15:27:58    244s] [NR-eGR] 
[01/07 15:27:58    244s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 15:27:58    244s] (I)       blocked tracks on layer2 : = 340 / 3654 (9.30%)
[01/07 15:27:58    244s] (I)       blocked tracks on layer3 : = 48 / 3564 (1.35%)
[01/07 15:27:58    244s] (I)       blocked tracks on layer4 : = 140 / 3654 (3.83%)
[01/07 15:27:58    244s] (I)       blocked tracks on layer5 : = 48 / 3564 (1.35%)
[01/07 15:27:58    244s] (I)       blocked tracks on layer6 : = 140 / 3654 (3.83%)
[01/07 15:27:58    244s] (I)       blocked tracks on layer7 : = 160 / 1760 (9.09%)
[01/07 15:27:58    244s] (I)       blocked tracks on layer8 : = 0 / 1806 (0.00%)
[01/07 15:27:58    244s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Reset routing kernel
[01/07 15:27:58    244s] (I)       Started Global Routing ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Initialization ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       totalPins=1055  totalGlobalPin=1000 (94.79%)
[01/07 15:27:58    244s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Net group 1 ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Generate topology ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       total 2D Cap : 21050 = (8674 H, 12376 V)
[01/07 15:27:58    244s] [NR-eGR] Layer group 1: route 342 net(s) in layer range [2, 8]
[01/07 15:27:58    244s] (I)       
[01/07 15:27:58    244s] (I)       ============  Phase 1a Route ============
[01/07 15:27:58    244s] (I)       Started Phase 1a ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Pattern routing ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/07 15:27:58    244s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Usage: 1871 = (761 H, 1110 V) = (8.77% H, 8.97% V) = (2.435e+03um H, 3.552e+03um V)
[01/07 15:27:58    244s] (I)       Started Add via demand to 2D ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       
[01/07 15:27:58    244s] (I)       ============  Phase 1b Route ============
[01/07 15:27:58    244s] (I)       Started Phase 1b ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Monotonic routing ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Usage: 1871 = (761 H, 1110 V) = (8.77% H, 8.97% V) = (2.435e+03um H, 3.552e+03um V)
[01/07 15:27:58    244s] (I)       Overflow of layer group 1: 0.64% H + 0.00% V. EstWL: 5.987200e+03um
[01/07 15:27:58    244s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       
[01/07 15:27:58    244s] (I)       ============  Phase 1c Route ============
[01/07 15:27:58    244s] (I)       Started Phase 1c ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Two level routing ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Level2 Grid: 5 x 5
[01/07 15:27:58    244s] (I)       Started Two Level Routing ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Usage: 1871 = (761 H, 1110 V) = (8.77% H, 8.97% V) = (2.435e+03um H, 3.552e+03um V)
[01/07 15:27:58    244s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       
[01/07 15:27:58    244s] (I)       ============  Phase 1d Route ============
[01/07 15:27:58    244s] (I)       Started Phase 1d ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Detoured routing ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Usage: 1871 = (761 H, 1110 V) = (8.77% H, 8.97% V) = (2.435e+03um H, 3.552e+03um V)
[01/07 15:27:58    244s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       
[01/07 15:27:58    244s] (I)       ============  Phase 1e Route ============
[01/07 15:27:58    244s] (I)       Started Phase 1e ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Route legalization ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Usage: 1871 = (761 H, 1110 V) = (8.77% H, 8.97% V) = (2.435e+03um H, 3.552e+03um V)
[01/07 15:27:58    244s] [NR-eGR] Early Global Route overflow of layer group 1: 0.64% H + 0.00% V. EstWL: 5.987200e+03um
[01/07 15:27:58    244s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       
[01/07 15:27:58    244s] (I)       ============  Phase 1l Route ============
[01/07 15:27:58    244s] (I)       Started Phase 1l ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Layer assignment (1T) ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Clean cong LA ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[01/07 15:27:58    244s] (I)       Layer  2:       3220      1075         1           0        3520    ( 0.00%) 
[01/07 15:27:58    244s] (I)       Layer  3:       3360       860        11           0        3528    ( 0.00%) 
[01/07 15:27:58    244s] (I)       Layer  4:       3418       502         0           0        3520    ( 0.00%) 
[01/07 15:27:58    244s] (I)       Layer  5:       3360        83         3           0        3528    ( 0.00%) 
[01/07 15:27:58    244s] (I)       Layer  6:       3418        49         0           0        3520    ( 0.00%) 
[01/07 15:27:58    244s] (I)       Layer  7:       1570         0         0         164        1600    ( 9.30%) 
[01/07 15:27:58    244s] (I)       Layer  8:       1720         0         0           0        1760    ( 0.00%) 
[01/07 15:27:58    244s] (I)       Total:         20066      2569        15         164       20976    ( 0.78%) 
[01/07 15:27:58    244s] (I)       
[01/07 15:27:58    244s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 15:27:58    244s] [NR-eGR]                        OverCon           OverCon            
[01/07 15:27:58    244s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/07 15:27:58    244s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[01/07 15:27:58    244s] [NR-eGR] ---------------------------------------------------------------
[01/07 15:27:58    244s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:58    244s] [NR-eGR]  metal2  (2)         1( 0.23%)         0( 0.00%)   ( 0.23%) 
[01/07 15:27:58    244s] [NR-eGR]  metal3  (3)         2( 0.45%)         2( 0.45%)   ( 0.90%) 
[01/07 15:27:58    244s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:58    244s] [NR-eGR]  metal5  (5)         2( 0.45%)         0( 0.00%)   ( 0.45%) 
[01/07 15:27:58    244s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:58    244s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:58    244s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 15:27:58    244s] [NR-eGR] ---------------------------------------------------------------
[01/07 15:27:58    244s] [NR-eGR] Total                5( 0.16%)         2( 0.07%)   ( 0.23%) 
[01/07 15:27:58    244s] [NR-eGR] 
[01/07 15:27:58    244s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Export 3D cong map ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       total 2D Cap : 21050 = (8674 H, 12376 V)
[01/07 15:27:58    244s] (I)       Started Export 2D cong map ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.65% H + 0.00% V
[01/07 15:27:58    244s] [NR-eGR] Overflow after Early Global Route 1.23% H + 0.00% V
[01/07 15:27:58    244s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Free existing wires ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       ============= Track Assignment ============
[01/07 15:27:58    244s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Track Assignment (1T) ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 15:27:58    244s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Run Multi-thread track assignment
[01/07 15:27:58    244s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Export ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] [NR-eGR] Started Export DB wires ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] [NR-eGR] Started Export all nets ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] [NR-eGR] Started Set wire vias ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:58    244s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 994
[01/07 15:27:58    244s] [NR-eGR] metal2  (2V) length: 2.271540e+03um, number of vias: 1365
[01/07 15:27:58    244s] [NR-eGR] metal3  (3H) length: 2.368140e+03um, number of vias: 172
[01/07 15:27:58    244s] [NR-eGR] metal4  (4V) length: 1.466600e+03um, number of vias: 44
[01/07 15:27:58    244s] [NR-eGR] metal5  (5H) length: 2.626000e+02um, number of vias: 6
[01/07 15:27:58    244s] [NR-eGR] metal6  (6V) length: 1.600000e+02um, number of vias: 0
[01/07 15:27:58    244s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:58    244s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 15:27:58    244s] [NR-eGR] Total length: 6.528880e+03um, number of vias: 2581
[01/07 15:27:58    244s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:58    244s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[01/07 15:27:58    244s] [NR-eGR] --------------------------------------------------------------------------
[01/07 15:27:58    244s] (I)       Started Update net boxes ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Started Update timing ( Curr Mem: 1448.51 MB )
[01/07 15:27:58    244s] (I)       Finished Update timing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1438.99 MB )
[01/07 15:27:58    244s] (I)       Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1438.99 MB )
[01/07 15:27:58    244s] (I)       Started Postprocess design ( Curr Mem: 1438.99 MB )
[01/07 15:27:58    244s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1425.99 MB )
[01/07 15:27:58    244s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1425.99 MB )
[01/07 15:27:58    244s] Extraction called for design 'BATCHARGER_controller' of instances=268 and nets=365 using extraction engine 'preRoute' .
[01/07 15:27:58    244s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/07 15:27:58    244s] Type 'man IMPEXT-3530' for more detail.
[01/07 15:27:58    244s] PreRoute RC Extraction called for design BATCHARGER_controller.
[01/07 15:27:58    244s] RC Extraction called in multi-corner(2) mode.
[01/07 15:27:58    244s] RCMode: PreRoute
[01/07 15:27:58    244s]       RC Corner Indexes            0       1   
[01/07 15:27:58    244s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 15:27:58    244s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 15:27:58    244s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 15:27:58    244s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 15:27:58    244s] Shrink Factor                : 1.00000
[01/07 15:27:58    244s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 15:27:58    244s] Using capacitance table file ...
[01/07 15:27:58    244s] LayerId::1 widthSet size::4
[01/07 15:27:58    244s] LayerId::2 widthSet size::4
[01/07 15:27:58    244s] LayerId::3 widthSet size::4
[01/07 15:27:58    244s] LayerId::4 widthSet size::4
[01/07 15:27:58    244s] LayerId::5 widthSet size::4
[01/07 15:27:58    244s] LayerId::6 widthSet size::4
[01/07 15:27:58    244s] LayerId::7 widthSet size::4
[01/07 15:27:58    244s] LayerId::8 widthSet size::5
[01/07 15:27:58    244s] Updating RC grid for preRoute extraction ...
[01/07 15:27:58    244s] Initializing multi-corner capacitance tables ... 
[01/07 15:27:59    244s] Initializing multi-corner resistance tables ...
[01/07 15:27:59    244s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 15:27:59    244s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.287279 ; aWlH: 0.000000 ; Pmax: 0.835200 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 82 ; 
[01/07 15:27:59    244s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1425.992M)
[01/07 15:27:59    244s] Compute RC Scale Done ...
[01/07 15:27:59    244s] OPERPROF: Starting HotSpotCal at level 1, MEM:1426.0M
[01/07 15:27:59    244s] [hotspot] +------------+---------------+---------------+
[01/07 15:27:59    244s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 15:27:59    244s] [hotspot] +------------+---------------+---------------+
[01/07 15:27:59    244s] [hotspot] | normalized |          0.00 |          0.00 |
[01/07 15:27:59    244s] [hotspot] +------------+---------------+---------------+
[01/07 15:27:59    244s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/07 15:27:59    244s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/07 15:27:59    244s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1426.0M
[01/07 15:27:59    244s] #################################################################################
[01/07 15:27:59    244s] # Design Stage: PreRoute
[01/07 15:27:59    244s] # Design Name: BATCHARGER_controller
[01/07 15:27:59    244s] # Design Mode: 90nm
[01/07 15:27:59    244s] # Analysis Mode: MMMC Non-OCV 
[01/07 15:27:59    244s] # Parasitics Mode: No SPEF/RCDB 
[01/07 15:27:59    244s] # Signoff Settings: SI Off 
[01/07 15:27:59    244s] #################################################################################
[01/07 15:27:59    244s] Calculate delays in BcWc mode...
[01/07 15:27:59    244s] Topological Sorting (REAL = 0:00:00.0, MEM = 1434.8M, InitMEM = 1434.8M)
[01/07 15:27:59    244s] Start delay calculation (fullDC) (1 T). (MEM=1434.79)
[01/07 15:27:59    244s] End AAE Lib Interpolated Model. (MEM=1446.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:59    244s] Total number of fetched objects 361
[01/07 15:27:59    244s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:27:59    244s] End delay calculation. (MEM=1463.74 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 15:27:59    244s] End delay calculation (fullDC). (MEM=1463.74 CPU=0:00:00.2 REAL=0:00:00.0)
[01/07 15:27:59    244s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1463.7M) ***
[01/07 15:27:59    245s] Begin: GigaOpt postEco DRV Optimization
[01/07 15:27:59    245s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/07 15:27:59    245s] Info: 1 net with fixed/cover wires excluded.
[01/07 15:27:59    245s] Info: 1 clock net  excluded from IPO operation.
[01/07 15:27:59    245s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:05.0/0:20:22.6 (0.2), mem = 1463.7M
[01/07 15:27:59    245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20643.5
[01/07 15:27:59    245s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/07 15:27:59    245s] ### Creating PhyDesignMc. totSessionCpu=0:04:05 mem=1463.7M
[01/07 15:27:59    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:1463.7M
[01/07 15:27:59    245s] z: 2, totalTracks: 1
[01/07 15:27:59    245s] z: 4, totalTracks: 1
[01/07 15:27:59    245s] z: 6, totalTracks: 1
[01/07 15:27:59    245s] z: 8, totalTracks: 1
[01/07 15:27:59    245s] #spOpts: mergeVia=F 
[01/07 15:27:59    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1463.7M
[01/07 15:27:59    245s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1463.7M
[01/07 15:27:59    245s] Core basic site is core
[01/07 15:27:59    245s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1463.7M
[01/07 15:27:59    245s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1495.7M
[01/07 15:27:59    245s] Fast DP-INIT is on for default
[01/07 15:27:59    245s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 15:27:59    245s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.036, MEM:1495.7M
[01/07 15:27:59    245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1495.7M
[01/07 15:27:59    245s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1495.7MB).
[01/07 15:27:59    245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:1495.7M
[01/07 15:27:59    245s] TotalInstCnt at PhyDesignMc Initialization: 268
[01/07 15:27:59    245s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:05 mem=1495.7M
[01/07 15:27:59    245s] ### Creating RouteCongInterface, started
[01/07 15:27:59    245s] 
[01/07 15:27:59    245s] #optDebug:  {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8390} {6, 0.167, 0.4651} {7, 0.167, 0.4651} {8, 0.083, 0.3895} 
[01/07 15:27:59    245s] 
[01/07 15:27:59    245s] #optDebug: {0, 1.000}
[01/07 15:27:59    245s] ### Creating RouteCongInterface, finished
[01/07 15:27:59    245s] ### Creating LA Mngr. totSessionCpu=0:04:05 mem=1495.7M
[01/07 15:27:59    245s] ### Creating LA Mngr, finished. totSessionCpu=0:04:05 mem=1495.7M
[01/07 15:28:03    249s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1514.8M
[01/07 15:28:03    249s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1514.8M
[01/07 15:28:03    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 15:28:03    249s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/07 15:28:03    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 15:28:03    249s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/07 15:28:03    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 15:28:03    249s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 15:28:03    249s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.56|     0.00|       0|       0|       0|  69.80|          |         |
[01/07 15:28:03    249s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 15:28:03    249s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.56|     0.00|       0|       0|       0|  69.80| 0:00:00.0|  1514.8M|
[01/07 15:28:03    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 15:28:03    249s] Bottom Preferred Layer:
[01/07 15:28:03    249s] +---------------+------------+----------+
[01/07 15:28:03    249s] |     Layer     |    CLK     |   Rule   |
[01/07 15:28:03    249s] +---------------+------------+----------+
[01/07 15:28:03    249s] | metal3 (z=3)  |          1 | default  |
[01/07 15:28:03    249s] +---------------+------------+----------+
[01/07 15:28:03    249s] Via Pillar Rule:
[01/07 15:28:03    249s]     None
[01/07 15:28:03    249s] 
[01/07 15:28:03    249s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1514.8M) ***
[01/07 15:28:03    249s] 
[01/07 15:28:03    249s] Total-nets :: 343, Stn-nets :: 0, ratio :: 0 %
[01/07 15:28:03    249s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1495.7M
[01/07 15:28:03    249s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1495.7M
[01/07 15:28:03    249s] TotalInstCnt at PhyDesignMc Destruction: 268
[01/07 15:28:03    249s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20643.5
[01/07 15:28:03    249s] *** DrvOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:04:09.2/0:20:26.8 (0.2), mem = 1495.7M
[01/07 15:28:03    249s] 
[01/07 15:28:03    249s] =============================================================================================
[01/07 15:28:03    249s]  Step TAT Report for DrvOpt #2
[01/07 15:28:03    249s] =============================================================================================
[01/07 15:28:03    249s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 15:28:03    249s] ---------------------------------------------------------------------------------------------
[01/07 15:28:03    249s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[01/07 15:28:03    249s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   11.7
[01/07 15:28:03    249s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.0
[01/07 15:28:03    249s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:28:03    249s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:28:03    249s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:28:03    249s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.6
[01/07 15:28:03    249s] [ MISC                   ]          0:00:04.2  (  98.4 % )     0:00:04.2 /  0:00:04.1    1.0
[01/07 15:28:03    249s] ---------------------------------------------------------------------------------------------
[01/07 15:28:03    249s]  DrvOpt #2 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[01/07 15:28:03    249s] ---------------------------------------------------------------------------------------------
[01/07 15:28:03    249s] 
[01/07 15:28:03    249s] End: GigaOpt postEco DRV Optimization
[01/07 15:28:03    249s] **INFO: Flow update: Design timing is met.
[01/07 15:28:03    249s] Running refinePlace -preserveRouting true -hardFence false
[01/07 15:28:03    249s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1495.7M
[01/07 15:28:03    249s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1495.7M
[01/07 15:28:03    249s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1495.7M
[01/07 15:28:03    249s] z: 2, totalTracks: 1
[01/07 15:28:03    249s] z: 4, totalTracks: 1
[01/07 15:28:03    249s] z: 6, totalTracks: 1
[01/07 15:28:03    249s] z: 8, totalTracks: 1
[01/07 15:28:03    249s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1495.7M
[01/07 15:28:03    249s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.024, MEM:1495.7M
[01/07 15:28:03    249s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1495.7MB).
[01/07 15:28:03    249s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.031, MEM:1495.7M
[01/07 15:28:03    249s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.032, MEM:1495.7M
[01/07 15:28:03    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20643.6
[01/07 15:28:03    249s] OPERPROF:   Starting RefinePlace at level 2, MEM:1495.7M
[01/07 15:28:03    249s] *** Starting refinePlace (0:04:09 mem=1495.7M) ***
[01/07 15:28:03    249s] Total net bbox length = 5.939e+03 (2.393e+03 3.546e+03) (ext = 2.225e+03)
[01/07 15:28:03    249s] 
[01/07 15:28:03    249s] Starting Small incrNP...
[01/07 15:28:03    249s] User Input Parameters:
[01/07 15:28:03    249s] - Congestion Driven    : Off
[01/07 15:28:03    249s] - Timing Driven        : Off
[01/07 15:28:03    249s] - Area-Violation Based : Off
[01/07 15:28:03    249s] - Start Rollback Level : -5
[01/07 15:28:03    249s] - Legalized            : On
[01/07 15:28:03    249s] - Window Based         : Off
[01/07 15:28:03    249s] - eDen incr mode       : Off
[01/07 15:28:03    249s] - Small incr mode      : On
[01/07 15:28:03    249s] 
[01/07 15:28:03    249s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1495.7M
[01/07 15:28:03    249s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.001, MEM:1495.7M
[01/07 15:28:03    249s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[01/07 15:28:03    249s] Density distribution unevenness ratio = 1.703%
[01/07 15:28:03    249s] cost 0.730000, thresh 1.000000
[01/07 15:28:03    249s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1495.7M)
[01/07 15:28:03    249s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/07 15:28:03    249s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1495.7M
[01/07 15:28:03    249s] Starting refinePlace ...
[01/07 15:28:03    249s] One DDP V2 for no tweak run.
[01/07 15:28:03    249s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/07 15:28:03    249s] ** Cut row section cpu time 0:00:00.0.
[01/07 15:28:03    249s]    Spread Effort: high, pre-route mode, useDDP on.
[01/07 15:28:03    249s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1495.7MB) @(0:04:09 - 0:04:09).
[01/07 15:28:03    249s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:28:03    249s] wireLenOptFixPriorityInst 19 inst fixed
[01/07 15:28:03    249s] 
[01/07 15:28:03    249s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 15:28:03    249s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:28:03    249s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1495.7MB) @(0:04:09 - 0:04:09).
[01/07 15:28:03    249s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 15:28:03    249s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1495.7MB
[01/07 15:28:03    249s] Statistics of distance of Instance movement in refine placement:
[01/07 15:28:03    249s]   maximum (X+Y) =         0.00 um
[01/07 15:28:03    249s]   mean    (X+Y) =         0.00 um
[01/07 15:28:03    249s] Summary Report:
[01/07 15:28:03    249s] Instances move: 0 (out of 268 movable)
[01/07 15:28:03    249s] Instances flipped: 0
[01/07 15:28:03    249s] Mean displacement: 0.00 um
[01/07 15:28:03    249s] Max displacement: 0.00 um 
[01/07 15:28:03    249s] Total instances moved : 0
[01/07 15:28:03    249s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.018, MEM:1495.7M
[01/07 15:28:03    249s] Total net bbox length = 5.939e+03 (2.393e+03 3.546e+03) (ext = 2.225e+03)
[01/07 15:28:03    249s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1495.7MB
[01/07 15:28:03    249s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1495.7MB) @(0:04:09 - 0:04:09).
[01/07 15:28:03    249s] *** Finished refinePlace (0:04:09 mem=1495.7M) ***
[01/07 15:28:03    249s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20643.6
[01/07 15:28:03    249s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.026, MEM:1495.7M
[01/07 15:28:03    249s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1495.7M
[01/07 15:28:03    249s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:1495.7M
[01/07 15:28:03    249s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.060, REAL:0.062, MEM:1495.7M
[01/07 15:28:03    249s] **INFO: Flow update: Design timing is met.
[01/07 15:28:03    249s] **INFO: Flow update: Design timing is met.
[01/07 15:28:03    249s] #optDebug: fT-D <X 1 0 0 0>
[01/07 15:28:03    249s] 
[01/07 15:28:03    249s] Active setup views:
[01/07 15:28:03    249s]  WC_AN
[01/07 15:28:03    249s]   Dominating endpoints: 0
[01/07 15:28:03    249s]   Dominating TNS: -0.000
[01/07 15:28:03    249s] 
[01/07 15:28:03    249s] Extraction called for design 'BATCHARGER_controller' of instances=268 and nets=365 using extraction engine 'preRoute' .
[01/07 15:28:03    249s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/07 15:28:03    249s] Type 'man IMPEXT-3530' for more detail.
[01/07 15:28:03    249s] PreRoute RC Extraction called for design BATCHARGER_controller.
[01/07 15:28:03    249s] RC Extraction called in multi-corner(2) mode.
[01/07 15:28:03    249s] RCMode: PreRoute
[01/07 15:28:03    249s]       RC Corner Indexes            0       1   
[01/07 15:28:03    249s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 15:28:03    249s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 15:28:03    249s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 15:28:03    249s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 15:28:03    249s] Shrink Factor                : 1.00000
[01/07 15:28:03    249s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 15:28:03    249s] Using capacitance table file ...
[01/07 15:28:03    249s] LayerId::1 widthSet size::4
[01/07 15:28:03    249s] LayerId::2 widthSet size::4
[01/07 15:28:03    249s] LayerId::3 widthSet size::4
[01/07 15:28:03    249s] LayerId::4 widthSet size::4
[01/07 15:28:03    249s] LayerId::5 widthSet size::4
[01/07 15:28:03    249s] LayerId::6 widthSet size::4
[01/07 15:28:03    249s] LayerId::7 widthSet size::4
[01/07 15:28:03    249s] LayerId::8 widthSet size::5
[01/07 15:28:03    249s] Updating RC grid for preRoute extraction ...
[01/07 15:28:03    249s] Initializing multi-corner capacitance tables ... 
[01/07 15:28:03    249s] Initializing multi-corner resistance tables ...
[01/07 15:28:03    249s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 15:28:03    249s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.287279 ; aWlH: 0.000000 ; Pmax: 0.835200 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 82 ; 
[01/07 15:28:03    249s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1432.230M)
[01/07 15:28:03    249s] Starting delay calculation for Setup views
[01/07 15:28:04    249s] #################################################################################
[01/07 15:28:04    249s] # Design Stage: PreRoute
[01/07 15:28:04    249s] # Design Name: BATCHARGER_controller
[01/07 15:28:04    249s] # Design Mode: 90nm
[01/07 15:28:04    249s] # Analysis Mode: MMMC Non-OCV 
[01/07 15:28:04    249s] # Parasitics Mode: No SPEF/RCDB 
[01/07 15:28:04    249s] # Signoff Settings: SI Off 
[01/07 15:28:04    249s] #################################################################################
[01/07 15:28:04    249s] Calculate delays in BcWc mode...
[01/07 15:28:04    249s] Topological Sorting (REAL = 0:00:00.0, MEM = 1438.3M, InitMEM = 1438.3M)
[01/07 15:28:04    249s] Start delay calculation (fullDC) (1 T). (MEM=1438.26)
[01/07 15:28:04    249s] End AAE Lib Interpolated Model. (MEM=1449.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:28:04    249s] Total number of fetched objects 361
[01/07 15:28:04    249s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:28:04    249s] End delay calculation. (MEM=1465.46 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 15:28:04    249s] End delay calculation (fullDC). (MEM=1465.46 CPU=0:00:00.2 REAL=0:00:00.0)
[01/07 15:28:04    249s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1465.5M) ***
[01/07 15:28:04    249s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:04:10 mem=1465.5M)
[01/07 15:28:04    249s] Reported timing to dir ./timingReports
[01/07 15:28:04    249s] **optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1261.2M, totSessionCpu=0:04:10 **
[01/07 15:28:04    249s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1422.5M
[01/07 15:28:04    249s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.019, MEM:1422.5M
[01/07 15:28:06    250s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.560  |  7.560  |  8.254  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   52    |   50    |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.801%
Routing Overflow: 1.23% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:44, mem = 1262.1M, totSessionCpu=0:04:10 **
[01/07 15:28:06    250s] Deleting Cell Server ...
[01/07 15:28:06    250s] Deleting Lib Analyzer.
[01/07 15:28:06    250s] *** Finished optDesign ***
[01/07 15:28:06    250s] 
[01/07 15:28:06    250s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:51.2 real=0:00:53.2)
[01/07 15:28:06    250s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:17.6 real=0:00:17.4)
[01/07 15:28:06    250s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.9 real=0:00:02.0)
[01/07 15:28:06    250s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.6 real=0:00:04.7)
[01/07 15:28:06    250s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 15:28:06    250s] Info: pop threads available for lower-level modules during optimization.
[01/07 15:28:06    250s] Info: Destroy the CCOpt slew target map.
[01/07 15:28:06    250s] clean pInstBBox. size 0
[01/07 15:28:06    250s] Set place::cacheFPlanSiteMark to 0
[01/07 15:28:06    250s] All LLGs are deleted
[01/07 15:28:06    250s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1437.7M
[01/07 15:28:06    250s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1437.7M
[01/07 15:28:06    250s] 
[01/07 15:28:06    250s] *** Summary of all messages that are not suppressed in this session:
[01/07 15:28:06    250s] Severity  ID               Count  Summary                                  
[01/07 15:28:06    250s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[01/07 15:28:06    250s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/07 15:28:06    250s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[01/07 15:28:06    250s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[01/07 15:28:06    250s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[01/07 15:28:06    250s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[01/07 15:28:06    250s] *** Message Summary: 12 warning(s), 0 error(s)
[01/07 15:28:06    250s] 
[01/07 15:28:06    250s] 
[01/07 15:28:06    250s] =============================================================================================
[01/07 15:28:06    250s]  Final TAT Report for ccopt_design
[01/07 15:28:06    250s] =============================================================================================
[01/07 15:28:06    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 15:28:06    250s] ---------------------------------------------------------------------------------------------
[01/07 15:28:06    250s] [ GlobalOpt              ]      1   0:00:17.4  (  32.7 % )     0:00:17.4 /  0:00:17.5    1.0
[01/07 15:28:06    250s] [ DrvOpt                 ]      2   0:00:11.5  (  21.7 % )     0:00:11.5 /  0:00:11.5    1.0
[01/07 15:28:06    250s] [ AreaOpt                ]      2   0:00:06.5  (  12.2 % )     0:00:06.6 /  0:00:06.6    1.0
[01/07 15:28:06    250s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.0
[01/07 15:28:06    250s] [ IncrReplace            ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/07 15:28:06    250s] [ RefinePlace            ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[01/07 15:28:06    250s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[01/07 15:28:06    250s] [ FullDelayCalc          ]      2   0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:00.6    1.0
[01/07 15:28:06    250s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.2 % )     0:00:02.6 /  0:00:00.7    0.3
[01/07 15:28:06    250s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/07 15:28:06    250s] [ DrvReport              ]      2   0:00:01.9  (   3.6 % )     0:00:01.9 /  0:00:00.1    0.0
[01/07 15:28:06    250s] [ GenerateReports        ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[01/07 15:28:06    250s] [ MISC                   ]          0:00:14.6  (  27.5 % )     0:00:14.6 /  0:00:14.4    1.0
[01/07 15:28:06    250s] ---------------------------------------------------------------------------------------------
[01/07 15:28:06    250s]  ccopt_design TOTAL                 0:00:53.2  ( 100.0 % )     0:00:53.2 /  0:00:51.2    1.0
[01/07 15:28:06    250s] ---------------------------------------------------------------------------------------------
[01/07 15:28:06    250s] 
[01/07 15:28:06    250s] #% End ccopt_design (date=01/07 15:28:06, total cpu=0:00:51.4, real=0:00:53.0, peak res=1268.9M, current mem=1194.9M)
[01/07 15:28:27    253s] <CMD> report_ccopt_clock_trees
[01/07 15:28:27    253s] Clock tree timing engine global stage delay update for SS_DELAY:setup.early...
[01/07 15:28:27    253s] End AAE Lib Interpolated Model. (MEM=1381.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:28:27    253s] Clock tree timing engine global stage delay update for SS_DELAY:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:28:27    253s] Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 15:28:27    253s] Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:28:27    253s] Clock tree timing engine global stage delay update for FF_DELAY:hold.early...
[01/07 15:28:27    253s] Clock tree timing engine global stage delay update for FF_DELAY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:28:27    253s] Clock tree timing engine global stage delay update for FF_DELAY:hold.late...
[01/07 15:28:27    253s] Clock tree timing engine global stage delay update for FF_DELAY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Clock DAG stats:
[01/07 15:28:27    253s] ================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] -----------------------------------------------------------
[01/07 15:28:27    253s] Cell type                     Count    Area     Capacitance
[01/07 15:28:27    253s] -----------------------------------------------------------
[01/07 15:28:27    253s] Buffers                         0      0.000       0.000
[01/07 15:28:27    253s] Inverters                       0      0.000       0.000
[01/07 15:28:27    253s] Integrated Clock Gates          0      0.000       0.000
[01/07 15:28:27    253s] Non-Integrated Clock Gates      0      0.000       0.000
[01/07 15:28:27    253s] Clock Logic                     0      0.000       0.000
[01/07 15:28:27    253s] All                             0      0.000       0.000
[01/07 15:28:27    253s] -----------------------------------------------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Clock DAG wire lengths:
[01/07 15:28:27    253s] =======================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] --------------------
[01/07 15:28:27    253s] Type     Wire Length
[01/07 15:28:27    253s] --------------------
[01/07 15:28:27    253s] Top          0.000
[01/07 15:28:27    253s] Trunk        0.000
[01/07 15:28:27    253s] Leaf       161.540
[01/07 15:28:27    253s] Total      161.540
[01/07 15:28:27    253s] --------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Clock DAG hp wire lengths:
[01/07 15:28:27    253s] ==========================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] -----------------------
[01/07 15:28:27    253s] Type     hp Wire Length
[01/07 15:28:27    253s] -----------------------
[01/07 15:28:27    253s] Top          0.000
[01/07 15:28:27    253s] Trunk        0.000
[01/07 15:28:27    253s] Leaf         0.000
[01/07 15:28:27    253s] Total        0.000
[01/07 15:28:27    253s] -----------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Clock DAG capacitances:
[01/07 15:28:27    253s] =======================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] --------------------------------
[01/07 15:28:27    253s] Type     Gate     Wire     Total
[01/07 15:28:27    253s] --------------------------------
[01/07 15:28:27    253s] Top      0.000    0.000    0.000
[01/07 15:28:27    253s] Trunk    0.000    0.000    0.000
[01/07 15:28:27    253s] Leaf     0.032    0.030    0.062
[01/07 15:28:27    253s] Total    0.032    0.030    0.062
[01/07 15:28:27    253s] --------------------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Clock DAG sink capacitances:
[01/07 15:28:27    253s] ============================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] --------------------------------------------------------
[01/07 15:28:27    253s] Count    Total    Average    Std. Dev.    Min      Max
[01/07 15:28:27    253s] --------------------------------------------------------
[01/07 15:28:27    253s]  19      0.032     0.002       0.000      0.002    0.002
[01/07 15:28:27    253s] --------------------------------------------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Clock DAG net violations:
[01/07 15:28:27    253s] =========================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] None
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Clock DAG primary half-corner transition distribution:
[01/07 15:28:27    253s] ======================================================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[01/07 15:28:27    253s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] Leaf        0.290       1       0.005       0.000      0.005    0.005    {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}         -
[01/07 15:28:27    253s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Clock Tree Summary:
[01/07 15:28:27    253s] ===================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] ---------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
[01/07 15:28:27    253s] Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
[01/07 15:28:27    253s]                                Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
[01/07 15:28:27    253s]                                                                 (Ohms)                                
[01/07 15:28:27    253s] ---------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] clk           0     0     0      0       0        19     90.4     525.172      0.000    0.030  0.032  clk
[01/07 15:28:27    253s] ---------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Clock Sink Summary:
[01/07 15:28:27    253s] ===================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/07 15:28:27    253s] Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/07 15:28:27    253s]                                                                                                           Pins    Sinks   Sinks       
[01/07 15:28:27    253s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] clk              0             0             0            0           0          0        19        0       0       0         0         0
[01/07 15:28:27    253s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Summary across all clock trees:
[01/07 15:28:27    253s] ===============================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] -----------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max     Max          Standard   Wire   Gate
[01/07 15:28:27    253s] Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length  Source-sink  cell area  cap    cap
[01/07 15:28:27    253s]                    Cells  Fanout    Fanout    Fanout  Fanout   (um)    Resistance   (um^2)     (pF)   (pF)
[01/07 15:28:27    253s]                                                                        (Ohms)                         
[01/07 15:28:27    253s] -----------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s]   0     0     0      0       0         0        19      19     90.400    52.517       0.000    0.030  0.032
[01/07 15:28:27    253s] -----------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Clock Sink Summary across all clock trees:
[01/07 15:28:27    253s] ==========================================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] -------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/07 15:28:27    253s] exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/07 15:28:27    253s]                                                                                               Pins    Sinks   Sinks       
[01/07 15:28:27    253s] -------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s]      0             0             0            0           0          0        19        0       0       0         0         0
[01/07 15:28:27    253s] -------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Physical metrics across all clock trees:
[01/07 15:28:27    253s] ========================================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] -----------------------------------------------------------------------
[01/07 15:28:27    253s] Metric                               Minimum  Average  Maximum  Std.dev
[01/07 15:28:27    253s] -----------------------------------------------------------------------
[01/07 15:28:27    253s] Source-sink routed net length (um)   90.400   90.400   90.400    0.000
[01/07 15:28:27    253s] Source-sink manhattan distance (um)  89.800   89.800   89.800    0.000
[01/07 15:28:27    253s] Source-sink resistance (Ohm)         52.517   52.517   52.517    0.000
[01/07 15:28:27    253s] -----------------------------------------------------------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Transition distribution for half-corner SS_DELAY:setup.late:
[01/07 15:28:27    253s] ============================================================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[01/07 15:28:27    253s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] Leaf        0.290       1       0.005       0.000      0.005    0.005    {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}         -
[01/07 15:28:27    253s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Count of violations across all clock trees:
[01/07 15:28:27    253s] ===========================================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] ---------------------------------------------------------------------------------------
[01/07 15:28:27    253s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[01/07 15:28:27    253s] Name        violations         violations        violations    violations    violations
[01/07 15:28:27    253s] ---------------------------------------------------------------------------------------
[01/07 15:28:27    253s] clk                 0                 0               0             0            0
[01/07 15:28:27    253s] ---------------------------------------------------------------------------------------
[01/07 15:28:27    253s] Total               0                 0               0             0            0
[01/07 15:28:27    253s] ---------------------------------------------------------------------------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Found a total of 0 clock tree pins with max capacitance violations.
[01/07 15:28:27    253s] Found a total of 0 clock tree nets with max resistance violations.
[01/07 15:28:27    253s] Found a total of 0 clock tree nets with max length violations.
[01/07 15:28:27    253s] Found a total of 0 clock tree nets with max fanout violations.
[01/07 15:28:27    253s] Found a total of 0 clock tree pins with a slew violation.
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Report for clock tree: clk:
[01/07 15:28:27    253s] ===========================
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Clock Tree Gating Structure (Logical):
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] # Full cycle clock gates   : 0
[01/07 15:28:27    253s] Minimum clock gating depth : 0
[01/07 15:28:27    253s] Maximum clock gating depth : 0
[01/07 15:28:27    253s] Clock gate area (um^2)     : 0.000
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Clock Tree Buffering Structure (Logical):
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] # Buffers             : 0
[01/07 15:28:27    253s] # Inverters           : 0
[01/07 15:28:27    253s]   Total               : 0
[01/07 15:28:27    253s] Minimum depth         : 0
[01/07 15:28:27    253s] Maximum depth         : 0
[01/07 15:28:27    253s] Buffering area (um^2) : 0.000
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Clock Tree Level Structure (Logical):
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] -----------------------------------------------------------------
[01/07 15:28:27    253s] Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/07 15:28:27    253s]        Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
[01/07 15:28:27    253s]                                 Pins    Sinks   Sinks       
[01/07 15:28:27    253s] -----------------------------------------------------------------
[01/07 15:28:27    253s] root     0      19        0       0       0         0         0
[01/07 15:28:27    253s] -----------------------------------------------------------------
[01/07 15:28:27    253s] Total    0      19        0       0       0         0         0
[01/07 15:28:27    253s] -----------------------------------------------------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] Target and measured clock slews (in ns):
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] -----------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] Timing Corner         Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
[01/07 15:28:27    253s]                       Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
[01/07 15:28:27    253s] -----------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] FF_DELAY:hold.early      0.004          0.004           -              -        ignored            -      ignored            -
[01/07 15:28:27    253s] FF_DELAY:hold.late       0.004          0.004           -              -        ignored            -      ignored            -
[01/07 15:28:27    253s] SS_DELAY:setup.early     0.005          0.005           -              -        ignored            -      ignored            -
[01/07 15:28:27    253s] SS_DELAY:setup.late      0.005          0.005           -              -        auto computed   0.290     auto computed   0.290
[01/07 15:28:27    253s] -----------------------------------------------------------------------------------------------------------------------------------
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] * - indicates that target was not met.
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] auto extracted - target was extracted from SDC.
[01/07 15:28:27    253s] auto computed - target was computed when balancing trees.
[01/07 15:28:27    253s] 
[01/07 15:28:27    253s] 
[01/07 15:28:45    256s] <CMD> report_ccopt_clock_tree_structure
[01/07 15:28:45    256s] Clock tree clk:
[01/07 15:28:45    256s]  Total FF: 19
[01/07 15:28:45    256s]  Max Level: 2
[01/07 15:28:45    256s]   (L1) output port clk
[01/07 15:28:45    256s]    \_ ... (19 sinks omitted)
[01/07 15:28:45    256s] 
[01/07 15:30:07    264s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/07 15:30:07    264s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix BATCHARGER_controller_postCTS -outDir timingReports
[01/07 15:30:07    264s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 15:30:07    264s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1381.7M
[01/07 15:30:07    264s] All LLGs are deleted
[01/07 15:30:07    264s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1381.7M
[01/07 15:30:07    264s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1381.7M
[01/07 15:30:07    264s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1381.7M
[01/07 15:30:07    264s] Start to check current routing status for nets...
[01/07 15:30:07    264s] All nets are already routed correctly.
[01/07 15:30:07    264s] End to check current routing status for nets (mem=1381.7M)
[01/07 15:30:07    264s] Effort level <high> specified for reg2reg path_group
[01/07 15:30:07    264s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1383.7M
[01/07 15:30:07    264s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1383.7M
[01/07 15:30:07    264s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1383.7M
[01/07 15:30:07    264s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.012, MEM:1400.4M
[01/07 15:30:07    264s] Fast DP-INIT is on for default
[01/07 15:30:07    264s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1400.4M
[01/07 15:30:07    264s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.040, MEM:1400.4M
[01/07 15:30:07    264s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1400.4M
[01/07 15:30:07    264s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1400.4M
[01/07 15:30:09    264s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.560  |  7.560  |  8.254  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   52    |   50    |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.801%
Routing Overflow: 1.23% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[01/07 15:30:09    264s] Total CPU time: 0.59 sec
[01/07 15:30:09    264s] Total Real time: 2.0 sec
[01/07 15:30:09    264s] Total Memory Usage: 1398.425781 Mbytes
[01/07 15:30:09    264s] 
[01/07 15:30:09    264s] =============================================================================================
[01/07 15:30:09    264s]  Final TAT Report for timeDesign
[01/07 15:30:09    264s] =============================================================================================
[01/07 15:30:09    264s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 15:30:09    264s] ---------------------------------------------------------------------------------------------
[01/07 15:30:09    264s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:30:09    264s] [ TimingUpdate           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[01/07 15:30:09    264s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.4 % )     0:00:02.3 /  0:00:00.4    0.2
[01/07 15:30:09    264s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 15:30:09    264s] [ DrvReport              ]      1   0:00:01.9  (  77.4 % )     0:00:02.0 /  0:00:00.0    0.0
[01/07 15:30:09    264s] [ GenerateReports        ]      1   0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.2    1.1
[01/07 15:30:09    264s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:30:09    264s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.9
[01/07 15:30:09    264s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:30:09    264s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:30:09    264s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[01/07 15:30:09    264s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 15:30:09    264s] [ MISC                   ]          0:00:00.2  (   7.0 % )     0:00:00.2 /  0:00:00.2    0.9
[01/07 15:30:09    264s] ---------------------------------------------------------------------------------------------
[01/07 15:30:09    264s]  timeDesign TOTAL                   0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:00.6    0.2
[01/07 15:30:09    264s] ---------------------------------------------------------------------------------------------
[01/07 15:30:09    264s] 
[01/07 15:30:09    264s] Info: pop threads available for lower-level modules during optimization.
[01/07 15:31:49    274s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[01/07 15:31:49    274s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[01/07 15:31:49    274s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[01/07 15:31:49    274s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[01/07 15:31:49    274s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/07 15:31:49    274s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[01/07 15:31:49    274s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[01/07 15:31:49    274s] Running Native NanoRoute ...
[01/07 15:31:49    274s] <CMD> routeDesign -globalDetail
[01/07 15:31:49    274s] ### Time Record (routeDesign) is installed.
[01/07 15:31:49    274s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1195.65 (MB), peak = 1268.85 (MB)
[01/07 15:31:49    274s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/07 15:31:49    274s] **INFO: User settings:
[01/07 15:31:49    274s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/07 15:31:49    274s] setNanoRouteMode -grouteExpTdStdDelay                           29.1
[01/07 15:31:49    274s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[01/07 15:31:49    274s] setNanoRouteMode -routeWithSiDriven                             false
[01/07 15:31:49    274s] setNanoRouteMode -routeWithTimingDriven                         false
[01/07 15:31:49    274s] setNanoRouteMode -timingEngine                                  {}
[01/07 15:31:49    274s] setExtractRCMode -engine                                        preRoute
[01/07 15:31:49    274s] setDelayCalMode -enable_high_fanout                             true
[01/07 15:31:49    274s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[01/07 15:31:49    274s] setDelayCalMode -engine                                         aae
[01/07 15:31:49    274s] setDelayCalMode -ignoreNetLoad                                  false
[01/07 15:31:49    274s] setSIMode -separate_delta_delay_on_data                         true
[01/07 15:31:49    274s] 
[01/07 15:31:49    274s] #**INFO: setDesignMode -flowEffort standard
[01/07 15:31:49    274s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/07 15:31:49    274s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/07 15:31:49    274s] OPERPROF: Starting checkPlace at level 1, MEM:1398.4M
[01/07 15:31:49    274s] z: 2, totalTracks: 1
[01/07 15:31:49    274s] z: 4, totalTracks: 1
[01/07 15:31:49    274s] z: 6, totalTracks: 1
[01/07 15:31:49    274s] z: 8, totalTracks: 1
[01/07 15:31:49    274s] All LLGs are deleted
[01/07 15:31:49    274s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1398.4M
[01/07 15:31:49    274s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1398.4M
[01/07 15:31:49    274s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1398.4M
[01/07 15:31:49    274s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1398.4M
[01/07 15:31:49    274s] Core basic site is core
[01/07 15:31:49    274s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1398.4M
[01/07 15:31:49    274s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.010, MEM:1398.4M
[01/07 15:31:49    274s] SiteArray: non-trimmed site array dimensions = 18 x 156
[01/07 15:31:49    274s] SiteArray: use 20,480 bytes
[01/07 15:31:49    274s] SiteArray: current memory after site array memory allocation 1398.4M
[01/07 15:31:49    274s] SiteArray: FP blocked sites are writable
[01/07 15:31:49    274s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.013, MEM:1398.4M
[01/07 15:31:49    274s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1398.4M
[01/07 15:31:49    274s] Begin checking placement ... (start mem=1398.4M, init mem=1398.4M)
[01/07 15:31:49    274s] 
[01/07 15:31:49    274s] Running CheckPlace using 1 thread in normal mode...
[01/07 15:31:49    274s] 
[01/07 15:31:49    274s] ...checkPlace normal is done!
[01/07 15:31:49    274s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1398.4M
[01/07 15:31:49    274s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1398.4M
[01/07 15:31:49    274s] *info: Placed = 268           
[01/07 15:31:49    274s] *info: Unplaced = 0           
[01/07 15:31:49    274s] Placement Density:69.80%(2509/3594)
[01/07 15:31:49    274s] Placement Density (including fixed std cells):69.80%(2509/3594)
[01/07 15:31:49    274s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1398.4M
[01/07 15:31:49    274s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1398.4M
[01/07 15:31:49    274s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1398.4M)
[01/07 15:31:49    274s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.047, MEM:1398.4M
[01/07 15:31:49    274s] 
[01/07 15:31:49    274s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/07 15:31:49    274s] *** Changed status on (1) nets in Clock.
[01/07 15:31:49    274s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1398.4M) ***
[01/07 15:31:49    274s] 
[01/07 15:31:49    274s] globalDetailRoute
[01/07 15:31:49    274s] 
[01/07 15:31:49    274s] ### Time Record (globalDetailRoute) is installed.
[01/07 15:31:49    274s] #Start globalDetailRoute on Tue Jan  7 15:31:49 2025
[01/07 15:31:49    274s] #
[01/07 15:31:49    274s] ### Time Record (Pre Callback) is installed.
[01/07 15:31:49    274s] ### Time Record (Pre Callback) is uninstalled.
[01/07 15:31:49    274s] ### Time Record (DB Import) is installed.
[01/07 15:31:49    274s] ### Time Record (Timing Data Generation) is installed.
[01/07 15:31:49    274s] ### Time Record (Timing Data Generation) is uninstalled.
[01/07 15:31:49    274s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[01/07 15:31:49    274s] ### Net info: total nets: 365
[01/07 15:31:49    274s] ### Net info: dirty nets: 0
[01/07 15:31:49    274s] ### Net info: marked as disconnected nets: 0
[01/07 15:31:49    274s] #num needed restored net=0
[01/07 15:31:49    274s] #need_extraction net=0 (total=365)
[01/07 15:31:49    274s] ### Net info: fully routed nets: 1
[01/07 15:31:49    274s] ### Net info: trivial (< 2 pins) nets: 22
[01/07 15:31:49    274s] ### Net info: unrouted nets: 342
[01/07 15:31:49    274s] ### Net info: re-extraction nets: 0
[01/07 15:31:49    274s] ### Net info: ignored nets: 0
[01/07 15:31:49    274s] ### Net info: skip routing nets: 0
[01/07 15:31:49    274s] ### import design signature (24): route=1303571181 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1767093759 dirty_area=587639737 del_dirty_area=0 cell=1067326624 placement=1425476541 pin_access=1876170146 halo=0
[01/07 15:31:49    274s] ### Time Record (DB Import) is uninstalled.
[01/07 15:31:49    274s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[01/07 15:31:49    274s] #RTESIG:78da8dcf4d6fc2300c06e09df91556e0d049146c3734c975125798d0b62bcad6b4542aa9
[01/07 15:31:49    274s] #       94a487fdfb15edb4a97cf8683f7ae577bef8d81e4030ae88f248051e09760746d4c839f3
[01/07 15:31:49    274s] #       46ad795c51fefe2266f3c5fef58d4b03b5eda283ecb3efbb2554dfde9edb2fa85c6d872e
[01/07 15:31:49    274s] #       417429b5be79fee512252064ad4fae7161094374e11fd19afe264e182ab402362bc2cb40
[01/07 15:31:49    274s] #       5677bd4dd35212df8f93fa01b43112c4a96d4e02b298c2789976a5421031595fd9508dd6
[01/07 15:31:49    274s] #       f9e17c4d1208df7b7753e952420ac3cddf4ca1ee1730121f406a6c79b5e1d30f3c03a354
[01/07 15:31:49    274s] #
[01/07 15:31:49    274s] ### Time Record (Data Preparation) is installed.
[01/07 15:31:49    274s] #RTESIG:78da8dd0bd4ec330100060669ee2e4760852d3de5ddcd85e91ba02aa801519e2a4915247
[01/07 15:31:49    274s] #       b29da16f4f0a13286d7ae3dda7fb5b2cdf777b108c6ba23c52811f044f7b46d4c839f356
[01/07 15:31:49    274s] #       6d784c51fef628ee17cbe797572e0dd4b68b0eb2cfbeef56509dbc3db65f50b9da0e5d82
[01/07 15:31:49    274s] #       e8526a7df3f0cb254a40c85a9f5ce3c20a86e8c23fa235fded3861a8d00ad8ac09cf0159
[01/07 15:31:49    274s] #       ddf5364d4b493cdf4eea1bd0d6481087b63908c8620a6365da950a41c4647d6543355ae7
[01/07 15:31:49    274s] #       87e32549207cefdd55a5b004f1b3ddcc605d4a4861b87a8429d4fca546e20d488defb8b8
[01/07 15:31:49    274s] #       d1dd3773beb006
[01/07 15:31:49    274s] #
[01/07 15:31:49    274s] ### Time Record (Data Preparation) is uninstalled.
[01/07 15:31:49    274s] ### Time Record (Global Routing) is installed.
[01/07 15:31:49    274s] ### Time Record (Global Routing) is uninstalled.
[01/07 15:31:49    274s] ### Time Record (Data Preparation) is installed.
[01/07 15:31:49    274s] #Start routing data preparation on Tue Jan  7 15:31:49 2025
[01/07 15:31:49    274s] #
[01/07 15:31:49    274s] #Minimum voltage of a net in the design = 0.000.
[01/07 15:31:49    274s] #Maximum voltage of a net in the design = 1.320.
[01/07 15:31:49    274s] #Voltage range [0.000 - 1.320] has 363 nets.
[01/07 15:31:49    274s] #Voltage range [0.000 - 0.000] has 1 net.
[01/07 15:31:49    274s] #Voltage range [1.080 - 1.320] has 1 net.
[01/07 15:31:49    274s] ### Time Record (Cell Pin Access) is installed.
[01/07 15:31:49    274s] #Rebuild pin access data for design.
[01/07 15:31:49    274s] #Initial pin access analysis.
[01/07 15:31:50    275s] #Detail pin access analysis.
[01/07 15:31:50    275s] ### Time Record (Cell Pin Access) is uninstalled.
[01/07 15:31:50    275s] # metal1       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[01/07 15:31:50    275s] # metal2       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 15:31:50    275s] # metal3       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 15:31:50    275s] # metal4       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 15:31:50    275s] # metal5       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 15:31:50    275s] # metal6       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 15:31:50    275s] # metal7       H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/07 15:31:50    275s] # metal8       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/07 15:31:50    275s] #Monitoring time of adding inner blkg by smac
[01/07 15:31:50    275s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.39 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] #Regenerating Ggrids automatically.
[01/07 15:31:50    275s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.4000.
[01/07 15:31:50    275s] #Using automatically generated G-grids.
[01/07 15:31:50    275s] #Done routing data preparation.
[01/07 15:31:50    275s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1201.05 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Connectivity extraction summary:
[01/07 15:31:50    275s] #1 routed net(s) are imported.
[01/07 15:31:50    275s] #344 (94.25%) nets are without wires.
[01/07 15:31:50    275s] #20 nets are fixed|skipped|trivial (not extracted).
[01/07 15:31:50    275s] #Total number of nets = 365.
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Finished routing data preparation on Tue Jan  7 15:31:50 2025
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Cpu time = 00:00:01
[01/07 15:31:50    275s] #Elapsed time = 00:00:01
[01/07 15:31:50    275s] #Increased memory = 4.68 (MB)
[01/07 15:31:50    275s] #Total memory = 1201.06 (MB)
[01/07 15:31:50    275s] #Peak memory = 1268.85 (MB)
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] ### Time Record (Data Preparation) is uninstalled.
[01/07 15:31:50    275s] ### Time Record (Global Routing) is installed.
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Start global routing on Tue Jan  7 15:31:50 2025
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Start global routing initialization on Tue Jan  7 15:31:50 2025
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Number of eco nets is 0
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Start global routing data preparation on Tue Jan  7 15:31:50 2025
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] ### build_merged_routing_blockage_rect_list starts on Tue Jan  7 15:31:50 2025 with memory = 1201.06 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] #Start routing resource analysis on Tue Jan  7 15:31:50 2025
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] ### init_is_bin_blocked starts on Tue Jan  7 15:31:50 2025 with memory = 1201.06 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Jan  7 15:31:50 2025 with memory = 1201.16 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### adjust_flow_cap starts on Tue Jan  7 15:31:50 2025 with memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### adjust_partial_route_blockage starts on Tue Jan  7 15:31:50 2025 with memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### set_via_blocked starts on Tue Jan  7 15:31:50 2025 with memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### copy_flow starts on Tue Jan  7 15:31:50 2025 with memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] #Routing resource analysis is done on Tue Jan  7 15:31:50 2025
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] ### report_flow_cap starts on Tue Jan  7 15:31:50 2025 with memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] #  Resource Analysis:
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/07 15:31:50    275s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/07 15:31:50    275s] #  --------------------------------------------------------------
[01/07 15:31:50    275s] #  metal1         H         162           0         132    60.61%
[01/07 15:31:50    275s] #  metal2         V         174           0         132     2.27%
[01/07 15:31:50    275s] #  metal3         H         162           0         132     0.00%
[01/07 15:31:50    275s] #  metal4         V         174           0         132     0.00%
[01/07 15:31:50    275s] #  metal5         H         162           0         132     0.00%
[01/07 15:31:50    275s] #  metal6         V         174           0         132     0.00%
[01/07 15:31:50    275s] #  metal7         H          80           0         132    15.15%
[01/07 15:31:50    275s] #  metal8         V          86           0         132     0.00%
[01/07 15:31:50    275s] #  --------------------------------------------------------------
[01/07 15:31:50    275s] #  Total                   1174       0.00%        1056     9.75%
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #  1 nets (0.27%) with 1 preferred extra spacing.
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### analyze_m2_tracks starts on Tue Jan  7 15:31:50 2025 with memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### report_initial_resource starts on Tue Jan  7 15:31:50 2025 with memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### mark_pg_pins_accessibility starts on Tue Jan  7 15:31:50 2025 with memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### set_net_region starts on Tue Jan  7 15:31:50 2025 with memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Global routing data preparation is done on Tue Jan  7 15:31:50 2025
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] ### prepare_level starts on Tue Jan  7 15:31:50 2025 with memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### init level 1 starts on Tue Jan  7 15:31:50 2025 with memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### Level 1 hgrid = 12 X 11
[01/07 15:31:50    275s] ### prepare_level_flow starts on Tue Jan  7 15:31:50 2025 with memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Global routing initialization is done on Tue Jan  7 15:31:50 2025
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #start global routing iteration 1...
[01/07 15:31:50    275s] ### init_flow_edge starts on Tue Jan  7 15:31:50 2025 with memory = 1201.18 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### routing at level 1 (topmost level) iter 0
[01/07 15:31:50    275s] ### measure_qor starts on Tue Jan  7 15:31:50 2025 with memory = 1204.27 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### measure_congestion starts on Tue Jan  7 15:31:50 2025 with memory = 1204.27 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.24 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #start global routing iteration 2...
[01/07 15:31:50    275s] ### routing at level 1 (topmost level) iter 1
[01/07 15:31:50    275s] ### measure_qor starts on Tue Jan  7 15:31:50 2025 with memory = 1204.24 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### measure_congestion starts on Tue Jan  7 15:31:50 2025 with memory = 1204.24 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.24 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] ### route_end starts on Tue Jan  7 15:31:50 2025 with memory = 1204.24 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Total number of trivial nets (e.g. < 2 pins) = 20 (skipped).
[01/07 15:31:50    275s] #Total number of routable nets = 345.
[01/07 15:31:50    275s] #Total number of nets in the design = 365.
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #344 routable nets have only global wires.
[01/07 15:31:50    275s] #1 routable net has only detail routed wires.
[01/07 15:31:50    275s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Routed nets constraints summary:
[01/07 15:31:50    275s] #-----------------------------
[01/07 15:31:50    275s] #        Rules   Unconstrained  
[01/07 15:31:50    275s] #-----------------------------
[01/07 15:31:50    275s] #      Default             344  
[01/07 15:31:50    275s] #-----------------------------
[01/07 15:31:50    275s] #        Total             344  
[01/07 15:31:50    275s] #-----------------------------
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Routing constraints summary of the whole design:
[01/07 15:31:50    275s] #------------------------------------------------
[01/07 15:31:50    275s] #        Rules   Pref Extra Space   Unconstrained  
[01/07 15:31:50    275s] #------------------------------------------------
[01/07 15:31:50    275s] #      Default                  1             344  
[01/07 15:31:50    275s] #------------------------------------------------
[01/07 15:31:50    275s] #        Total                  1             344  
[01/07 15:31:50    275s] #------------------------------------------------
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] ### cal_base_flow starts on Tue Jan  7 15:31:50 2025 with memory = 1204.24 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### init_flow_edge starts on Tue Jan  7 15:31:50 2025 with memory = 1204.24 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### cal_flow starts on Tue Jan  7 15:31:50 2025 with memory = 1204.38 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### report_overcon starts on Tue Jan  7 15:31:50 2025 with memory = 1204.38 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #                 OverCon       OverCon       OverCon          
[01/07 15:31:50    275s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[01/07 15:31:50    275s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[01/07 15:31:50    275s] #  --------------------------------------------------------------------------
[01/07 15:31:50    275s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.73  
[01/07 15:31:50    275s] #  metal2        0(0.00%)      0(0.00%)      2(1.52%)   (1.52%)     0.56  
[01/07 15:31:50    275s] #  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.47  
[01/07 15:31:50    275s] #  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.23  
[01/07 15:31:50    275s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[01/07 15:31:50    275s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.04  
[01/07 15:31:50    275s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.16  
[01/07 15:31:50    275s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/07 15:31:50    275s] #  --------------------------------------------------------------------------
[01/07 15:31:50    275s] #     Total      0(0.00%)      0(0.00%)      2(0.20%)   (0.20%)
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[01/07 15:31:50    275s] #  Overflow after GR: 0.00% H + 0.20% V
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### cal_base_flow starts on Tue Jan  7 15:31:50 2025 with memory = 1204.38 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### init_flow_edge starts on Tue Jan  7 15:31:50 2025 with memory = 1204.38 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### cal_flow starts on Tue Jan  7 15:31:50 2025 with memory = 1204.39 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### export_cong_map starts on Tue Jan  7 15:31:50 2025 with memory = 1204.39 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### PDZT_Export::export_cong_map starts on Tue Jan  7 15:31:50 2025 with memory = 1204.39 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### import_cong_map starts on Tue Jan  7 15:31:50 2025 with memory = 1204.39 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] #Hotspot report including placement blocked areas
[01/07 15:31:50    275s] OPERPROF: Starting HotSpotCal at level 1, MEM:1402.2M
[01/07 15:31:50    275s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 15:31:50    275s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/07 15:31:50    275s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 15:31:50    275s] [hotspot] |   metal1(H)    |             11.00 |             11.00 |    12.79    12.79    63.99    51.19 |
[01/07 15:31:50    275s] [hotspot] |   metal2(V)    |              1.00 |              1.00 |    25.59    -0.01    38.39    12.79 |
[01/07 15:31:50    275s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[01/07 15:31:50    275s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[01/07 15:31:50    275s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[01/07 15:31:50    275s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[01/07 15:31:50    275s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[01/07 15:31:50    275s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[01/07 15:31:50    275s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 15:31:50    275s] [hotspot] |      worst     | (metal1)    11.00 | (metal1)    11.00 |                                     |
[01/07 15:31:50    275s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 15:31:50    275s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/07 15:31:50    275s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 15:31:50    275s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/07 15:31:50    275s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/07 15:31:50    275s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/07 15:31:50    275s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1402.2M
[01/07 15:31:50    275s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### update starts on Tue Jan  7 15:31:50 2025 with memory = 1204.40 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] #Complete Global Routing.
[01/07 15:31:50    275s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 15:31:50    275s] #Total wire length = 5764 um.
[01/07 15:31:50    275s] #Total half perimeter of net bounding box = 6458 um.
[01/07 15:31:50    275s] #Total wire length on LAYER metal1 = 24 um.
[01/07 15:31:50    275s] #Total wire length on LAYER metal2 = 1606 um.
[01/07 15:31:50    275s] #Total wire length on LAYER metal3 = 2388 um.
[01/07 15:31:50    275s] #Total wire length on LAYER metal4 = 1704 um.
[01/07 15:31:50    275s] #Total wire length on LAYER metal5 = 42 um.
[01/07 15:31:50    275s] #Total wire length on LAYER metal6 = 0 um.
[01/07 15:31:50    275s] #Total wire length on LAYER metal7 = 0 um.
[01/07 15:31:50    275s] #Total wire length on LAYER metal8 = 0 um.
[01/07 15:31:50    275s] #Total number of vias = 1666
[01/07 15:31:50    275s] #Up-Via Summary (total 1666):
[01/07 15:31:50    275s] #           
[01/07 15:31:50    275s] #-----------------------
[01/07 15:31:50    275s] # metal1            939
[01/07 15:31:50    275s] # metal2            571
[01/07 15:31:50    275s] # metal3            149
[01/07 15:31:50    275s] # metal4              7
[01/07 15:31:50    275s] #-----------------------
[01/07 15:31:50    275s] #                  1666 
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] ### update cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### report_overcon starts on Tue Jan  7 15:31:50 2025 with memory = 1204.82 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### report_overcon starts on Tue Jan  7 15:31:50 2025 with memory = 1204.82 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] #Max overcon = 5 tracks.
[01/07 15:31:50    275s] #Total overcon = 0.20%.
[01/07 15:31:50    275s] #Worst layer Gcell overcon rate = 0.00%.
[01/07 15:31:50    275s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### global_route design signature (27): route=1451412231 net_attr=1667875379
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Global routing statistics:
[01/07 15:31:50    275s] #Cpu time = 00:00:00
[01/07 15:31:50    275s] #Elapsed time = 00:00:00
[01/07 15:31:50    275s] #Increased memory = 3.30 (MB)
[01/07 15:31:50    275s] #Total memory = 1204.36 (MB)
[01/07 15:31:50    275s] #Peak memory = 1268.85 (MB)
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #Finished global routing on Tue Jan  7 15:31:50 2025
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] #
[01/07 15:31:50    275s] ### Time Record (Global Routing) is uninstalled.
[01/07 15:31:50    275s] ### Time Record (Data Preparation) is installed.
[01/07 15:31:50    275s] ### Time Record (Data Preparation) is uninstalled.
[01/07 15:31:50    275s] ### track-assign external-init starts on Tue Jan  7 15:31:50 2025 with memory = 1204.36 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### Time Record (Track Assignment) is installed.
[01/07 15:31:50    275s] ### Time Record (Track Assignment) is uninstalled.
[01/07 15:31:50    275s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.36 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### track-assign engine-init starts on Tue Jan  7 15:31:50 2025 with memory = 1204.36 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] ### Time Record (Track Assignment) is installed.
[01/07 15:31:50    275s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    275s] ### track-assign core-engine starts on Tue Jan  7 15:31:50 2025 with memory = 1204.36 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    275s] #Start Track Assignment.
[01/07 15:31:50    275s] #Done with 325 horizontal wires in 1 hboxes and 327 vertical wires in 1 hboxes.
[01/07 15:31:50    276s] #Done with 75 horizontal wires in 1 hboxes and 53 vertical wires in 1 hboxes.
[01/07 15:31:50    276s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[01/07 15:31:50    276s] #
[01/07 15:31:50    276s] #Track assignment summary:
[01/07 15:31:50    276s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/07 15:31:50    276s] #------------------------------------------------------------------------
[01/07 15:31:50    276s] # metal1        19.84 	 16.94%  	  0.00% 	  0.00%
[01/07 15:31:50    276s] # metal2      1576.79 	  0.01%  	  0.00% 	  0.00%
[01/07 15:31:50    276s] # metal3      2227.54 	  0.13%  	  0.00% 	  0.00%
[01/07 15:31:50    276s] # metal4      1641.51 	  0.00%  	  0.00% 	  0.00%
[01/07 15:31:50    276s] # metal5        41.60 	  0.00%  	  0.00% 	  0.00%
[01/07 15:31:50    276s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[01/07 15:31:50    276s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[01/07 15:31:50    276s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[01/07 15:31:50    276s] #------------------------------------------------------------------------
[01/07 15:31:50    276s] # All        5507.28  	  0.12% 	  0.00% 	  0.00%
[01/07 15:31:50    276s] #Complete Track Assignment.
[01/07 15:31:50    276s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 15:31:50    276s] #Total wire length = 6175 um.
[01/07 15:31:50    276s] #Total half perimeter of net bounding box = 6458 um.
[01/07 15:31:50    276s] #Total wire length on LAYER metal1 = 366 um.
[01/07 15:31:50    276s] #Total wire length on LAYER metal2 = 1555 um.
[01/07 15:31:50    276s] #Total wire length on LAYER metal3 = 2514 um.
[01/07 15:31:50    276s] #Total wire length on LAYER metal4 = 1695 um.
[01/07 15:31:50    276s] #Total wire length on LAYER metal5 = 46 um.
[01/07 15:31:50    276s] #Total wire length on LAYER metal6 = 0 um.
[01/07 15:31:50    276s] #Total wire length on LAYER metal7 = 0 um.
[01/07 15:31:50    276s] #Total wire length on LAYER metal8 = 0 um.
[01/07 15:31:50    276s] #Total number of vias = 1666
[01/07 15:31:50    276s] #Up-Via Summary (total 1666):
[01/07 15:31:50    276s] #           
[01/07 15:31:50    276s] #-----------------------
[01/07 15:31:50    276s] # metal1            939
[01/07 15:31:50    276s] # metal2            571
[01/07 15:31:50    276s] # metal3            149
[01/07 15:31:50    276s] # metal4              7
[01/07 15:31:50    276s] #-----------------------
[01/07 15:31:50    276s] #                  1666 
[01/07 15:31:50    276s] #
[01/07 15:31:50    276s] ### track_assign design signature (30): route=140538274
[01/07 15:31:50    276s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:50    276s] ### Time Record (Track Assignment) is uninstalled.
[01/07 15:31:50    276s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.36 (MB), peak = 1268.85 (MB)
[01/07 15:31:50    276s] #
[01/07 15:31:50    276s] #number of short segments in preferred routing layers
[01/07 15:31:50    276s] #	
[01/07 15:31:50    276s] #	
[01/07 15:31:50    276s] #
[01/07 15:31:51    276s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/07 15:31:51    276s] #Cpu time = 00:00:01
[01/07 15:31:51    276s] #Elapsed time = 00:00:01
[01/07 15:31:51    276s] #Increased memory = 7.99 (MB)
[01/07 15:31:51    276s] #Total memory = 1204.37 (MB)
[01/07 15:31:51    276s] #Peak memory = 1268.85 (MB)
[01/07 15:31:51    276s] ### Time Record (Detail Routing) is installed.
[01/07 15:31:51    276s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2400 (  2.4000 um) patch pitch = 6800 (  6.8000 um)
[01/07 15:31:52    277s] #
[01/07 15:31:52    277s] #Start Detail Routing..
[01/07 15:31:52    277s] #start initial detail routing ...
[01/07 15:31:52    277s] ### Design has 0 dirty nets, 195 dirty-areas)
[01/07 15:31:53    278s] #   number of violations = 1
[01/07 15:31:53    278s] #
[01/07 15:31:53    278s] #    By Layer and Type :
[01/07 15:31:53    278s] #	          Short   Totals
[01/07 15:31:53    278s] #	metal1        0        0
[01/07 15:31:53    278s] #	metal2        1        1
[01/07 15:31:53    278s] #	Totals        1        1
[01/07 15:31:53    278s] #4 out of 268 instances (1.5%) need to be verified(marked ipoed), dirty area = 1.1%.
[01/07 15:31:53    278s] #57.5% of the total area is being checked for drcs
[01/07 15:31:53    278s] #57.5% of the total area was checked
[01/07 15:31:53    278s] #   number of violations = 1
[01/07 15:31:53    278s] #
[01/07 15:31:53    278s] #    By Layer and Type :
[01/07 15:31:53    278s] #	          Short   Totals
[01/07 15:31:53    278s] #	metal1        0        0
[01/07 15:31:53    278s] #	metal2        1        1
[01/07 15:31:53    278s] #	Totals        1        1
[01/07 15:31:53    278s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1211.48 (MB), peak = 1268.85 (MB)
[01/07 15:31:54    279s] #start 1st optimization iteration ...
[01/07 15:31:54    279s] #   number of violations = 0
[01/07 15:31:54    279s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.42 (MB), peak = 1268.85 (MB)
[01/07 15:31:54    279s] #Complete Detail Routing.
[01/07 15:31:54    279s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 15:31:54    279s] #Total wire length = 6472 um.
[01/07 15:31:54    279s] #Total half perimeter of net bounding box = 6458 um.
[01/07 15:31:54    279s] #Total wire length on LAYER metal1 = 231 um.
[01/07 15:31:54    279s] #Total wire length on LAYER metal2 = 2212 um.
[01/07 15:31:54    279s] #Total wire length on LAYER metal3 = 2227 um.
[01/07 15:31:54    279s] #Total wire length on LAYER metal4 = 1798 um.
[01/07 15:31:54    279s] #Total wire length on LAYER metal5 = 4 um.
[01/07 15:31:54    279s] #Total wire length on LAYER metal6 = 0 um.
[01/07 15:31:54    279s] #Total wire length on LAYER metal7 = 0 um.
[01/07 15:31:54    279s] #Total wire length on LAYER metal8 = 0 um.
[01/07 15:31:54    279s] #Total number of vias = 1802
[01/07 15:31:54    279s] #Up-Via Summary (total 1802):
[01/07 15:31:54    279s] #           
[01/07 15:31:54    279s] #-----------------------
[01/07 15:31:54    279s] # metal1            985
[01/07 15:31:54    279s] # metal2            642
[01/07 15:31:54    279s] # metal3            173
[01/07 15:31:54    279s] # metal4              2
[01/07 15:31:54    279s] #-----------------------
[01/07 15:31:54    279s] #                  1802 
[01/07 15:31:54    279s] #
[01/07 15:31:54    279s] #Total number of DRC violations = 0
[01/07 15:31:54    279s] ### Time Record (Detail Routing) is uninstalled.
[01/07 15:31:54    279s] #Cpu time = 00:00:03
[01/07 15:31:54    279s] #Elapsed time = 00:00:03
[01/07 15:31:54    279s] #Increased memory = 4.32 (MB)
[01/07 15:31:54    279s] #Total memory = 1208.69 (MB)
[01/07 15:31:54    279s] #Peak memory = 1268.85 (MB)
[01/07 15:31:54    279s] ### Time Record (Antenna Fixing) is installed.
[01/07 15:31:54    279s] #
[01/07 15:31:54    279s] #start routing for process antenna violation fix ...
[01/07 15:31:54    279s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2400 (  2.4000 um) patch pitch = 6800 (  6.8000 um)
[01/07 15:31:55    280s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1210.45 (MB), peak = 1268.85 (MB)
[01/07 15:31:55    280s] #
[01/07 15:31:55    280s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 15:31:55    280s] #Total wire length = 6472 um.
[01/07 15:31:55    280s] #Total half perimeter of net bounding box = 6458 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal1 = 231 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal2 = 2212 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal3 = 2227 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal4 = 1798 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal5 = 4 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal6 = 0 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal7 = 0 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal8 = 0 um.
[01/07 15:31:55    280s] #Total number of vias = 1802
[01/07 15:31:55    280s] #Up-Via Summary (total 1802):
[01/07 15:31:55    280s] #           
[01/07 15:31:55    280s] #-----------------------
[01/07 15:31:55    280s] # metal1            985
[01/07 15:31:55    280s] # metal2            642
[01/07 15:31:55    280s] # metal3            173
[01/07 15:31:55    280s] # metal4              2
[01/07 15:31:55    280s] #-----------------------
[01/07 15:31:55    280s] #                  1802 
[01/07 15:31:55    280s] #
[01/07 15:31:55    280s] #Total number of DRC violations = 0
[01/07 15:31:55    280s] #Total number of process antenna violations = 0
[01/07 15:31:55    280s] #Total number of net violated process antenna rule = 0 ant fix stage
[01/07 15:31:55    280s] #
[01/07 15:31:55    280s] #
[01/07 15:31:55    280s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 15:31:55    280s] #Total wire length = 6472 um.
[01/07 15:31:55    280s] #Total half perimeter of net bounding box = 6458 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal1 = 231 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal2 = 2212 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal3 = 2227 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal4 = 1798 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal5 = 4 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal6 = 0 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal7 = 0 um.
[01/07 15:31:55    280s] #Total wire length on LAYER metal8 = 0 um.
[01/07 15:31:55    280s] #Total number of vias = 1802
[01/07 15:31:55    280s] #Up-Via Summary (total 1802):
[01/07 15:31:55    280s] #           
[01/07 15:31:55    280s] #-----------------------
[01/07 15:31:55    280s] # metal1            985
[01/07 15:31:55    280s] # metal2            642
[01/07 15:31:55    280s] # metal3            173
[01/07 15:31:55    280s] # metal4              2
[01/07 15:31:55    280s] #-----------------------
[01/07 15:31:55    280s] #                  1802 
[01/07 15:31:55    280s] #
[01/07 15:31:55    280s] #Total number of DRC violations = 0
[01/07 15:31:55    280s] #Total number of process antenna violations = 0
[01/07 15:31:55    280s] #Total number of net violated process antenna rule = 0 ant fix stage
[01/07 15:31:55    280s] #
[01/07 15:31:55    280s] ### Time Record (Antenna Fixing) is uninstalled.
[01/07 15:31:55    280s] ### Time Record (Post Route Wire Spreading) is installed.
[01/07 15:31:55    280s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2400 (  2.4000 um) patch pitch = 6800 (  6.8000 um)
[01/07 15:31:56    281s] #
[01/07 15:31:56    281s] #Start Post Route wire spreading..
[01/07 15:31:56    281s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2400 (  2.4000 um) patch pitch = 6800 (  6.8000 um)
[01/07 15:31:56    281s] #
[01/07 15:31:56    281s] #Start DRC checking..
[01/07 15:31:56    281s] #   number of violations = 0
[01/07 15:31:56    281s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.16 (MB), peak = 1268.85 (MB)
[01/07 15:31:56    281s] #CELL_VIEW BATCHARGER_controller,init has no DRC violation.
[01/07 15:31:56    281s] #Total number of DRC violations = 0
[01/07 15:31:56    281s] #Total number of process antenna violations = 0
[01/07 15:31:56    281s] #Total number of net violated process antenna rule = 0 ant fix stage
[01/07 15:31:56    281s] #
[01/07 15:31:56    281s] #Start data preparation for wire spreading...
[01/07 15:31:56    281s] #
[01/07 15:31:56    281s] #Data preparation is done on Tue Jan  7 15:31:56 2025
[01/07 15:31:56    281s] #
[01/07 15:31:56    281s] ### track-assign engine-init starts on Tue Jan  7 15:31:56 2025 with memory = 1211.16 (MB), peak = 1268.85 (MB)
[01/07 15:31:56    281s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 15:31:56    281s] #
[01/07 15:31:56    281s] #Start Post Route Wire Spread.
[01/07 15:31:56    281s] #Done with 52 horizontal wires in 1 hboxes and 61 vertical wires in 1 hboxes.
[01/07 15:31:56    281s] #Complete Post Route Wire Spread.
[01/07 15:31:56    281s] #
[01/07 15:31:56    281s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 15:31:56    281s] #Total wire length = 6539 um.
[01/07 15:31:56    281s] #Total half perimeter of net bounding box = 6458 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal1 = 232 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal2 = 2218 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal3 = 2257 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal4 = 1828 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal5 = 4 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal6 = 0 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal7 = 0 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal8 = 0 um.
[01/07 15:31:56    281s] #Total number of vias = 1802
[01/07 15:31:56    281s] #Up-Via Summary (total 1802):
[01/07 15:31:56    281s] #           
[01/07 15:31:56    281s] #-----------------------
[01/07 15:31:56    281s] # metal1            985
[01/07 15:31:56    281s] # metal2            642
[01/07 15:31:56    281s] # metal3            173
[01/07 15:31:56    281s] # metal4              2
[01/07 15:31:56    281s] #-----------------------
[01/07 15:31:56    281s] #                  1802 
[01/07 15:31:56    281s] #
[01/07 15:31:56    281s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2400 (  2.4000 um) patch pitch = 6800 (  6.8000 um)
[01/07 15:31:56    281s] #
[01/07 15:31:56    281s] #Start DRC checking..
[01/07 15:31:56    281s] #   number of violations = 0
[01/07 15:31:56    281s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.27 (MB), peak = 1268.85 (MB)
[01/07 15:31:56    281s] #CELL_VIEW BATCHARGER_controller,init has no DRC violation.
[01/07 15:31:56    281s] #Total number of DRC violations = 0
[01/07 15:31:56    281s] #Total number of process antenna violations = 0
[01/07 15:31:56    281s] #Total number of net violated process antenna rule = 0 ant fix stage
[01/07 15:31:56    281s] #   number of violations = 0
[01/07 15:31:56    281s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.27 (MB), peak = 1268.85 (MB)
[01/07 15:31:56    281s] #CELL_VIEW BATCHARGER_controller,init has no DRC violation.
[01/07 15:31:56    281s] #Total number of DRC violations = 0
[01/07 15:31:56    281s] #Total number of process antenna violations = 0
[01/07 15:31:56    281s] #Total number of net violated process antenna rule = 0 ant fix stage
[01/07 15:31:56    281s] #Post Route wire spread is done.
[01/07 15:31:56    281s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/07 15:31:56    281s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 15:31:56    281s] #Total wire length = 6539 um.
[01/07 15:31:56    281s] #Total half perimeter of net bounding box = 6458 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal1 = 232 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal2 = 2218 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal3 = 2257 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal4 = 1828 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal5 = 4 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal6 = 0 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal7 = 0 um.
[01/07 15:31:56    281s] #Total wire length on LAYER metal8 = 0 um.
[01/07 15:31:56    281s] #Total number of vias = 1802
[01/07 15:31:56    281s] #Up-Via Summary (total 1802):
[01/07 15:31:56    281s] #           
[01/07 15:31:56    281s] #-----------------------
[01/07 15:31:56    281s] # metal1            985
[01/07 15:31:56    281s] # metal2            642
[01/07 15:31:56    281s] # metal3            173
[01/07 15:31:56    281s] # metal4              2
[01/07 15:31:56    281s] #-----------------------
[01/07 15:31:56    281s] #                  1802 
[01/07 15:31:56    281s] #
[01/07 15:31:56    281s] #detailRoute Statistics:
[01/07 15:31:56    281s] #Cpu time = 00:00:06
[01/07 15:31:56    281s] #Elapsed time = 00:00:06
[01/07 15:31:56    281s] #Increased memory = 5.17 (MB)
[01/07 15:31:56    281s] #Total memory = 1209.54 (MB)
[01/07 15:31:56    281s] #Peak memory = 1268.85 (MB)
[01/07 15:31:56    281s] ### global_detail_route design signature (55): route=1134723556 flt_obj=0 vio=1905142130 shield_wire=1
[01/07 15:31:56    281s] ### Time Record (DB Export) is installed.
[01/07 15:31:56    281s] ### export design design signature (56): route=1134723556 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1260503524 dirty_area=0 del_dirty_area=0 cell=1067326624 placement=1425476541 pin_access=2138536936 halo=887397319
[01/07 15:31:57    281s] ### Time Record (DB Export) is uninstalled.
[01/07 15:31:57    281s] ### Time Record (Post Callback) is installed.
[01/07 15:31:57    282s] ### Time Record (Post Callback) is uninstalled.
[01/07 15:31:57    282s] #
[01/07 15:31:57    282s] #globalDetailRoute statistics:
[01/07 15:31:57    282s] #Cpu time = 00:00:08
[01/07 15:31:57    282s] #Elapsed time = 00:00:08
[01/07 15:31:57    282s] #Increased memory = -27.04 (MB)
[01/07 15:31:57    282s] #Total memory = 1168.73 (MB)
[01/07 15:31:57    282s] #Peak memory = 1268.85 (MB)
[01/07 15:31:57    282s] #Number of warnings = 1
[01/07 15:31:57    282s] #Total number of warnings = 7
[01/07 15:31:57    282s] #Number of fails = 0
[01/07 15:31:57    282s] #Total number of fails = 0
[01/07 15:31:57    282s] #Complete globalDetailRoute on Tue Jan  7 15:31:57 2025
[01/07 15:31:57    282s] #
[01/07 15:31:57    282s] ### import design signature (57): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2138536936 halo=0
[01/07 15:31:57    282s] ### Time Record (globalDetailRoute) is uninstalled.
[01/07 15:31:57    282s] #Default setup view is reset to WC_AN.
[01/07 15:31:57    282s] #Default setup view is reset to WC_AN.
[01/07 15:31:57    282s] #routeDesign: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1140.00 (MB), peak = 1268.85 (MB)
[01/07 15:31:57    282s] *** Message Summary: 0 warning(s), 0 error(s)
[01/07 15:31:57    282s] 
[01/07 15:31:57    282s] ### Time Record (routeDesign) is uninstalled.
[01/07 15:31:57    282s] ### 
[01/07 15:31:57    282s] ###   Scalability Statistics
[01/07 15:31:57    282s] ### 
[01/07 15:31:57    282s] ### --------------------------------+----------------+----------------+----------------+
[01/07 15:31:57    282s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/07 15:31:57    282s] ### --------------------------------+----------------+----------------+----------------+
[01/07 15:31:57    282s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/07 15:31:57    282s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/07 15:31:57    282s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/07 15:31:57    282s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/07 15:31:57    282s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/07 15:31:57    282s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[01/07 15:31:57    282s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/07 15:31:57    282s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/07 15:31:57    282s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/07 15:31:57    282s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[01/07 15:31:57    282s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[01/07 15:31:57    282s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:02|             1.0|
[01/07 15:31:57    282s] ###   Entire Command                |        00:00:08|        00:00:08|             1.0|
[01/07 15:31:57    282s] ### --------------------------------+----------------+----------------+----------------+
[01/07 15:31:57    282s] ### 
[01/07 15:33:20    294s] <CMD> verify_drc
[01/07 15:33:20    294s]  *** Starting Verify DRC (MEM: 1372.2) ***
[01/07 15:33:20    294s] 
[01/07 15:33:20    294s]   VERIFY DRC ...... Starting Verification
[01/07 15:33:20    294s]   VERIFY DRC ...... Initializing
[01/07 15:33:20    294s]   VERIFY DRC ...... Deleting Existing Violations
[01/07 15:33:20    294s]   VERIFY DRC ...... Creating Sub-Areas
[01/07 15:33:20    294s]   VERIFY DRC ...... Using new threading
[01/07 15:33:20    294s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 69.600 64.800} 1 of 1
[01/07 15:33:20    294s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[01/07 15:33:20    294s] 
[01/07 15:33:20    294s]   Verification Complete : 0 Viols.
[01/07 15:33:20    294s] 
[01/07 15:33:20    294s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[01/07 15:33:20    294s] 
[01/07 15:33:30    294s] <CMD> verify_connectivity
[01/07 15:33:30    294s] VERIFY_CONNECTIVITY use new engine.
[01/07 15:33:30    294s] 
[01/07 15:33:30    294s] ******** Start: VERIFY CONNECTIVITY ********
[01/07 15:33:30    294s] Start Time: Tue Jan  7 15:33:30 2025
[01/07 15:33:30    294s] 
[01/07 15:33:30    294s] Design Name: BATCHARGER_controller
[01/07 15:33:30    294s] Database Units: 1000
[01/07 15:33:30    294s] Design Boundary: (0.0000, 0.0000) (69.6000, 64.8000)
[01/07 15:33:30    294s] Error Limit = 1000; Warning Limit = 50
[01/07 15:33:30    294s] Check all nets
[01/07 15:33:30    294s] 
[01/07 15:33:30    294s] Begin Summary 
[01/07 15:33:30    294s]   Found no problems or warnings.
[01/07 15:33:30    294s] End Summary
[01/07 15:33:30    294s] 
[01/07 15:33:30    294s] End Time: Tue Jan  7 15:33:30 2025
[01/07 15:33:30    294s] Time Elapsed: 0:00:00.0
[01/07 15:33:30    294s] 
[01/07 15:33:30    294s] ******** End: VERIFY CONNECTIVITY ********
[01/07 15:33:30    294s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/07 15:33:30    294s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[01/07 15:33:30    294s] 
[01/07 15:33:53    297s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/07 15:33:53    297s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix BATCHARGER_controller_postRoute -outDir timingReports
[01/07 15:33:53    297s] Switching SI Aware to true by default in postroute mode   
[01/07 15:33:53    297s] 
[01/07 15:33:53    297s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[01/07 15:33:53    297s] 
[01/07 15:34:24    303s] <CMD> setAnalysisMode -analysisType onChipVariation
[01/07 15:34:44    306s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/07 15:34:44    306s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix BATCHARGER_controller_postRoute -outDir timingReports
[01/07 15:34:44    306s]  Reset EOS DB
[01/07 15:34:44    306s] Ignoring AAE DB Resetting ...
[01/07 15:34:44    306s] Extraction called for design 'BATCHARGER_controller' of instances=268 and nets=365 using extraction engine 'postRoute' at effort level 'low' .
[01/07 15:34:44    306s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/07 15:34:44    306s] Type 'man IMPEXT-3530' for more detail.
[01/07 15:34:44    306s] PostRoute (effortLevel low) RC Extraction called for design BATCHARGER_controller.
[01/07 15:34:44    306s] RC Extraction called in multi-corner(2) mode.
[01/07 15:34:44    306s] Process corner(s) are loaded.
[01/07 15:34:44    306s]  Corner: SS_RC
[01/07 15:34:44    306s]  Corner: FF_RC
[01/07 15:34:44    306s] extractDetailRC Option : -outfile /tmp/innovus_temp_20643_fatima.novalocal_ist1112497_IemsM3/BATCHARGER_controller_20643_07rON3.rcdb.d  -extended
[01/07 15:34:44    306s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[01/07 15:34:44    306s]       RC Corner Indexes            0       1   
[01/07 15:34:44    306s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 15:34:44    306s] Coupling Cap. Scaling Factor : 1.10000 0.90000 
[01/07 15:34:44    306s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 15:34:44    306s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 15:34:44    306s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 15:34:44    306s] Shrink Factor                : 1.00000
[01/07 15:34:44    306s] LayerId::1 widthSet size::4
[01/07 15:34:44    306s] LayerId::2 widthSet size::4
[01/07 15:34:44    306s] LayerId::3 widthSet size::4
[01/07 15:34:44    306s] LayerId::4 widthSet size::4
[01/07 15:34:44    306s] LayerId::5 widthSet size::4
[01/07 15:34:44    306s] LayerId::6 widthSet size::4
[01/07 15:34:44    306s] LayerId::7 widthSet size::4
[01/07 15:34:44    306s] LayerId::8 widthSet size::5
[01/07 15:34:44    306s] Initializing multi-corner capacitance tables ... 
[01/07 15:34:44    306s] Initializing multi-corner resistance tables ...
[01/07 15:34:44    306s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.216016 ; uaWl: 1.000000 ; uaWlH: 0.275416 ; aWlH: 0.000000 ; Pmax: 0.833100 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 82 ; 
[01/07 15:34:44    306s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1372.2M)
[01/07 15:34:45    306s] Creating parasitic data file '/tmp/innovus_temp_20643_fatima.novalocal_ist1112497_IemsM3/BATCHARGER_controller_20643_07rON3.rcdb.d' for storing RC.
[01/07 15:34:45    306s] Extracted 10.0742% (CPU Time= 0:00:00.2  MEM= 1424.2M)
[01/07 15:34:45    306s] Extracted 20.0703% (CPU Time= 0:00:00.2  MEM= 1424.2M)
[01/07 15:34:45    306s] Extracted 30.0664% (CPU Time= 0:00:00.2  MEM= 1424.2M)
[01/07 15:34:45    306s] Extracted 40.0625% (CPU Time= 0:00:00.2  MEM= 1424.2M)
[01/07 15:34:45    306s] Extracted 50.0586% (CPU Time= 0:00:00.2  MEM= 1424.2M)
[01/07 15:34:45    306s] Extracted 60.0547% (CPU Time= 0:00:00.2  MEM= 1424.2M)
[01/07 15:34:45    306s] Extracted 70.0508% (CPU Time= 0:00:00.2  MEM= 1424.2M)
[01/07 15:34:45    306s] Extracted 80.0469% (CPU Time= 0:00:00.2  MEM= 1424.2M)
[01/07 15:34:45    306s] Extracted 90.043% (CPU Time= 0:00:00.2  MEM= 1424.2M)
[01/07 15:34:45    306s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1424.2M)
[01/07 15:34:45    306s] Number of Extracted Resistors     : 4503
[01/07 15:34:45    306s] Number of Extracted Ground Cap.   : 4698
[01/07 15:34:45    306s] Number of Extracted Coupling Cap. : 7656
[01/07 15:34:45    306s] Opening parasitic data file '/tmp/innovus_temp_20643_fatima.novalocal_ist1112497_IemsM3/BATCHARGER_controller_20643_07rON3.rcdb.d' for reading (mem: 1392.207M)
[01/07 15:34:45    306s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[01/07 15:34:45    306s]  Corner: SS_RC
[01/07 15:34:45    306s]  Corner: FF_RC
[01/07 15:34:45    306s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1392.2M)
[01/07 15:34:45    306s] Creating parasitic data file '/tmp/innovus_temp_20643_fatima.novalocal_ist1112497_IemsM3/BATCHARGER_controller_20643_07rON3.rcdb_Filter.rcdb.d' for storing RC.
[01/07 15:34:45    306s] Closing parasitic data file '/tmp/innovus_temp_20643_fatima.novalocal_ist1112497_IemsM3/BATCHARGER_controller_20643_07rON3.rcdb.d': 343 access done (mem: 1400.207M)
[01/07 15:34:45    306s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1400.207M)
[01/07 15:34:45    306s] Opening parasitic data file '/tmp/innovus_temp_20643_fatima.novalocal_ist1112497_IemsM3/BATCHARGER_controller_20643_07rON3.rcdb.d' for reading (mem: 1400.207M)
[01/07 15:34:45    306s] processing rcdb (/tmp/innovus_temp_20643_fatima.novalocal_ist1112497_IemsM3/BATCHARGER_controller_20643_07rON3.rcdb.d) for hinst (top) of cell (BATCHARGER_controller);
[01/07 15:34:46    306s] Closing parasitic data file '/tmp/innovus_temp_20643_fatima.novalocal_ist1112497_IemsM3/BATCHARGER_controller_20643_07rON3.rcdb.d': 0 access done (mem: 1400.207M)
[01/07 15:34:46    306s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=1400.207M)
[01/07 15:34:46    306s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 1400.207M)
[01/07 15:34:46    306s] Starting delay calculation for Setup views
[01/07 15:34:46    307s] AAE DB initialization (MEM=1417.29 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/07 15:34:46    307s] Starting SI iteration 1 using Infinite Timing Windows
[01/07 15:34:46    307s] #################################################################################
[01/07 15:34:46    307s] # Design Stage: PostRoute
[01/07 15:34:46    307s] # Design Name: BATCHARGER_controller
[01/07 15:34:46    307s] # Design Mode: 90nm
[01/07 15:34:46    307s] # Analysis Mode: MMMC OCV 
[01/07 15:34:46    307s] # Parasitics Mode: SPEF/RCDB 
[01/07 15:34:46    307s] # Signoff Settings: SI On 
[01/07 15:34:46    307s] #################################################################################
[01/07 15:34:46    307s] AAE_INFO: 1 threads acquired from CTE.
[01/07 15:34:46    307s] Setting infinite Tws ...
[01/07 15:34:46    307s] First Iteration Infinite Tw... 
[01/07 15:34:46    307s] Calculate early delays in OCV mode...
[01/07 15:34:46    307s] Calculate late delays in OCV mode...
[01/07 15:34:46    307s] Topological Sorting (REAL = 0:00:00.0, MEM = 1417.3M, InitMEM = 1417.3M)
[01/07 15:34:46    307s] Start delay calculation (fullDC) (1 T). (MEM=1417.29)
[01/07 15:34:46    307s] LayerId::1 widthSet size::4
[01/07 15:34:46    307s] LayerId::2 widthSet size::4
[01/07 15:34:46    307s] LayerId::3 widthSet size::4
[01/07 15:34:46    307s] LayerId::4 widthSet size::4
[01/07 15:34:46    307s] LayerId::5 widthSet size::4
[01/07 15:34:46    307s] LayerId::6 widthSet size::4
[01/07 15:34:46    307s] LayerId::7 widthSet size::4
[01/07 15:34:46    307s] LayerId::8 widthSet size::5
[01/07 15:34:46    307s] Initializing multi-corner capacitance tables ... 
[01/07 15:34:46    307s] Initializing multi-corner resistance tables ...
[01/07 15:34:46    307s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.216016 ; uaWl: 1.000000 ; uaWlH: 0.275416 ; aWlH: 0.000000 ; Pmax: 0.833100 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 82 ; 
[01/07 15:34:46    307s] Start AAE Lib Loading. (MEM=1428.89)
[01/07 15:34:46    307s] End AAE Lib Loading. (MEM=1438.43 CPU=0:00:00.1 Real=0:00:00.0)
[01/07 15:34:46    307s] End AAE Lib Interpolated Model. (MEM=1438.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:34:46    307s] Opening parasitic data file '/tmp/innovus_temp_20643_fatima.novalocal_ist1112497_IemsM3/BATCHARGER_controller_20643_07rON3.rcdb.d' for reading (mem: 1438.434M)
[01/07 15:34:46    307s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1438.4M)
[01/07 15:34:47    307s] Total number of fetched objects 361
[01/07 15:34:47    307s] AAE_INFO-618: Total number of nets in the design is 365,  98.1 percent of the nets selected for SI analysis
[01/07 15:34:47    307s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:34:47    307s] End delay calculation. (MEM=1471.65 CPU=0:00:00.3 REAL=0:00:01.0)
[01/07 15:34:47    307s] End delay calculation (fullDC). (MEM=1444.57 CPU=0:00:00.6 REAL=0:00:01.0)
[01/07 15:34:47    307s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1444.6M) ***
[01/07 15:34:47    308s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1444.6M)
[01/07 15:34:47    308s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/07 15:34:47    308s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1444.6M)
[01/07 15:34:47    308s] Starting SI iteration 2
[01/07 15:34:47    308s] Calculate early delays in OCV mode...
[01/07 15:34:47    308s] Calculate late delays in OCV mode...
[01/07 15:34:47    308s] Start delay calculation (fullDC) (1 T). (MEM=1398.69)
[01/07 15:34:47    308s] End AAE Lib Interpolated Model. (MEM=1398.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 15:34:47    308s] Glitch Analysis: View WC_AN -- Total Number of Nets Skipped = 0. 
[01/07 15:34:47    308s] Glitch Analysis: View WC_AN -- Total Number of Nets Analyzed = 361. 
[01/07 15:34:47    308s] Total number of fetched objects 361
[01/07 15:34:47    308s] AAE_INFO-618: Total number of nets in the design is 365,  4.7 percent of the nets selected for SI analysis
[01/07 15:34:47    308s] End delay calculation. (MEM=1441.37 CPU=0:00:00.0 REAL=0:00:00.0)
[01/07 15:34:47    308s] End delay calculation (fullDC). (MEM=1441.37 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 15:34:47    308s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1441.4M) ***
[01/07 15:34:47    308s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:08 mem=1441.4M)
[01/07 15:34:47    308s] Effort level <high> specified for reg2reg path_group
[01/07 15:34:47    308s] All LLGs are deleted
[01/07 15:34:47    308s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1400.4M
[01/07 15:34:47    308s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1400.4M
[01/07 15:34:47    308s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1400.4M
[01/07 15:34:47    308s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1400.4M
[01/07 15:34:47    308s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1400.4M
[01/07 15:34:47    308s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:1432.4M
[01/07 15:34:47    308s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1432.4M
[01/07 15:34:47    308s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.000, MEM:1432.4M
[01/07 15:34:47    308s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:1432.4M
[01/07 15:34:47    308s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:1432.4M
[01/07 15:34:47    308s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1432.4M
[01/07 15:34:47    308s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1432.4M
[01/07 15:34:50    308s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.529  |  7.529  |  8.234  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   52    |   50    |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.801%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[01/07 15:34:50    308s] Total CPU time: 2.64 sec
[01/07 15:34:50    308s] Total Real time: 6.0 sec
[01/07 15:34:50    308s] Total Memory Usage: 1430.386719 Mbytes
[01/07 15:34:50    308s] Info: pop threads available for lower-level modules during optimization.
[01/07 15:34:50    308s] Reset AAE Options
[01/07 15:34:50    308s] 
[01/07 15:34:50    308s] =============================================================================================
[01/07 15:34:50    308s]  Final TAT Report for timeDesign
[01/07 15:34:50    308s] =============================================================================================
[01/07 15:34:50    308s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 15:34:50    308s] ---------------------------------------------------------------------------------------------
[01/07 15:34:50    308s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:34:50    308s] [ ExtractRC              ]      1   0:00:01.6  (  27.9 % )     0:00:01.6 /  0:00:00.8    0.5
[01/07 15:34:50    308s] [ TimingUpdate           ]      2   0:00:00.0  (   0.5 % )     0:00:01.4 /  0:00:01.3    0.9
[01/07 15:34:50    308s] [ FullDelayCalc          ]      1   0:00:01.4  (  24.0 % )     0:00:01.4 /  0:00:01.3    0.9
[01/07 15:34:50    308s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.3 % )     0:00:02.6 /  0:00:00.4    0.1
[01/07 15:34:50    308s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[01/07 15:34:50    308s] [ DrvReport              ]      1   0:00:02.0  (  34.4 % )     0:00:02.3 /  0:00:00.1    0.0
[01/07 15:34:50    308s] [ GenerateReports        ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    0.8
[01/07 15:34:50    308s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:34:50    308s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.2
[01/07 15:34:50    308s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.6
[01/07 15:34:50    308s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 15:34:50    308s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.0    0.0
[01/07 15:34:50    308s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 15:34:50    308s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[01/07 15:34:50    308s] [ MISC                   ]          0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.1    0.8
[01/07 15:34:50    308s] ---------------------------------------------------------------------------------------------
[01/07 15:34:50    308s]  timeDesign TOTAL                   0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:02.6    0.5
[01/07 15:34:50    308s] ---------------------------------------------------------------------------------------------
[01/07 15:34:50    308s] 
[01/07 15:35:20    313s] <CMD> getFillerMode -quiet
[01/07 15:35:48    318s] <CMD> addFiller -cell FILLER16EHD FILLER8EHD FILLER64EHD FILLER4EHD FILLER3HD FILLER32EHD FILLER2HD FILLER1HD -prefix FILLER
[01/07 15:35:48    318s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[01/07 15:35:48    318s] Type 'man IMPSP-5217' for more detail.
[01/07 15:35:48    318s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1430.4M
[01/07 15:35:48    318s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1430.4M
[01/07 15:35:48    318s] z: 2, totalTracks: 1
[01/07 15:35:48    318s] z: 4, totalTracks: 1
[01/07 15:35:48    318s] z: 6, totalTracks: 1
[01/07 15:35:48    318s] z: 8, totalTracks: 1
[01/07 15:35:48    318s] All LLGs are deleted
[01/07 15:35:48    318s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1430.4M
[01/07 15:35:48    318s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1430.4M
[01/07 15:35:48    318s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1430.4M
[01/07 15:35:48    318s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1430.4M
[01/07 15:35:48    318s] Core basic site is core
[01/07 15:35:48    318s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1430.4M
[01/07 15:35:48    318s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.030, REAL:0.019, MEM:1430.4M
[01/07 15:35:48    318s] SiteArray: non-trimmed site array dimensions = 18 x 156
[01/07 15:35:48    318s] SiteArray: use 20,480 bytes
[01/07 15:35:48    318s] SiteArray: current memory after site array memory allocation 1430.4M
[01/07 15:35:48    318s] SiteArray: FP blocked sites are writable
[01/07 15:35:48    318s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 15:35:48    318s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1430.4M
[01/07 15:35:48    318s] Process 4469 wires and vias for routing blockage and capacity analysis
[01/07 15:35:48    318s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.003, MEM:1430.4M
[01/07 15:35:48    318s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.070, REAL:0.049, MEM:1430.4M
[01/07 15:35:48    318s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.049, MEM:1430.4M
[01/07 15:35:48    318s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1430.4MB).
[01/07 15:35:48    318s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.065, MEM:1430.4M
[01/07 15:35:48    318s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1430.4M
[01/07 15:35:48    318s]   Signal wire search tree: 4507 elements. (cpu=0:00:00.0, mem=0.0M)
[01/07 15:35:48    318s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1430.4M
[01/07 15:35:48    318s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1430.4M
[01/07 15:35:48    318s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1430.4M
[01/07 15:35:48    318s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1430.4M
[01/07 15:35:48    318s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1430.4M
[01/07 15:35:48    318s] AddFiller init all instances time CPU:0.000, REAL:0.000
[01/07 15:35:49    318s] AddFiller main function time CPU:0.031, REAL:0.035
[01/07 15:35:49    318s] Filler instance commit time CPU:0.009, REAL:0.009
[01/07 15:35:49    318s] *INFO: Adding fillers to top-module.
[01/07 15:35:49    318s] *INFO:   Added 0 filler inst  (cell FILLER64EHD / prefix FILLER).
[01/07 15:35:49    318s] *INFO:   Added 2 filler insts (cell FILLER32EHD / prefix FILLER).
[01/07 15:35:49    318s] *INFO:   Added 11 filler insts (cell FILLER16EHD / prefix FILLER).
[01/07 15:35:49    318s] *INFO:   Added 15 filler insts (cell FILLER8EHD / prefix FILLER).
[01/07 15:35:49    318s] *INFO:   Added 45 filler insts (cell FILLER4EHD / prefix FILLER).
[01/07 15:35:49    318s] *INFO:   Added 45 filler insts (cell FILLER3HD / prefix FILLER).
[01/07 15:35:49    318s] *INFO:   Added 54 filler insts (cell FILLER2HD / prefix FILLER).
[01/07 15:35:49    318s] *INFO:   Added 65 filler insts (cell FILLER1HD / prefix FILLER).
[01/07 15:35:49    318s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.040, REAL:0.036, MEM:1430.4M
[01/07 15:35:49    318s] *INFO: Total 237 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[01/07 15:35:49    318s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.040, REAL:0.037, MEM:1430.4M
[01/07 15:35:49    318s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1430.4M
[01/07 15:35:49    318s] For 237 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[01/07 15:35:49    318s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:1430.4M
[01/07 15:35:49    318s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.040, REAL:0.039, MEM:1430.4M
[01/07 15:35:49    318s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.040, REAL:0.039, MEM:1430.4M
[01/07 15:35:49    318s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1430.4M
[01/07 15:35:49    318s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1430.4M
[01/07 15:35:49    318s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.001, MEM:1430.4M
[01/07 15:35:49    318s] All LLGs are deleted
[01/07 15:35:49    318s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1430.4M
[01/07 15:35:49    318s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1430.4M
[01/07 15:35:49    318s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.008, MEM:1430.4M
[01/07 15:35:49    318s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.130, REAL:0.118, MEM:1430.4M
[01/07 15:36:53    330s]  *** Starting Verify Geometry (MEM: 1430.4) ***
[01/07 15:36:53    330s] 
[01/07 15:36:53    330s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[01/07 15:36:53    330s]   VERIFY GEOMETRY ...... Starting Verification
[01/07 15:36:53    330s]   VERIFY GEOMETRY ...... Initializing
[01/07 15:36:53    330s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[01/07 15:36:53    330s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[01/07 15:36:53    330s]                   ...... bin size: 3600
[01/07 15:36:53    330s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[01/07 15:36:53    330s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[01/07 15:36:53    330s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[01/07 15:36:53    330s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[01/07 15:36:53    330s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[01/07 15:36:53    330s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[01/07 15:36:53    330s] VG: elapsed time: 0.00
[01/07 15:36:53    330s] Begin Summary ...
[01/07 15:36:53    330s]   Cells       : 0
[01/07 15:36:53    330s]   SameNet     : 0
[01/07 15:36:53    330s]   Wiring      : 0
[01/07 15:36:53    330s]   Antenna     : 0
[01/07 15:36:53    330s]   Short       : 0
[01/07 15:36:53    330s]   Overlap     : 0
[01/07 15:36:53    330s] End Summary
[01/07 15:36:53    330s] 
[01/07 15:36:53    330s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/07 15:36:53    330s] 
[01/07 15:36:53    330s] **********End: VERIFY GEOMETRY**********
[01/07 15:36:53    330s]  *** verify geometry (CPU: 0:00:00.5  MEM: 71.2M)
[01/07 15:36:53    330s] 
[01/07 15:37:04    332s] <CMD> verifyConnectivity
[01/07 15:37:04    332s] VERIFY_CONNECTIVITY use new engine.
[01/07 15:37:04    332s] 
[01/07 15:37:04    332s] ******** Start: VERIFY CONNECTIVITY ********
[01/07 15:37:04    332s] Start Time: Tue Jan  7 15:37:04 2025
[01/07 15:37:04    332s] 
[01/07 15:37:04    332s] Design Name: BATCHARGER_controller
[01/07 15:37:04    332s] Database Units: 1000
[01/07 15:37:04    332s] Design Boundary: (0.0000, 0.0000) (69.6000, 64.8000)
[01/07 15:37:04    332s] Error Limit = 1000; Warning Limit = 50
[01/07 15:37:04    332s] Check all nets
[01/07 15:37:04    332s] 
[01/07 15:37:04    332s] Begin Summary 
[01/07 15:37:04    332s]   Found no problems or warnings.
[01/07 15:37:04    332s] End Summary
[01/07 15:37:04    332s] 
[01/07 15:37:04    332s] End Time: Tue Jan  7 15:37:04 2025
[01/07 15:37:04    332s] Time Elapsed: 0:00:00.0
[01/07 15:37:04    332s] 
[01/07 15:37:04    332s] ******** End: VERIFY CONNECTIVITY ********
[01/07 15:37:04    332s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/07 15:37:04    332s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[01/07 15:37:04    332s] 
[01/07 15:37:23    336s] invalid command name "allcheckDesign"
[01/07 15:37:30    338s] <CMD> checkDesign -all
[01/07 15:37:30    338s] OPERPROF: Starting checkPlace at level 1, MEM:1501.6M
[01/07 15:37:30    338s] z: 2, totalTracks: 1
[01/07 15:37:30    338s] z: 4, totalTracks: 1
[01/07 15:37:30    338s] z: 6, totalTracks: 1
[01/07 15:37:30    338s] z: 8, totalTracks: 1
[01/07 15:37:30    338s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1501.6M
[01/07 15:37:30    338s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1501.6M
[01/07 15:37:30    338s] Core basic site is core
[01/07 15:37:30    338s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1501.6M
[01/07 15:37:30    338s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.019, MEM:1501.6M
[01/07 15:37:30    338s] SiteArray: non-trimmed site array dimensions = 18 x 156
[01/07 15:37:30    338s] SiteArray: use 20,480 bytes
[01/07 15:37:30    338s] SiteArray: current memory after site array memory allocation 1501.6M
[01/07 15:37:30    338s] SiteArray: FP blocked sites are writable
[01/07 15:37:30    338s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 15:37:30    338s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1501.6M
[01/07 15:37:30    338s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1501.6M
[01/07 15:37:30    338s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.058, MEM:1501.6M
[01/07 15:37:30    338s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.060, MEM:1501.6M
[01/07 15:37:30    338s] Begin checking placement ... (start mem=1501.6M, init mem=1501.6M)
[01/07 15:37:30    338s] 
[01/07 15:37:30    338s] Running CheckPlace using 1 thread in normal mode...
[01/07 15:37:30    338s] 
[01/07 15:37:30    338s] ...checkPlace normal is done!
[01/07 15:37:30    338s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1501.6M
[01/07 15:37:30    338s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1501.6M
[01/07 15:37:30    338s] *info: Recommended don't use cell = 0           
[01/07 15:37:30    338s] *info: Placed = 505           
[01/07 15:37:30    338s] *info: Unplaced = 0           
[01/07 15:37:30    338s] Placement Density:100.00%(3594/3594)
[01/07 15:37:30    338s] Placement Density (including fixed std cells):100.00%(3594/3594)
[01/07 15:37:30    338s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1501.6M
[01/07 15:37:30    338s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1501.6M
[01/07 15:37:30    338s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1501.6M)
[01/07 15:37:30    338s] OPERPROF: Finished checkPlace at level 1, CPU:0.100, REAL:0.108, MEM:1501.6M
[01/07 15:37:30    338s] ############################################################################
[01/07 15:37:30    338s] # Innovus Netlist Design Rule Check
[01/07 15:37:30    338s] # Tue Jan  7 15:37:30 2025

[01/07 15:37:30    338s] ############################################################################
[01/07 15:37:30    338s] Design: BATCHARGER_controller
[01/07 15:37:30    338s] 
[01/07 15:37:30    338s] ------ Design Summary:
[01/07 15:37:30    338s] Total Standard Cell Number   (cells) : 505
[01/07 15:37:30    338s] Total Block Cell Number      (cells) : 0
[01/07 15:37:30    338s] Total I/O Pad Cell Number    (cells) : 0
[01/07 15:37:30    338s] Total Standard Cell Area     ( um^2) : 3594.24
[01/07 15:37:30    338s] Total Block Cell Area        ( um^2) : 0.00
[01/07 15:37:30    338s] Total I/O Pad Cell Area      ( um^2) : 0.00
[01/07 15:37:30    338s] 
[01/07 15:37:30    338s] ------ Design Statistics:
[01/07 15:37:30    338s] 
[01/07 15:37:30    338s] Number of Instances            : 505
[01/07 15:37:30    338s] Number of Non-uniquified Insts : 493
[01/07 15:37:30    338s] Number of Nets                 : 365
[01/07 15:37:30    338s] Average number of Pins per Net : 3.01
[01/07 15:37:30    338s] Maximum number of Pins in Net  : 20
[01/07 15:37:30    338s] 
[01/07 15:37:30    338s] ------ I/O Port summary
[01/07 15:37:30    338s] 
[01/07 15:37:30    338s] Number of Primary I/O Ports    : 83
[01/07 15:37:30    338s] Number of Input Ports          : 75
[01/07 15:37:30    338s] Number of Output Ports         : 6
[01/07 15:37:30    338s] Number of Bidirectional Ports  : 2
[01/07 15:37:30    338s] Number of Power/Ground Ports   : 0
[01/07 15:37:30    338s] Number of Floating Ports                     *: 2
[01/07 15:37:30    338s] Number of Ports Connected to Multiple Pads   *: 0
[01/07 15:37:30    338s] Number of Ports Connected to Core Instances   : 81
[01/07 15:37:30    338s] **WARN: (IMPREPO-200):	There are 2 Floating Ports in the top design.
[01/07 15:37:30    338s] **WARN: (IMPREPO-202):	There are 81 Ports connected to core instances.
[01/07 15:37:30    338s] 
[01/07 15:37:30    338s] ------ Design Rule Checking:
[01/07 15:37:30    338s] 
[01/07 15:37:30    338s] Number of Output Pins connect to Power/Ground *: 0
[01/07 15:37:30    338s] Number of Insts with Input Pins tied together ?: 9
[01/07 15:37:30    338s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[01/07 15:37:30    338s] Number of Input/InOut Floating Pins            : 0
[01/07 15:37:30    338s] Number of Output Floating Pins                 : 0
[01/07 15:37:30    338s] Number of Output Term Marked TieHi/Lo         *: 0
[01/07 15:37:30    338s] 
[01/07 15:37:30    338s] **WARN: (IMPREPO-216):	There are 9 Instances with input pins tied together.
[01/07 15:37:30    338s] Number of nets with tri-state drivers          : 0
[01/07 15:37:30    338s] Number of nets with parallel drivers           : 0
[01/07 15:37:30    338s] Number of nets with multiple drivers           : 0
[01/07 15:37:30    338s] Number of nets with no driver (No FanIn)       : 0
[01/07 15:37:30    338s] Number of Output Floating nets (No FanOut)     : 18
[01/07 15:37:30    338s] Number of High Fanout nets (>50)               : 0
[01/07 15:37:30    338s] **WARN: (IMPREPO-212):	There are 2 Floating I/O Pins.
[01/07 15:37:30    338s] **WARN: (IMPREPO-213):	There are 81 I/O Pins connected to Non-IO Insts.
[01/07 15:37:30    338s] Checking for any assigns in the netlist...
[01/07 15:37:30    338s] Assigns in module BATCHARGER_controller
[01/07 15:37:30    338s]   vmonen imonen
[01/07 15:37:30    338s]   tmonen imonen
[01/07 15:37:30    338s] Checking routing tracks.....
[01/07 15:37:30    338s] Checking other grids.....
[01/07 15:37:30    338s] Checking routing blockage.....
[01/07 15:37:30    338s] Checking components.....
[01/07 15:37:30    338s] Checking constraints (guide/region/fence).....
[01/07 15:37:30    338s] Checking groups.....
[01/07 15:37:30    338s] Checking Ptn Core Box.....
[01/07 15:37:30    338s] 
[01/07 15:37:30    338s] Checking Preroutes.....
[01/07 15:37:30    338s] No. of regular pre-routes not on tracks : 0 
[01/07 15:37:30    338s]  Design check done.
[01/07 15:37:30    338s] Report saved in file checkDesign/BATCHARGER_controller.main.htm.ascii
[01/07 15:37:30    338s] 
[01/07 15:37:30    338s] *** Summary of all messages that are not suppressed in this session:
[01/07 15:37:30    338s] Severity  ID               Count  Summary                                  
[01/07 15:37:30    338s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[01/07 15:37:30    338s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[01/07 15:37:30    338s] WARNING   IMPREPO-212          1  There are %d Floating I/O Pins.          
[01/07 15:37:30    338s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[01/07 15:37:30    338s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[01/07 15:37:30    338s] *** Message Summary: 5 warning(s), 0 error(s)
[01/07 15:37:30    338s] 
[01/07 15:38:02    344s] <CMD> saveNetlist BATCHARGER_controller_pr.v
[01/07 15:38:02    344s] Writing Netlist "BATCHARGER_controller_pr.v" ...
[01/07 15:38:58    355s] <CMD> write_lef_abstract BATCHARGER_controller.lef
[01/07 15:41:12    380s] <CMD> saveDesign BATCHARGER_controller
[01/07 15:41:12    380s] The in-memory database contained RC information but was not saved. To save 
[01/07 15:41:12    380s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[01/07 15:41:12    380s] so it should only be saved when it is really desired.
[01/07 15:41:12    380s] #% Begin save design ... (date=01/07 15:41:12, mem=1207.6M)
[01/07 15:41:12    380s] % Begin Save ccopt configuration ... (date=01/07 15:41:12, mem=1207.6M)
[01/07 15:41:12    380s] % End Save ccopt configuration ... (date=01/07 15:41:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1208.5M, current mem=1208.5M)
[01/07 15:41:12    380s] % Begin Save netlist data ... (date=01/07 15:41:12, mem=1208.5M)
[01/07 15:41:12    380s] Writing Binary DB to BATCHARGER_controller.dat.tmp/BATCHARGER_controller.v.bin in single-threaded mode...
[01/07 15:41:13    380s] % End Save netlist data ... (date=01/07 15:41:13, total cpu=0:00:00.0, real=0:00:01.0, peak res=1208.5M, current mem=1208.5M)
[01/07 15:41:13    380s] Saving symbol-table file ...
[01/07 15:41:13    380s] Saving congestion map file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.route.congmap.gz ...
[01/07 15:41:13    380s] % Begin Save AAE data ... (date=01/07 15:41:13, mem=1208.8M)
[01/07 15:41:13    380s] Saving AAE Data ...
[01/07 15:41:13    380s] % End Save AAE data ... (date=01/07 15:41:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1208.8M, current mem=1208.8M)
[01/07 15:41:13    381s] Saving preference file BATCHARGER_controller.dat.tmp/gui.pref.tcl ...
[01/07 15:41:13    381s] Saving mode setting ...
[01/07 15:41:14    381s] Saving global file ...
[01/07 15:41:14    381s] % Begin Save floorplan data ... (date=01/07 15:41:14, mem=1209.0M)
[01/07 15:41:14    381s] Saving floorplan file ...
[01/07 15:41:14    381s] % End Save floorplan data ... (date=01/07 15:41:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1209.0M, current mem=1209.0M)
[01/07 15:41:14    381s] Saving PG file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Tue Jan  7 15:41:14 2025)
[01/07 15:41:14    381s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1449.1M) ***
[01/07 15:41:15    381s] Saving Drc markers ...
[01/07 15:41:15    381s] ... No Drc file written since there is no markers found.
[01/07 15:41:15    381s] % Begin Save placement data ... (date=01/07 15:41:15, mem=1209.0M)
[01/07 15:41:15    381s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/07 15:41:15    381s] Save Adaptive View Pruning View Names to Binary file
[01/07 15:41:15    381s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1452.1M) ***
[01/07 15:41:15    381s] % End Save placement data ... (date=01/07 15:41:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1209.0M, current mem=1209.0M)
[01/07 15:41:15    381s] % Begin Save routing data ... (date=01/07 15:41:15, mem=1209.0M)
[01/07 15:41:15    381s] Saving route file ...
[01/07 15:41:15    381s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1449.1M) ***
[01/07 15:41:15    381s] % End Save routing data ... (date=01/07 15:41:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1209.1M, current mem=1209.1M)
[01/07 15:41:15    381s] Saving property file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.prop
[01/07 15:41:15    381s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1452.1M) ***
[01/07 15:41:15    381s] #Saving pin access data to file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.apa ...
[01/07 15:41:15    381s] #
[01/07 15:41:15    381s] % Begin Save power constraints data ... (date=01/07 15:41:15, mem=1209.1M)
[01/07 15:41:15    381s] % End Save power constraints data ... (date=01/07 15:41:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1209.1M, current mem=1209.1M)
[01/07 15:41:22    387s] Generated self-contained design BATCHARGER_controller.dat.tmp
[01/07 15:41:22    387s] #% End save design ... (date=01/07 15:41:22, total cpu=0:00:07.0, real=0:00:10.0, peak res=1212.6M, current mem=1212.6M)
[01/07 15:41:22    387s] *** Message Summary: 0 warning(s), 0 error(s)
[01/07 15:41:22    387s] 
[01/07 15:41:41    390s] <CMD> zoomBox -29.94800 2.10600 98.11300 62.69400
[01/07 15:41:44    390s] <CMD> zoomBox -20.95400 6.66900 87.89800 58.16900
[01/07 15:41:47    390s] <CMD> zoomBox -12.44700 10.40400 80.07700 54.17900
[01/07 15:41:48    390s] <CMD> zoomBox -5.44700 13.55100 73.19900 50.76000
[01/07 15:41:50    390s] <CMD> zoomBox 0.50200 16.22600 67.35200 47.85400
[01/07 15:41:51    390s] <CMD> zoomBox 5.55900 18.50000 62.38200 45.38400
[01/07 15:41:52    390s] <CMD> zoomBox 16.55300 23.36500 51.45100 39.87600
[01/07 15:41:57    391s] <CMD> zoomBox 21.36700 25.51000 46.58100 37.43900
[01/07 15:41:58    391s] <CMD> zoomBox 27.30000 28.12900 40.46200 34.35600
[01/07 15:41:59    391s] <CMD> zoomBox 29.88800 29.79500 35.72700 32.55800
[01/07 15:42:00    391s] <CMD> zoomBox 31.12400 30.43200 34.17500 31.87500
[01/07 15:42:15    393s] <CMD> zoomBox 31.23300 30.53600 33.82700 31.76300
[01/07 15:42:17    393s] <CMD> zoomBox 27.64800 27.72600 43.15700 35.06400
[01/07 15:42:19    393s] <CMD> fit
[01/07 15:43:44    410s] <CMD> saveDesign BATCHARGER_controller
[01/07 15:43:45    410s] The in-memory database contained RC information but was not saved. To save 
[01/07 15:43:45    410s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[01/07 15:43:45    410s] so it should only be saved when it is really desired.
[01/07 15:43:45    410s] #% Begin save design ... (date=01/07 15:43:45, mem=1212.6M)
[01/07 15:43:45    410s] % Begin Save ccopt configuration ... (date=01/07 15:43:45, mem=1212.6M)
[01/07 15:43:45    410s] % End Save ccopt configuration ... (date=01/07 15:43:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1212.6M, current mem=1212.6M)
[01/07 15:43:45    410s] % Begin Save netlist data ... (date=01/07 15:43:45, mem=1212.6M)
[01/07 15:43:45    410s] Writing Binary DB to BATCHARGER_controller.dat.tmp/BATCHARGER_controller.v.bin in single-threaded mode...
[01/07 15:43:45    410s] % End Save netlist data ... (date=01/07 15:43:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.6M, current mem=1212.6M)
[01/07 15:43:45    410s] Saving symbol-table file ...
[01/07 15:43:45    410s] Saving congestion map file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.route.congmap.gz ...
[01/07 15:43:45    410s] % Begin Save AAE data ... (date=01/07 15:43:45, mem=1212.6M)
[01/07 15:43:45    410s] Saving AAE Data ...
[01/07 15:43:45    410s] % End Save AAE data ... (date=01/07 15:43:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.6M, current mem=1212.6M)
[01/07 15:43:45    410s] Saving preference file BATCHARGER_controller.dat.tmp/gui.pref.tcl ...
[01/07 15:43:46    410s] Saving mode setting ...
[01/07 15:43:46    410s] Saving global file ...
[01/07 15:43:46    410s] % Begin Save floorplan data ... (date=01/07 15:43:46, mem=1212.7M)
[01/07 15:43:46    410s] Saving floorplan file ...
[01/07 15:43:46    410s] % End Save floorplan data ... (date=01/07 15:43:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1212.7M, current mem=1212.7M)
[01/07 15:43:46    410s] Saving PG file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Tue Jan  7 15:43:46 2025)
[01/07 15:43:46    410s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1456.5M) ***
[01/07 15:43:46    410s] Saving Drc markers ...
[01/07 15:43:46    410s] ... No Drc file written since there is no markers found.
[01/07 15:43:46    411s] % Begin Save placement data ... (date=01/07 15:43:46, mem=1212.7M)
[01/07 15:43:46    411s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/07 15:43:46    411s] Save Adaptive View Pruning View Names to Binary file
[01/07 15:43:46    411s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1459.5M) ***
[01/07 15:43:47    411s] % End Save placement data ... (date=01/07 15:43:46, total cpu=0:00:00.0, real=0:00:01.0, peak res=1212.7M, current mem=1212.7M)
[01/07 15:43:47    411s] % Begin Save routing data ... (date=01/07 15:43:47, mem=1212.7M)
[01/07 15:43:47    411s] Saving route file ...
[01/07 15:43:47    411s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1456.5M) ***
[01/07 15:43:47    411s] % End Save routing data ... (date=01/07 15:43:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.7M, current mem=1212.7M)
[01/07 15:43:47    411s] Saving property file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.prop
[01/07 15:43:47    411s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1459.5M) ***
[01/07 15:43:47    411s] #Saving pin access data to file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.apa ...
[01/07 15:43:47    411s] #
[01/07 15:43:47    411s] % Begin Save power constraints data ... (date=01/07 15:43:47, mem=1212.7M)
[01/07 15:43:47    411s] % End Save power constraints data ... (date=01/07 15:43:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.7M, current mem=1212.7M)
[01/07 15:43:54    417s] Generated self-contained design BATCHARGER_controller.dat.tmp
[01/07 15:43:54    417s] #% End save design ... (date=01/07 15:43:54, total cpu=0:00:07.1, real=0:00:09.0, peak res=1212.7M, current mem=1212.7M)
[01/07 15:43:54    417s] *** Message Summary: 0 warning(s), 0 error(s)
[01/07 15:43:54    417s] 
[01/07 15:43:54    417s] <CMD> saveDesign BATCHARGER_controller
[01/07 15:43:54    417s] The in-memory database contained RC information but was not saved. To save 
[01/07 15:43:54    417s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[01/07 15:43:54    417s] so it should only be saved when it is really desired.
[01/07 15:43:54    417s] #% Begin save design ... (date=01/07 15:43:54, mem=1212.7M)
[01/07 15:43:54    417s] % Begin Save ccopt configuration ... (date=01/07 15:43:54, mem=1212.7M)
[01/07 15:43:54    417s] % End Save ccopt configuration ... (date=01/07 15:43:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1212.7M, current mem=1212.7M)
[01/07 15:43:54    417s] % Begin Save netlist data ... (date=01/07 15:43:54, mem=1212.7M)
[01/07 15:43:54    417s] Writing Binary DB to BATCHARGER_controller.dat.tmp/BATCHARGER_controller.v.bin in single-threaded mode...
[01/07 15:43:54    417s] % End Save netlist data ... (date=01/07 15:43:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.7M, current mem=1212.7M)
[01/07 15:43:54    417s] Saving symbol-table file ...
[01/07 15:43:54    417s] Saving congestion map file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.route.congmap.gz ...
[01/07 15:43:55    417s] % Begin Save AAE data ... (date=01/07 15:43:55, mem=1212.7M)
[01/07 15:43:55    417s] Saving AAE Data ...
[01/07 15:43:55    417s] % End Save AAE data ... (date=01/07 15:43:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.7M, current mem=1212.7M)
[01/07 15:43:55    417s] Saving preference file BATCHARGER_controller.dat.tmp/gui.pref.tcl ...
[01/07 15:43:55    417s] Saving mode setting ...
[01/07 15:43:55    417s] Saving global file ...
[01/07 15:43:56    417s] % Begin Save floorplan data ... (date=01/07 15:43:55, mem=1212.7M)
[01/07 15:43:56    417s] Saving floorplan file ...
[01/07 15:43:56    418s] % End Save floorplan data ... (date=01/07 15:43:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.7M, current mem=1212.7M)
[01/07 15:43:56    418s] Saving PG file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Tue Jan  7 15:43:56 2025)
[01/07 15:43:56    418s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1457.0M) ***
[01/07 15:43:56    418s] Saving Drc markers ...
[01/07 15:43:56    418s] ... No Drc file written since there is no markers found.
[01/07 15:43:56    418s] % Begin Save placement data ... (date=01/07 15:43:56, mem=1212.7M)
[01/07 15:43:56    418s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/07 15:43:56    418s] Save Adaptive View Pruning View Names to Binary file
[01/07 15:43:56    418s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1460.0M) ***
[01/07 15:43:56    418s] % End Save placement data ... (date=01/07 15:43:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.7M, current mem=1212.7M)
[01/07 15:43:56    418s] % Begin Save routing data ... (date=01/07 15:43:56, mem=1212.7M)
[01/07 15:43:56    418s] Saving route file ...
[01/07 15:43:56    418s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1457.0M) ***
[01/07 15:43:56    418s] % End Save routing data ... (date=01/07 15:43:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.7M, current mem=1212.7M)
[01/07 15:43:56    418s] Saving property file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.prop
[01/07 15:43:56    418s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1460.0M) ***
[01/07 15:43:57    418s] #Saving pin access data to file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.apa ...
[01/07 15:43:57    418s] #
[01/07 15:43:57    418s] % Begin Save power constraints data ... (date=01/07 15:43:57, mem=1212.7M)
[01/07 15:43:57    418s] % End Save power constraints data ... (date=01/07 15:43:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1212.7M, current mem=1212.7M)
[01/07 15:44:03    424s] Generated self-contained design BATCHARGER_controller.dat.tmp
[01/07 15:44:04    424s] #% End save design ... (date=01/07 15:44:04, total cpu=0:00:07.0, real=0:00:10.0, peak res=1212.8M, current mem=1212.8M)
[01/07 15:44:04    424s] *** Message Summary: 0 warning(s), 0 error(s)
[01/07 15:44:04    424s] 
[01/07 15:44:36    425s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Jan  7 15:44:36 2025
  Total CPU time:     0:07:21
  Total real time:    0:37:34
  Peak memory (main): 1293.79MB

[01/07 15:44:36    425s] 
[01/07 15:44:36    425s] *** Memory Usage v#2 (Current mem = 1459.840M, initial mem = 272.281M) ***
[01/07 15:44:36    425s] 
[01/07 15:44:36    425s] *** Summary of all messages that are not suppressed in this session:
[01/07 15:44:36    425s] Severity  ID               Count  Summary                                  
[01/07 15:44:36    425s] WARNING   IMPLF-58           407  MACRO '%s' has been found in the databas...
[01/07 15:44:36    425s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[01/07 15:44:36    425s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/07 15:44:36    425s] WARNING   IMPLF-119            8  LAYER '%s' has been found in the databas...
[01/07 15:44:36    425s] WARNING   IMPFP-3961          45  The techSite '%s' has no related standar...
[01/07 15:44:36    425s] ERROR     IMPPTN-1668          1  Specifying negative spacing value to spr...
[01/07 15:44:36    425s] WARNING   IMPTS-141            2  Cell (%s) is marked as dont_touch, but i...
[01/07 15:44:36    425s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[01/07 15:44:36    425s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[01/07 15:44:36    425s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[01/07 15:44:36    425s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[01/07 15:44:36    425s] WARNING   IMPVL-159          814  Pin '%s' of cell '%s' is defined in LEF ...
[01/07 15:44:36    425s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[01/07 15:44:36    425s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[01/07 15:44:36    425s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[01/07 15:44:36    425s] WARNING   IMPPP-193            9  The currently specified %s spacing %f %s...
[01/07 15:44:36    425s] WARNING   IMPSR-4302           2  Cap-table/qrcTechFile is found in the de...
[01/07 15:44:36    425s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[01/07 15:44:36    425s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[01/07 15:44:36    425s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[01/07 15:44:36    425s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/07 15:44:36    425s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[01/07 15:44:36    425s] ERROR     IMPOPT-7027          1  The analysis mode needs to be set to 'OC...
[01/07 15:44:36    425s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[01/07 15:44:36    425s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[01/07 15:44:36    425s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[01/07 15:44:36    425s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[01/07 15:44:36    425s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[01/07 15:44:36    425s] WARNING   IMPREPO-212          1  There are %d Floating I/O Pins.          
[01/07 15:44:36    425s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[01/07 15:44:36    425s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[01/07 15:44:36    425s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[01/07 15:44:36    425s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[01/07 15:44:36    425s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[01/07 15:44:36    425s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/07 15:44:36    425s] *** Message Summary: 1339 warning(s), 2 error(s)
[01/07 15:44:36    425s] 
[01/07 15:44:36    425s] --- Ending "Innovus" (totcpu=0:07:05, real=0:37:32, mem=1459.8M) ---
