<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: CMSIS Core Instruction Interface</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CMSIS Core Instruction Interface</div>  </div>
</div><!--header-->
<div class="contents">

<p>Access to dedicated instructions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabc17e391c13c71702366c67cba39c276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gabc17e391c13c71702366c67cba39c276">__CMSIS_GCC_OUT_REG</a>(r)&#160;&#160;&#160;&quot;=r&quot; (r)</td></tr>
<tr class="separator:gabc17e391c13c71702366c67cba39c276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d94dee7402367961d2cf0accc00fd97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga9d94dee7402367961d2cf0accc00fd97">__CMSIS_GCC_USE_REG</a>(r)&#160;&#160;&#160;&quot;r&quot; (r)</td></tr>
<tr class="separator:ga9d94dee7402367961d2cf0accc00fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15ea6bd3c507d3e81c3b3a1258e46397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga15ea6bd3c507d3e81c3b3a1258e46397">__BKPT</a>(value)&#160;&#160;&#160;__ASM volatile (&quot;bkpt &quot;#value)</td></tr>
<tr class="memdesc:ga15ea6bd3c507d3e81c3b3a1258e46397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Breakpoint.  <a href="#ga15ea6bd3c507d3e81c3b3a1258e46397">More...</a><br /></td></tr>
<tr class="separator:ga15ea6bd3c507d3e81c3b3a1258e46397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5bb1527e042be4a9fa5a33f65cc248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga5d5bb1527e042be4a9fa5a33f65cc248">__CLZ</a>&#160;&#160;&#160;__builtin_clz</td></tr>
<tr class="memdesc:ga5d5bb1527e042be4a9fa5a33f65cc248"><td class="mdescLeft">&#160;</td><td class="mdescRight">Count leading zeros.  <a href="#ga5d5bb1527e042be4a9fa5a33f65cc248">More...</a><br /></td></tr>
<tr class="separator:ga5d5bb1527e042be4a9fa5a33f65cc248"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8bb1a07c32b865536006f46d4097fdc0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga8bb1a07c32b865536006f46d4097fdc0">__NOP</a> (void)</td></tr>
<tr class="memdesc:ga8bb1a07c32b865536006f46d4097fdc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Operation.  <a href="#ga8bb1a07c32b865536006f46d4097fdc0">More...</a><br /></td></tr>
<tr class="separator:ga8bb1a07c32b865536006f46d4097fdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a55dfb43484b3ed4d181761f92cc2db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga8a55dfb43484b3ed4d181761f92cc2db">__WFI</a> (void)</td></tr>
<tr class="memdesc:ga8a55dfb43484b3ed4d181761f92cc2db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait For Interrupt.  <a href="#ga8a55dfb43484b3ed4d181761f92cc2db">More...</a><br /></td></tr>
<tr class="separator:ga8a55dfb43484b3ed4d181761f92cc2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8691e5435c84f33831dee89ba0b3eb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gabc8691e5435c84f33831dee89ba0b3eb">__WFE</a> (void)</td></tr>
<tr class="memdesc:gabc8691e5435c84f33831dee89ba0b3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait For Event.  <a href="#gabc8691e5435c84f33831dee89ba0b3eb">More...</a><br /></td></tr>
<tr class="separator:gabc8691e5435c84f33831dee89ba0b3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16f26f14c620f2c854cded3b7b1a999"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gac16f26f14c620f2c854cded3b7b1a999">__SEV</a> (void)</td></tr>
<tr class="memdesc:gac16f26f14c620f2c854cded3b7b1a999"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send Event.  <a href="#gac16f26f14c620f2c854cded3b7b1a999">More...</a><br /></td></tr>
<tr class="separator:gac16f26f14c620f2c854cded3b7b1a999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5af376adcfaea7f2ddb3ef9b6b2544"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga8f5af376adcfaea7f2ddb3ef9b6b2544">__ISB</a> (void)</td></tr>
<tr class="memdesc:ga8f5af376adcfaea7f2ddb3ef9b6b2544"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction Synchronization Barrier.  <a href="#ga8f5af376adcfaea7f2ddb3ef9b6b2544">More...</a><br /></td></tr>
<tr class="separator:ga8f5af376adcfaea7f2ddb3ef9b6b2544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7a006f5ba5778972ac9516733a0cc4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga5c7a006f5ba5778972ac9516733a0cc4">__DSB</a> (void)</td></tr>
<tr class="memdesc:ga5c7a006f5ba5778972ac9516733a0cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Synchronization Barrier.  <a href="#ga5c7a006f5ba5778972ac9516733a0cc4">More...</a><br /></td></tr>
<tr class="separator:ga5c7a006f5ba5778972ac9516733a0cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf4161df67564feda90581aa4917a515"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gabf4161df67564feda90581aa4917a515">__DMB</a> (void)</td></tr>
<tr class="memdesc:gabf4161df67564feda90581aa4917a515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Memory Barrier.  <a href="#gabf4161df67564feda90581aa4917a515">More...</a><br /></td></tr>
<tr class="separator:gabf4161df67564feda90581aa4917a515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4396627e66be3b45a9074783d1ca507e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga4396627e66be3b45a9074783d1ca507e">__REV</a> (uint32_t value)</td></tr>
<tr class="memdesc:ga4396627e66be3b45a9074783d1ca507e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reverse byte order (32 bit)  <a href="#ga4396627e66be3b45a9074783d1ca507e">More...</a><br /></td></tr>
<tr class="separator:ga4396627e66be3b45a9074783d1ca507e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c5bef14a2884d08cace0c784654db6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gaf2c5bef14a2884d08cace0c784654db6">__REV16</a> (uint32_t value)</td></tr>
<tr class="memdesc:gaf2c5bef14a2884d08cace0c784654db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reverse byte order (16 bit)  <a href="#gaf2c5bef14a2884d08cace0c784654db6">More...</a><br /></td></tr>
<tr class="separator:gaf2c5bef14a2884d08cace0c784654db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf722e3df4586108e43cce4b757e195b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gadf722e3df4586108e43cce4b757e195b">__REVSH</a> (int32_t value)</td></tr>
<tr class="memdesc:gadf722e3df4586108e43cce4b757e195b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reverse byte order in signed short value.  <a href="#gadf722e3df4586108e43cce4b757e195b">More...</a><br /></td></tr>
<tr class="separator:gadf722e3df4586108e43cce4b757e195b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab766d910fae775ead451aa4bafbe682d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gab766d910fae775ead451aa4bafbe682d">__ROR</a> (uint32_t op1, uint32_t op2)</td></tr>
<tr class="memdesc:gab766d910fae775ead451aa4bafbe682d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rotate Right in unsigned value (32 bit)  <a href="#gab766d910fae775ead451aa4bafbe682d">More...</a><br /></td></tr>
<tr class="separator:gab766d910fae775ead451aa4bafbe682d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cb1ad07cb0bacb736cc302ebdbcc0c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga03cb1ad07cb0bacb736cc302ebdbcc0c">__RBIT</a> (uint32_t value)</td></tr>
<tr class="memdesc:ga03cb1ad07cb0bacb736cc302ebdbcc0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reverse bit order of value.  <a href="#ga03cb1ad07cb0bacb736cc302ebdbcc0c">More...</a><br /></td></tr>
<tr class="separator:ga03cb1ad07cb0bacb736cc302ebdbcc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Access to dedicated instructions. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga15ea6bd3c507d3e81c3b3a1258e46397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15ea6bd3c507d3e81c3b3a1258e46397">&#9670;&nbsp;</a></span>__BKPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __BKPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;__ASM volatile (&quot;bkpt &quot;#value)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Breakpoint. </p>
<p>Causes the processor to enter Debug state. Debug tools can use this to investigate system state when the instruction at a particular address is reached. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>is ignored by the processor. If required, a debugger can use it to store additional information about the breakpoint. </td></tr>
  </table>
  </dd>
</dl>
<dl><dt><b>Examples: </b></dt><dd><a class="el" href="cmp_8cpp-example.html#a3">cmp.cpp</a>, <a class="el" href="dma-spi-example_8cpp-example.html#a41">dma-spi-example.cpp</a>, <a class="el" href="flash_programming_example_8cpp-example.html#a5">flash_programming_example.cpp</a>, <a class="el" href="nonvolatile_example_8cpp-example.html#a2">nonvolatile_example.cpp</a>, and <a class="el" href="pdb-example_8cpp-example.html#a4">pdb-example.cpp</a>.</dd>
</dl>
</div>
</div>
<a id="ga5d5bb1527e042be4a9fa5a33f65cc248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d5bb1527e042be4a9fa5a33f65cc248">&#9670;&nbsp;</a></span>__CLZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CLZ&#160;&#160;&#160;__builtin_clz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Count leading zeros. </p>
<p>Counts the number of leading zeros of a data value. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>Value to count the leading zeros </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>number of leading zeros in value </dd></dl>

</div>
</div>
<a id="gabc17e391c13c71702366c67cba39c276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc17e391c13c71702366c67cba39c276">&#9670;&nbsp;</a></span>__CMSIS_GCC_OUT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CMSIS_GCC_OUT_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r</td><td>)</td>
          <td>&#160;&#160;&#160;&quot;=r&quot; (r)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9d94dee7402367961d2cf0accc00fd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d94dee7402367961d2cf0accc00fd97">&#9670;&nbsp;</a></span>__CMSIS_GCC_USE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CMSIS_GCC_USE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r</td><td>)</td>
          <td>&#160;&#160;&#160;&quot;r&quot; (r)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gabf4161df67564feda90581aa4917a515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf4161df67564feda90581aa4917a515">&#9670;&nbsp;</a></span>__DMB()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void __DMB </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data Memory Barrier. </p>
<p>Ensures the apparent order of the explicit memory operations before and after the instruction, without ensuring their completion. </p>

</div>
</div>
<a id="ga5c7a006f5ba5778972ac9516733a0cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c7a006f5ba5778972ac9516733a0cc4">&#9670;&nbsp;</a></span>__DSB()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void __DSB </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data Synchronization Barrier. </p>
<p>Acts as a special kind of Data Memory Barrier. It completes when all explicit memory accesses before this instruction complete. </p>

</div>
</div>
<a id="ga8f5af376adcfaea7f2ddb3ef9b6b2544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f5af376adcfaea7f2ddb3ef9b6b2544">&#9670;&nbsp;</a></span>__ISB()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void __ISB </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instruction Synchronization Barrier. </p>
<p>Instruction Synchronization Barrier flushes the pipeline in the processor, so that all instructions following the ISB are fetched from cache or memory, after the instruction has been completed. </p>

</div>
</div>
<a id="ga8bb1a07c32b865536006f46d4097fdc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bb1a07c32b865536006f46d4097fdc0">&#9670;&nbsp;</a></span>__NOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void __NOP </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No Operation. </p>
<p>No Operation does nothing. This instruction can be used for code alignment purposes. </p>

</div>
</div>
<a id="ga03cb1ad07cb0bacb736cc302ebdbcc0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03cb1ad07cb0bacb736cc302ebdbcc0c">&#9670;&nbsp;</a></span>__RBIT()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t __RBIT </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reverse bit order of value. </p>
<p>Reverses the bit order of the given value. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>Value to reverse </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Reversed value </dd></dl>

</div>
</div>
<a id="ga4396627e66be3b45a9074783d1ca507e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4396627e66be3b45a9074783d1ca507e">&#9670;&nbsp;</a></span>__REV()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t __REV </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reverse byte order (32 bit) </p>
<p>Reverses the byte order in integer value. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>Value to reverse </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Reversed value </dd></dl>

</div>
</div>
<a id="gaf2c5bef14a2884d08cace0c784654db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2c5bef14a2884d08cace0c784654db6">&#9670;&nbsp;</a></span>__REV16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t __REV16 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reverse byte order (16 bit) </p>
<p>Reverses the byte order in two unsigned short values. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>Value to reverse </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Reversed value </dd></dl>

</div>
</div>
<a id="gadf722e3df4586108e43cce4b757e195b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf722e3df4586108e43cce4b757e195b">&#9670;&nbsp;</a></span>__REVSH()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE int32_t __REVSH </td>
          <td>(</td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reverse byte order in signed short value. </p>
<p>Reverses the byte order in a signed short value with sign extension to integer. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>Value to reverse </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Reversed value </dd></dl>

</div>
</div>
<a id="gab766d910fae775ead451aa4bafbe682d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab766d910fae775ead451aa4bafbe682d">&#9670;&nbsp;</a></span>__ROR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t __ROR </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rotate Right in unsigned value (32 bit) </p>
<p>Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">op1</td><td>Value to rotate </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">op2</td><td>Number of Bits to rotate </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Rotated value </dd></dl>

</div>
</div>
<a id="gac16f26f14c620f2c854cded3b7b1a999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac16f26f14c620f2c854cded3b7b1a999">&#9670;&nbsp;</a></span>__SEV()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void __SEV </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send Event. </p>
<p>Send Event is a hint instruction. It causes an event to be signaled to the CPU. </p>

</div>
</div>
<a id="gabc8691e5435c84f33831dee89ba0b3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc8691e5435c84f33831dee89ba0b3eb">&#9670;&nbsp;</a></span>__WFE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void __WFE </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait For Event. </p>
<p>Wait For Event is a hint instruction that permits the processor to enter a low-power state until one of a number of events occurs. </p>
<dl><dt><b>Examples: </b></dt><dd><a class="el" href="rtc-example_8cpp-example.html#a9">rtc-example.cpp</a>.</dd>
</dl>
</div>
</div>
<a id="ga8a55dfb43484b3ed4d181761f92cc2db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a55dfb43484b3ed4d181761f92cc2db">&#9670;&nbsp;</a></span>__WFI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void __WFI </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait For Interrupt. </p>
<p>Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. </p>
<dl><dt><b>Examples: </b></dt><dd><a class="el" href="pdb-example_8cpp-example.html#a17">pdb-example.cpp</a>, <a class="el" href="usb_implementation_bulk_8cpp-example.html#a21">usb_implementation_bulk.cpp</a>, and <a class="el" href="usb_implementation_composite_8cpp-example.html#a37">usb_implementation_composite.cpp</a>.</dd>
</dl>
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Aug 12 2017 08:54:38 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
