{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@276:294@HdlStmProcess", "  end else if (up_tlf_s_ready == 1'b1) begin\n    response_ready <= 1'b1;\n  end\nend\n\nalways @(posedge clk)\nbegin\n  if (response_valid == 1'b1 && response_ready == 1'b1) begin\n    up_tlf_s_valid <= up_bl_partial;\n    up_clear_tl <= response_eot;\n  end else if (up_tlf_s_ready == 1'b1) begin\n    up_tlf_s_valid <= 1'b0;\n  end\nend\n\n// Buffer the length and transfer ID of partial transfers\nutil_axis_fifo #(\n  .DATA_WIDTH(MEASURED_LENGTH_WIDTH + 2),\n  .ADDRESS_WIDTH(2),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[281, "always @(posedge clk)\n"], [282, "begin\n"], [283, "  if (response_valid == 1'b1 && response_ready == 1'b1) begin\n"], [284, "    up_tlf_s_valid <= up_bl_partial;\n"], [285, "    up_clear_tl <= response_eot;\n"], [286, "  end else if (up_tlf_s_ready == 1'b1) begin\n"], [287, "    up_tlf_s_valid <= 1'b0;\n"], [289, "end\n"]], "Add": [[287, "  always @(posedge clk)\n"], [287, "  begin\n"], [287, "    if (response_valid == 1'b1 && response_ready == 1'b1) begin\n"], [287, "      up_tlf_s_valid <= up_bl_partial;\n"], [287, "      up_clear_tl <= response_eot;\n"], [287, "    end else if (up_tlf_s_ready == 1'b1) begin\n"], [287, "      up_tlf_s_valid <= 1'b0;\n"], [287, "    end\n"]]}}