$date
	Wed Mar 21 19:11:23 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0055 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0055 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#36
0"
1!
#40
1"
#44
0"
#48
1"
#52
0"
#56
1"
#72
0!
#108
0"
1!
#112
1"
#116
0"
#120
1"
#124
0"
#128
1"
#144
0!
#180
0"
1!
#184
1"
#188
0"
#192
1"
#196
0"
#200
1"
#216
0!
#252
0"
1!
#256
1"
#260
0"
#264
1"
#268
0"
#272
1"
#288
0!
#324
0"
1!
#328
1"
#332
0"
#336
1"
#340
0"
#344
1"
#360
0!
#396
0"
1!
#400
1"
#404
0"
#408
1"
#412
0"
#416
1"
#432
0!
#468
0"
1!
#472
1"
#476
0"
#480
1"
