Classic Timing Analyzer report for port1_ram
Mon May 24 08:49:36 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                           ; To                                                                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.285 ns                                       ; data[7]                                                                                        ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.629 ns                                      ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg4 ; q[3]                                                                                          ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.422 ns                                       ; data[3]                                                                                        ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                ;                                                                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                          ; To                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.931 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                        ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                             ; To Clock ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.285 ns   ; data[7]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 5.108 ns   ; data[0]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 5.086 ns   ; data[5]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 4.979 ns   ; wren       ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 4.872 ns   ; address[0] ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 4.851 ns   ; data[6]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 4.526 ns   ; address[2] ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 4.520 ns   ; address[3] ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 4.517 ns   ; address[1] ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 4.503 ns   ; address[4] ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; -0.086 ns  ; data[1]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; -0.088 ns  ; data[2]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; -0.107 ns  ; data[4]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; -0.109 ns  ; data[3]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                    ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                           ; To   ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 13.629 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg       ; q[3] ; clock      ;
; N/A   ; None         ; 13.629 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[3] ; clock      ;
; N/A   ; None         ; 13.629 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[3] ; clock      ;
; N/A   ; None         ; 13.629 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[3] ; clock      ;
; N/A   ; None         ; 13.629 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg3 ; q[3] ; clock      ;
; N/A   ; None         ; 13.629 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg4 ; q[3] ; clock      ;
; N/A   ; None         ; 13.575 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg       ; q[6] ; clock      ;
; N/A   ; None         ; 13.575 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[6] ; clock      ;
; N/A   ; None         ; 13.575 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[6] ; clock      ;
; N/A   ; None         ; 13.575 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[6] ; clock      ;
; N/A   ; None         ; 13.575 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg3 ; q[6] ; clock      ;
; N/A   ; None         ; 13.575 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg4 ; q[6] ; clock      ;
; N/A   ; None         ; 13.072 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg       ; q[5] ; clock      ;
; N/A   ; None         ; 13.072 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[5] ; clock      ;
; N/A   ; None         ; 13.072 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[5] ; clock      ;
; N/A   ; None         ; 13.072 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[5] ; clock      ;
; N/A   ; None         ; 13.072 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg3 ; q[5] ; clock      ;
; N/A   ; None         ; 13.072 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg4 ; q[5] ; clock      ;
; N/A   ; None         ; 12.812 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg       ; q[7] ; clock      ;
; N/A   ; None         ; 12.812 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[7] ; clock      ;
; N/A   ; None         ; 12.812 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[7] ; clock      ;
; N/A   ; None         ; 12.812 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[7] ; clock      ;
; N/A   ; None         ; 12.812 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg3 ; q[7] ; clock      ;
; N/A   ; None         ; 12.812 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg4 ; q[7] ; clock      ;
; N/A   ; None         ; 12.504 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg       ; q[1] ; clock      ;
; N/A   ; None         ; 12.504 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[1] ; clock      ;
; N/A   ; None         ; 12.504 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[1] ; clock      ;
; N/A   ; None         ; 12.504 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[1] ; clock      ;
; N/A   ; None         ; 12.504 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg3 ; q[1] ; clock      ;
; N/A   ; None         ; 12.504 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg4 ; q[1] ; clock      ;
; N/A   ; None         ; 11.751 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg       ; q[4] ; clock      ;
; N/A   ; None         ; 11.751 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[4] ; clock      ;
; N/A   ; None         ; 11.751 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[4] ; clock      ;
; N/A   ; None         ; 11.751 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[4] ; clock      ;
; N/A   ; None         ; 11.751 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg3 ; q[4] ; clock      ;
; N/A   ; None         ; 11.751 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg4 ; q[4] ; clock      ;
; N/A   ; None         ; 11.426 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg       ; q[2] ; clock      ;
; N/A   ; None         ; 11.426 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[2] ; clock      ;
; N/A   ; None         ; 11.426 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[2] ; clock      ;
; N/A   ; None         ; 11.426 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[2] ; clock      ;
; N/A   ; None         ; 11.426 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg3 ; q[2] ; clock      ;
; N/A   ; None         ; 11.426 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg4 ; q[2] ; clock      ;
; N/A   ; None         ; 11.419 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg       ; q[0] ; clock      ;
; N/A   ; None         ; 11.419 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[0] ; clock      ;
; N/A   ; None         ; 11.419 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[0] ; clock      ;
; N/A   ; None         ; 11.419 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[0] ; clock      ;
; N/A   ; None         ; 11.419 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg3 ; q[0] ; clock      ;
; N/A   ; None         ; 11.419 ns  ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg4 ; q[0] ; clock      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------+------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                               ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                             ; To Clock ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.422 ns  ; data[3]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; 0.420 ns  ; data[4]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; 0.401 ns  ; data[2]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; 0.399 ns  ; data[1]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -4.190 ns ; address[4] ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -4.204 ns ; address[1] ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -4.207 ns ; address[3] ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -4.213 ns ; address[2] ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -4.538 ns ; data[6]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -4.559 ns ; address[0] ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -4.666 ns ; wren       ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -4.773 ns ; data[5]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -4.795 ns ; data[0]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -4.972 ns ; data[7]    ; altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 24 08:49:35 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off port1_ram -c port1_ram --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 163.03 MHz between source memory "altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X23_Y7; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.931 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.019 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 2.814 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.756 ns) + CELL(0.815 ns) = 2.814 ns; Loc. = M4K_X23_Y7; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.915 ns ( 68.05 % )
                Info: Total interconnect delay = 0.899 ns ( 31.95 % )
            Info: - Longest clock path from clock "clock" to source memory is 2.833 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.756 ns) + CELL(0.834 ns) = 2.833 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.934 ns ( 68.27 % )
                Info: Total interconnect delay = 0.899 ns ( 31.73 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: tsu for memory "altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7" (data pin = "data[7]", clock pin = "clock") is 5.285 ns
    Info: + Longest pin to memory delay is 8.072 ns
        Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_75; Fanout = 1; PIN Node = 'data[7]'
        Info: 2: + IC(6.979 ns) + CELL(0.128 ns) = 8.072 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: Total cell delay = 1.093 ns ( 13.54 % )
        Info: Total interconnect delay = 6.979 ns ( 86.46 % )
    Info: + Micro setup delay of destination is 0.046 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.833 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.756 ns) + CELL(0.834 ns) = 2.833 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: Total cell delay = 1.934 ns ( 68.27 % )
        Info: Total interconnect delay = 0.899 ns ( 31.73 % )
Info: tco from clock "clock" to destination pin "q[3]" through memory "altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg" is 13.629 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.834 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.756 ns) + CELL(0.835 ns) = 2.834 ns; Loc. = M4K_X23_Y7; Fanout = 8; MEM Node = 'altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.935 ns ( 68.28 % )
        Info: Total interconnect delay = 0.899 ns ( 31.72 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 10.535 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y7; Fanout = 8; MEM Node = 'altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|q_a[3]'
        Info: 3: + IC(3.544 ns) + CELL(3.230 ns) = 10.535 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'q[3]'
        Info: Total cell delay = 6.991 ns ( 66.36 % )
        Info: Total interconnect delay = 3.544 ns ( 33.64 % )
Info: th for memory "altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3" (data pin = "data[3]", clock pin = "clock") is 0.422 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.833 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.756 ns) + CELL(0.834 ns) = 2.833 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3'
        Info: Total cell delay = 1.934 ns ( 68.27 % )
        Info: Total interconnect delay = 0.899 ns ( 31.73 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 2.678 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'data[3]'
        Info: 2: + IC(1.440 ns) + CELL(0.128 ns) = 2.678 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3'
        Info: Total cell delay = 1.238 ns ( 46.23 % )
        Info: Total interconnect delay = 1.440 ns ( 53.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Mon May 24 08:49:36 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


