// Seed: 2138248555
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_9 = 0;
  wire id_9;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wor id_2,
    id_20,
    input tri0 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri id_7,
    input tri0 id_8,
    output wand id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri id_12,
    input wor id_13,
    output supply1 id_14,
    output tri id_15,
    input supply1 id_16,
    input tri0 id_17,
    input tri id_18
);
  assign id_0 = id_17 > id_18;
  always id_12 = id_11;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
