Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 11:16:03 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 164 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.876        0.000                      0                16466        0.039        0.000                      0                16466        3.225        0.000                       0                  7534  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.876        0.000                      0                16466        0.039        0.000                      0                16466        3.225        0.000                       0                  7534  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.160ns (22.727%)  route 3.944ns (77.273%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.036     0.036    done_reg14/clk
    SLICE_X17Y76         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.359     0.491    fsm10/done_reg14_out
    SLICE_X17Y74         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.589 f  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=8, routed)           0.292     0.881    fsm8/out_reg[0]_124
    SLICE_X16Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     0.997 f  fsm8/out[31]_i_9__3/O
                         net (fo=2, routed)           0.322     1.319    fsm8/out[31]_i_9__3_n_0
    SLICE_X20Y80         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     1.432 r  fsm8/out[31]_i_3__5/O
                         net (fo=48, routed)          0.464     1.896    fsm8/out_reg[0]_104
    SLICE_X23Y74         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     1.976 f  fsm8/mem[11][0][31]_i_18/O
                         net (fo=2, routed)           0.172     2.148    fsm5/mem[11][2][31]_i_2_4
    SLICE_X25Y74         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.325 r  fsm5/mem[11][0][31]_i_7__1/O
                         net (fo=7, routed)           0.241     2.566    fsm5/A0_0_addr1[1]
    SLICE_X24Y75         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     2.713 r  fsm5/out[31]_i_11/O
                         net (fo=32, routed)          1.047     3.760    A0_0/out_reg[0]_1
    SLICE_X38Y87         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     3.798 r  A0_0/out[3]_i_2/O
                         net (fo=1, routed)           0.167     3.965    A0_0/out[3]_i_2_n_0
    SLICE_X38Y83         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     4.065 r  A0_0/out[3]_i_1/O
                         net (fo=3, routed)           0.857     4.922    A0_0/A0_0_read_data[3]
    SLICE_X23Y80         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     5.117 r  A0_0/out[3]_i_1__7/O
                         net (fo=1, routed)           0.023     5.140    A_sh_read0_0/D[3]
    SLICE_X23Y80         FDRE                                         r  A_sh_read0_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X23Y80         FDRE                                         r  A_sh_read0_0/out_reg[3]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y80         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 1.209ns (23.964%)  route 3.836ns (76.036%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.036     0.036    done_reg14/clk
    SLICE_X17Y76         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.359     0.491    fsm10/done_reg14_out
    SLICE_X17Y74         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.589 f  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=8, routed)           0.292     0.881    fsm8/out_reg[0]_124
    SLICE_X16Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     0.997 f  fsm8/out[31]_i_9__3/O
                         net (fo=2, routed)           0.322     1.319    fsm8/out[31]_i_9__3_n_0
    SLICE_X20Y80         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     1.432 r  fsm8/out[31]_i_3__5/O
                         net (fo=48, routed)          0.352     1.784    fsm8/out_reg[0]_104
    SLICE_X22Y74         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.884 r  fsm8/mem[11][0][31]_i_16__0/O
                         net (fo=2, routed)           0.257     2.141    fsm8/mem[11][0][31]_i_16__0_n_0
    SLICE_X24Y71         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.318 r  fsm8/mem[11][0][31]_i_5__2/O
                         net (fo=432, routed)         1.122     3.440    A0_0/A0_0_addr0[1]
    SLICE_X38Y78         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     3.540 r  A0_0/out[4]_i_6/O
                         net (fo=1, routed)           0.109     3.649    A0_0/out[4]_i_6_n_0
    SLICE_X38Y76         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     3.749 r  A0_0/out[4]_i_2/O
                         net (fo=1, routed)           0.356     4.105    A0_0/out[4]_i_2_n_0
    SLICE_X36Y76         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     4.219 r  A0_0/out[4]_i_1/O
                         net (fo=3, routed)           0.629     4.848    A0_0/A0_0_read_data[4]
    SLICE_X24Y79         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     5.043 r  A0_0/out[4]_i_1__5/O
                         net (fo=1, routed)           0.038     5.081    A_sh_read0_0/D[4]
    SLICE_X24Y79         FDRE                                         r  A_sh_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X24Y79         FDRE                                         r  A_sh_read0_0/out_reg[4]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y79         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.228ns (24.404%)  route 3.804ns (75.596%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.036     0.036    done_reg14/clk
    SLICE_X17Y76         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.359     0.491    fsm10/done_reg14_out
    SLICE_X17Y74         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.589 f  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=8, routed)           0.292     0.881    fsm8/out_reg[0]_124
    SLICE_X16Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     0.997 f  fsm8/out[31]_i_9__3/O
                         net (fo=2, routed)           0.322     1.319    fsm8/out[31]_i_9__3_n_0
    SLICE_X20Y80         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     1.432 r  fsm8/out[31]_i_3__5/O
                         net (fo=48, routed)          0.352     1.784    fsm8/out_reg[0]_104
    SLICE_X22Y74         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.884 r  fsm8/mem[11][0][31]_i_16__0/O
                         net (fo=2, routed)           0.257     2.141    fsm8/mem[11][0][31]_i_16__0_n_0
    SLICE_X24Y71         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.318 r  fsm8/mem[11][0][31]_i_5__2/O
                         net (fo=432, routed)         1.139     3.457    A0_0/A0_0_addr0[1]
    SLICE_X38Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.557 r  A0_0/out[21]_i_8/O
                         net (fo=1, routed)           0.116     3.673    A0_0/out[21]_i_8_n_0
    SLICE_X38Y78         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     3.789 r  A0_0/out[21]_i_2/O
                         net (fo=1, routed)           0.459     4.248    A0_0/out[21]_i_2_n_0
    SLICE_X36Y81         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.396 r  A0_0/out[21]_i_1/O
                         net (fo=3, routed)           0.486     4.882    A0_0/A0_0_read_data[21]
    SLICE_X26Y79         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     5.046 r  A0_0/out[21]_i_1__5/O
                         net (fo=1, routed)           0.022     5.068    A_sh_read0_0/D[21]
    SLICE_X26Y79         FDRE                                         r  A_sh_read0_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X26Y79         FDRE                                         r  A_sh_read0_0/out_reg[21]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y79         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.068    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 0.965ns (19.231%)  route 4.053ns (80.769%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.036     0.036    done_reg14/clk
    SLICE_X17Y76         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.359     0.491    fsm10/done_reg14_out
    SLICE_X17Y74         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.589 f  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=8, routed)           0.292     0.881    fsm8/out_reg[0]_124
    SLICE_X16Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     0.997 f  fsm8/out[31]_i_9__3/O
                         net (fo=2, routed)           0.322     1.319    fsm8/out[31]_i_9__3_n_0
    SLICE_X20Y80         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     1.432 r  fsm8/out[31]_i_3__5/O
                         net (fo=48, routed)          0.464     1.896    fsm8/out_reg[0]_104
    SLICE_X23Y74         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     1.976 f  fsm8/mem[11][0][31]_i_18/O
                         net (fo=2, routed)           0.172     2.148    fsm5/mem[11][2][31]_i_2_4
    SLICE_X25Y74         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.325 r  fsm5/mem[11][0][31]_i_7__1/O
                         net (fo=7, routed)           0.241     2.566    fsm5/A0_0_addr1[1]
    SLICE_X24Y75         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     2.713 r  fsm5/out[31]_i_11/O
                         net (fo=32, routed)          1.047     3.760    A0_0/out_reg[0]_1
    SLICE_X38Y87         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     3.798 r  A0_0/out[3]_i_2/O
                         net (fo=1, routed)           0.167     3.965    A0_0/out[3]_i_2_n_0
    SLICE_X38Y83         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     4.065 r  A0_0/out[3]_i_1/O
                         net (fo=3, routed)           0.989     5.054    A_read0_00/A0_0_read_data[3]
    SLICE_X28Y72         FDRE                                         r  A_read0_00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.026     7.026    A_read0_00/clk
    SLICE_X28Y72         FDRE                                         r  A_read0_00/out_reg[3]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y72         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_00/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.122ns (22.386%)  route 3.890ns (77.614%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.036     0.036    done_reg14/clk
    SLICE_X17Y76         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.359     0.491    fsm10/done_reg14_out
    SLICE_X17Y74         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.589 f  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=8, routed)           0.292     0.881    fsm8/out_reg[0]_124
    SLICE_X16Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     0.997 f  fsm8/out[31]_i_9__3/O
                         net (fo=2, routed)           0.322     1.319    fsm8/out[31]_i_9__3_n_0
    SLICE_X20Y80         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     1.432 r  fsm8/out[31]_i_3__5/O
                         net (fo=48, routed)          0.464     1.896    fsm8/out_reg[0]_104
    SLICE_X23Y74         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     1.976 f  fsm8/mem[11][0][31]_i_18/O
                         net (fo=2, routed)           0.172     2.148    fsm5/mem[11][2][31]_i_2_4
    SLICE_X25Y74         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.325 r  fsm5/mem[11][0][31]_i_7__1/O
                         net (fo=7, routed)           0.241     2.566    fsm5/A0_0_addr1[1]
    SLICE_X24Y75         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     2.713 r  fsm5/out[31]_i_11/O
                         net (fo=32, routed)          0.966     3.679    A0_0/out_reg[0]_1
    SLICE_X39Y87         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     3.796 r  A0_0/out[27]_i_2/O
                         net (fo=1, routed)           0.165     3.961    A0_0/out[27]_i_2_n_0
    SLICE_X38Y86         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.025 r  A0_0/out[27]_i_1/O
                         net (fo=3, routed)           0.827     4.852    A0_0/A0_0_read_data[27]
    SLICE_X24Y79         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     4.966 r  A0_0/out[27]_i_1__5/O
                         net (fo=1, routed)           0.082     5.048    A_sh_read0_0/D[27]
    SLICE_X24Y79         FDRE                                         r  A_sh_read0_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X24Y79         FDRE                                         r  A_sh_read0_0/out_reg[27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y79         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_int_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.156ns (23.092%)  route 3.850ns (76.908%))
  Logic Levels:           9  (LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.036     0.036    done_reg14/clk
    SLICE_X17Y76         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.359     0.491    fsm10/done_reg14_out
    SLICE_X17Y74         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.589 f  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=8, routed)           0.292     0.881    fsm8/out_reg[0]_124
    SLICE_X16Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     0.997 f  fsm8/out[31]_i_9__3/O
                         net (fo=2, routed)           0.322     1.319    fsm8/out[31]_i_9__3_n_0
    SLICE_X20Y80         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     1.432 r  fsm8/out[31]_i_3__5/O
                         net (fo=48, routed)          0.352     1.784    fsm8/out_reg[0]_104
    SLICE_X22Y74         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.884 r  fsm8/mem[11][0][31]_i_16__0/O
                         net (fo=2, routed)           0.257     2.141    fsm8/mem[11][0][31]_i_16__0_n_0
    SLICE_X24Y71         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.318 r  fsm8/mem[11][0][31]_i_5__2/O
                         net (fo=432, routed)         1.127     3.445    A0_0/A0_0_addr0[1]
    SLICE_X38Y78         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.509 r  A0_0/out[1]_i_6/O
                         net (fo=1, routed)           0.140     3.649    A0_0/out[1]_i_6_n_0
    SLICE_X39Y79         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.831 r  A0_0/out[1]_i_2/O
                         net (fo=1, routed)           0.479     4.310    A0_0/out[1]_i_2_n_0
    SLICE_X37Y78         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.458 r  A0_0/out[1]_i_1/O
                         net (fo=3, routed)           0.445     4.903    fsm/A0_0_read_data[1]
    SLICE_X29Y78         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     4.965 r  fsm/out[1]_i_1__3/O
                         net (fo=1, routed)           0.077     5.042    A_int_read0_0/D[1]
    SLICE_X29Y78         FDRE                                         r  A_int_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.026     7.026    A_int_read0_0/clk
    SLICE_X29Y78         FDRE                                         r  A_int_read0_0/out_reg[1]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y78         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    A_int_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_int_read0_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.128ns (22.601%)  route 3.863ns (77.399%))
  Logic Levels:           9  (LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.036     0.036    done_reg14/clk
    SLICE_X17Y76         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.359     0.491    fsm10/done_reg14_out
    SLICE_X17Y74         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.589 f  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=8, routed)           0.292     0.881    fsm8/out_reg[0]_124
    SLICE_X16Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     0.997 f  fsm8/out[31]_i_9__3/O
                         net (fo=2, routed)           0.322     1.319    fsm8/out[31]_i_9__3_n_0
    SLICE_X20Y80         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     1.432 r  fsm8/out[31]_i_3__5/O
                         net (fo=48, routed)          0.352     1.784    fsm8/out_reg[0]_104
    SLICE_X22Y74         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.884 r  fsm8/mem[11][0][31]_i_16__0/O
                         net (fo=2, routed)           0.257     2.141    fsm8/mem[11][0][31]_i_16__0_n_0
    SLICE_X24Y71         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.318 r  fsm8/mem[11][0][31]_i_5__2/O
                         net (fo=432, routed)         1.139     3.457    A0_0/A0_0_addr0[1]
    SLICE_X38Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.557 r  A0_0/out[21]_i_8/O
                         net (fo=1, routed)           0.116     3.673    A0_0/out[21]_i_8_n_0
    SLICE_X38Y78         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     3.789 r  A0_0/out[21]_i_2/O
                         net (fo=1, routed)           0.459     4.248    A0_0/out[21]_i_2_n_0
    SLICE_X36Y81         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.396 r  A0_0/out[21]_i_1/O
                         net (fo=3, routed)           0.498     4.894    fsm/A0_0_read_data[21]
    SLICE_X29Y78         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     4.958 r  fsm/out[21]_i_1__3/O
                         net (fo=1, routed)           0.069     5.027    A_int_read0_0/D[21]
    SLICE_X29Y78         FDRE                                         r  A_int_read0_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.026     7.026    A_int_read0_0/clk
    SLICE_X29Y78         FDRE                                         r  A_int_read0_0/out_reg[21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y78         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    A_int_read0_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.064ns (21.331%)  route 3.924ns (78.669%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.036     0.036    done_reg14/clk
    SLICE_X17Y76         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.359     0.491    fsm10/done_reg14_out
    SLICE_X17Y74         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.589 f  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=8, routed)           0.292     0.881    fsm8/out_reg[0]_124
    SLICE_X16Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     0.997 f  fsm8/out[31]_i_9__3/O
                         net (fo=2, routed)           0.322     1.319    fsm8/out[31]_i_9__3_n_0
    SLICE_X20Y80         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     1.432 r  fsm8/out[31]_i_3__5/O
                         net (fo=48, routed)          0.352     1.784    fsm8/out_reg[0]_104
    SLICE_X22Y74         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.884 r  fsm8/mem[11][0][31]_i_16__0/O
                         net (fo=2, routed)           0.257     2.141    fsm8/mem[11][0][31]_i_16__0_n_0
    SLICE_X24Y71         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.318 r  fsm8/mem[11][0][31]_i_5__2/O
                         net (fo=432, routed)         1.139     3.457    A0_0/A0_0_addr0[1]
    SLICE_X38Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.557 r  A0_0/out[21]_i_8/O
                         net (fo=1, routed)           0.116     3.673    A0_0/out[21]_i_8_n_0
    SLICE_X38Y78         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     3.789 r  A0_0/out[21]_i_2/O
                         net (fo=1, routed)           0.459     4.248    A0_0/out[21]_i_2_n_0
    SLICE_X36Y81         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.396 r  A0_0/out[21]_i_1/O
                         net (fo=3, routed)           0.628     5.024    A_read0_00/A0_0_read_data[21]
    SLICE_X29Y74         FDRE                                         r  A_read0_00/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.026     7.026    A_read0_00/clk
    SLICE_X29Y74         FDRE                                         r  A_read0_00/out_reg[21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y74         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_00/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.024    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.094ns (22.141%)  route 3.847ns (77.859%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.036     0.036    done_reg14/clk
    SLICE_X17Y76         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.359     0.491    fsm10/done_reg14_out
    SLICE_X17Y74         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.589 f  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=8, routed)           0.292     0.881    fsm8/out_reg[0]_124
    SLICE_X16Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     0.997 f  fsm8/out[31]_i_9__3/O
                         net (fo=2, routed)           0.322     1.319    fsm8/out[31]_i_9__3_n_0
    SLICE_X20Y80         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     1.432 r  fsm8/out[31]_i_3__5/O
                         net (fo=48, routed)          0.352     1.784    fsm8/out_reg[0]_104
    SLICE_X22Y74         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.884 r  fsm8/mem[11][0][31]_i_16__0/O
                         net (fo=2, routed)           0.257     2.141    fsm8/mem[11][0][31]_i_16__0_n_0
    SLICE_X24Y71         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.318 r  fsm8/mem[11][0][31]_i_5__2/O
                         net (fo=432, routed)         1.127     3.445    A0_0/A0_0_addr0[1]
    SLICE_X38Y78         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.509 r  A0_0/out[1]_i_6/O
                         net (fo=1, routed)           0.140     3.649    A0_0/out[1]_i_6_n_0
    SLICE_X39Y79         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.831 r  A0_0/out[1]_i_2/O
                         net (fo=1, routed)           0.479     4.310    A0_0/out[1]_i_2_n_0
    SLICE_X37Y78         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.458 r  A0_0/out[1]_i_1/O
                         net (fo=3, routed)           0.519     4.977    A_read0_00/A0_0_read_data[1]
    SLICE_X29Y74         FDRE                                         r  A_read0_00/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.026     7.026    A_read0_00/clk
    SLICE_X29Y74         FDRE                                         r  A_read0_00/out_reg[1]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y74         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_00/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 1.157ns (23.473%)  route 3.772ns (76.527%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.036     0.036    done_reg14/clk
    SLICE_X17Y76         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.359     0.491    fsm10/done_reg14_out
    SLICE_X17Y74         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.589 f  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=8, routed)           0.292     0.881    fsm8/out_reg[0]_124
    SLICE_X16Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     0.997 f  fsm8/out[31]_i_9__3/O
                         net (fo=2, routed)           0.322     1.319    fsm8/out[31]_i_9__3_n_0
    SLICE_X20Y80         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     1.432 r  fsm8/out[31]_i_3__5/O
                         net (fo=48, routed)          0.352     1.784    fsm8/out_reg[0]_104
    SLICE_X22Y74         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.884 r  fsm8/mem[11][0][31]_i_16__0/O
                         net (fo=2, routed)           0.257     2.141    fsm8/mem[11][0][31]_i_16__0_n_0
    SLICE_X24Y71         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.318 r  fsm8/mem[11][0][31]_i_5__2/O
                         net (fo=432, routed)         1.127     3.445    A0_0/A0_0_addr0[1]
    SLICE_X38Y78         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.509 r  A0_0/out[1]_i_6/O
                         net (fo=1, routed)           0.140     3.649    A0_0/out[1]_i_6_n_0
    SLICE_X39Y79         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.831 r  A0_0/out[1]_i_2/O
                         net (fo=1, routed)           0.479     4.310    A0_0/out[1]_i_2_n_0
    SLICE_X37Y78         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.458 r  A0_0/out[1]_i_1/O
                         net (fo=3, routed)           0.385     4.843    A0_0/A0_0_read_data[1]
    SLICE_X25Y78         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     4.906 r  A0_0/out[1]_i_1__22/O
                         net (fo=1, routed)           0.059     4.965    A_sh_read0_0/D[1]
    SLICE_X25Y78         FDRE                                         r  A_sh_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X25Y78         FDRE                                         r  A_sh_read0_0/out_reg[1]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y78         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  2.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X29Y66         FDRE                                         r  mult_pipe3/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe3/out_reg[8]/Q
                         net (fo=1, routed)           0.055     0.105    bin_read3_0/Q[8]
    SLICE_X30Y66         FDRE                                         r  bin_read3_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X30Y66         FDRE                                         r  bin_read3_0/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y66         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 done_reg/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.012     0.012    done_reg/clk
    SLICE_X21Y79         FDRE                                         r  done_reg/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg/out_reg[0]/Q
                         net (fo=7, routed)           0.027     0.078    par_done_reg/done_reg_out
    SLICE_X21Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  par_done_reg/out[0]_i_1__24/O
                         net (fo=1, routed)           0.015     0.108    done_reg/out_reg[0]_1
    SLICE_X21Y79         FDRE                                         r  done_reg/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.018     0.018    done_reg/clk
    SLICE_X21Y79         FDRE                                         r  done_reg/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y79         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe7/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe7/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.013     0.013    mult_pipe7/clk
    SLICE_X18Y74         FDRE                                         r  mult_pipe7/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y74         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe7/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.058     0.111    mult_pipe7/p_1_in[2]
    SLICE_X18Y75         FDRE                                         r  mult_pipe7/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.018     0.018    mult_pipe7/clk
    SLICE_X18Y75         FDRE                                         r  mult_pipe7/out_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y75         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe7/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_stored/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.012     0.012    cond_stored/clk
    SLICE_X21Y79         FDRE                                         r  cond_stored/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored/out_reg[0]/Q
                         net (fo=4, routed)           0.028     0.079    done_reg/cond_stored_out
    SLICE_X21Y79         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  done_reg/out[0]_i_1__23/O
                         net (fo=1, routed)           0.017     0.110    cond_stored/out_reg[0]_0
    SLICE_X21Y79         FDRE                                         r  cond_stored/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.018     0.018    cond_stored/clk
    SLICE_X21Y79         FDRE                                         r  cond_stored/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y79         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe5/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe5/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X4Y69          FDRE                                         r  mult_pipe5/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe5/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.062     0.113    mult_pipe5/p_1_in[1]
    SLICE_X4Y69          FDRE                                         r  mult_pipe5/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.019     0.019    mult_pipe5/clk
    SLICE_X4Y69          FDRE                                         r  mult_pipe5/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X4Y69          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe5/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.012     0.012    cond_computed3/clk
    SLICE_X17Y77         FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y77         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed3/out_reg[0]/Q
                         net (fo=4, routed)           0.030     0.081    fsm0/cond_computed3_out
    SLICE_X17Y77         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.095 r  fsm0/out[0]_i_1__39/O
                         net (fo=1, routed)           0.017     0.112    cond_computed3/out_reg[0]_0
    SLICE_X17Y77         FDRE                                         r  cond_computed3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.018     0.018    cond_computed3/clk
    SLICE_X17Y77         FDRE                                         r  cond_computed3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y77         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg10/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.013     0.013    par_done_reg10/clk
    SLICE_X23Y73         FDRE                                         r  par_done_reg10/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  par_done_reg10/out_reg[0]/Q
                         net (fo=3, routed)           0.029     0.081    par_reset2/par_done_reg10_out
    SLICE_X23Y73         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.096 r  par_reset2/out[0]_i_1__52/O
                         net (fo=1, routed)           0.017     0.113    par_done_reg10/out_reg[0]_0
    SLICE_X23Y73         FDRE                                         r  par_done_reg10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.019     0.019    par_done_reg10/clk
    SLICE_X23Y73         FDRE                                         r  par_done_reg10/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y73         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.013     0.013    par_done_reg5/clk
    SLICE_X16Y73         FDRE                                         r  par_done_reg5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  par_done_reg5/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset1/par_done_reg5_out
    SLICE_X16Y73         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014     0.092 r  par_reset1/out[0]_i_1__45/O
                         net (fo=1, routed)           0.021     0.113    par_done_reg5/out_reg[0]_0
    SLICE_X16Y73         FDRE                                         r  par_done_reg5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.019     0.019    par_done_reg5/clk
    SLICE_X16Y73         FDRE                                         r  par_done_reg5/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X16Y73         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    par_done_reg5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X29Y68         FDRE                                         r  mult_pipe3/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe3/out_reg[12]/Q
                         net (fo=1, routed)           0.063     0.114    bin_read3_0/Q[12]
    SLICE_X29Y68         FDRE                                         r  bin_read3_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X29Y68         FDRE                                         r  bin_read3_0/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y68         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe6/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read6_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.013     0.013    mult_pipe6/clk
    SLICE_X10Y69         FDRE                                         r  mult_pipe6/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe6/out_reg[13]/Q
                         net (fo=1, routed)           0.062     0.114    bin_read6_0/Q[13]
    SLICE_X12Y69         FDRE                                         r  bin_read6_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.019     0.019    bin_read6_0/clk
    SLICE_X12Y69         FDRE                                         r  bin_read6_0/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X12Y69         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read6_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y27  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y30  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y23  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y24  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y29  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y31  mult_pipe5/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y28  mult_pipe6/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y28  mult_pipe7/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y32  mult_pipe8/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y25  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y79   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y79   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y84   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y82   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y72   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y72   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y83   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y72   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y72   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y84   A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y79   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y79   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y84   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y84   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y82   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y82   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y72   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y72   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y83   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y83   A0_0/mem_reg[0][0][12]/C



