Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Wed Apr 26 08:15:53 2017
| Host             : Surface-Joe running 64-bit major release  (build 9200)
| Command          : report_power -file Basys_power_routed.rpt -pb Basys_power_summary_routed.pb -rpx Basys_power_routed.rpx
| Design           : Basys
| Device           : xc7a35ticpg236-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 93.305 |
| Dynamic (W)              | 92.976 |
| Device Static (W)        | 0.329  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 0.0    |
| Junction Temperature (C) | 125.0  |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    29.340 |     5191 |       --- |             --- |
|   LUT as Logic           |    27.815 |     2235 |     20800 |           10.75 |
|   F7/F8 Muxes            |     0.759 |      384 |     32600 |            1.18 |
|   LUT as Distributed RAM |     0.650 |       48 |      9600 |            0.50 |
|   CARRY4                 |     0.097 |       22 |      8150 |            0.27 |
|   Register               |     0.013 |     2100 |     41600 |            5.05 |
|   BUFG                   |     0.007 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       14 |       --- |             --- |
| Signals                  |    29.626 |     3014 |       --- |             --- |
| I/O                      |    34.010 |       22 |       106 |           20.75 |
| Static Power             |     0.329 |          |           |                 |
| Total                    |    93.305 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |    62.301 |      62.090 |      0.211 |
| Vccaux    |       1.800 |     1.294 |       1.246 |      0.048 |
| Vcco33    |       3.300 |     9.622 |       9.621 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.006 |       0.000 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| Basys                       |    92.976 |
|   myBtn                     |     0.033 |
|   myClkDiv                  |     0.082 |
|   myDisplay                 |     0.246 |
|   mySCPU                    |    58.523 |
|     jumpAdd                 |     0.044 |
|     myALU                   |     4.206 |
|     myDateReg               |     9.204 |
|     myPC                    |    31.807 |
|     myPCAdd4                |     0.052 |
|     myRegister              |    13.210 |
|       Reg_reg_r1_0_31_0_5   |     0.150 |
|       Reg_reg_r1_0_31_12_17 |     0.113 |
|       Reg_reg_r1_0_31_18_23 |     0.121 |
|       Reg_reg_r1_0_31_24_29 |     0.122 |
|       Reg_reg_r1_0_31_30_31 |     0.033 |
|       Reg_reg_r1_0_31_6_11  |     0.124 |
|       Reg_reg_r2_0_31_0_5   |     3.362 |
|       Reg_reg_r2_0_31_12_17 |     1.046 |
|       Reg_reg_r2_0_31_18_23 |     1.048 |
|       Reg_reg_r2_0_31_24_29 |     0.940 |
|       Reg_reg_r2_0_31_30_31 |     0.328 |
|       Reg_reg_r2_0_31_6_11  |     1.764 |
+-----------------------------+-----------+


