Timing Analyzer report for SPWM_60
Sat Sep 30 17:14:46 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1000mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1000mV 85C Model Setup Summary
  8. Slow 1000mV 85C Model Hold Summary
  9. Slow 1000mV 85C Model Recovery Summary
 10. Slow 1000mV 85C Model Removal Summary
 11. Slow 1000mV 85C Model Minimum Pulse Width Summary
 12. Slow 1000mV 85C Model Setup: 'clk'
 13. Slow 1000mV 85C Model Setup: 'mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]'
 14. Slow 1000mV 85C Model Hold: 'mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]'
 15. Slow 1000mV 85C Model Hold: 'clk'
 16. Slow 1000mV 85C Model Metastability Summary
 17. Slow 1000mV 0C Model Fmax Summary
 18. Slow 1000mV 0C Model Setup Summary
 19. Slow 1000mV 0C Model Hold Summary
 20. Slow 1000mV 0C Model Recovery Summary
 21. Slow 1000mV 0C Model Removal Summary
 22. Slow 1000mV 0C Model Minimum Pulse Width Summary
 23. Slow 1000mV 0C Model Setup: 'clk'
 24. Slow 1000mV 0C Model Setup: 'mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]'
 25. Slow 1000mV 0C Model Hold: 'mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]'
 26. Slow 1000mV 0C Model Hold: 'clk'
 27. Slow 1000mV 0C Model Metastability Summary
 28. Fast 1000mV 0C Model Setup Summary
 29. Fast 1000mV 0C Model Hold Summary
 30. Fast 1000mV 0C Model Recovery Summary
 31. Fast 1000mV 0C Model Removal Summary
 32. Fast 1000mV 0C Model Minimum Pulse Width Summary
 33. Fast 1000mV 0C Model Setup: 'clk'
 34. Fast 1000mV 0C Model Setup: 'mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]'
 35. Fast 1000mV 0C Model Hold: 'mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]'
 36. Fast 1000mV 0C Model Hold: 'clk'
 37. Fast 1000mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1000mv 0c Model)
 42. Signal Integrity Metrics (Slow 1000mv 85c Model)
 43. Signal Integrity Metrics (Fast 1000mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; SPWM_60                                                ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8L                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.6%      ;
;     Processor 3            ;   3.1%      ;
;     Processor 4            ;   2.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; Clock Name                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                  ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; clk                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                  ;
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] } ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Fmax Summary                                                                                         ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                           ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; 84.86 MHz  ; 84.86 MHz       ; clk                                                                                  ;      ;
; 143.47 MHz ; 143.47 MHz      ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ;      ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Setup Summary                                                                            ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; clk                                                                                  ; -10.784 ; -755.394      ;
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -10.542 ; -72.911       ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Hold Summary                                                                            ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.266 ; -0.905        ;
; clk                                                                                  ; 0.529  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1000mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1000mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Minimum Pulse Width Summary                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                  ; -4.000 ; -299.849      ;
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.451 ; -12.923       ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Setup: 'clk'                                                                                                                                                                                              ;
+---------+------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                            ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.784 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.511     ; 11.278     ;
; -10.745 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.302     ; 11.448     ;
; -10.702 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.618     ; 11.089     ;
; -10.691 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.866     ; 10.830     ;
; -10.678 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.510     ; 11.173     ;
; -10.600 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.292     ; 11.313     ;
; -10.576 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.292     ; 11.289     ;
; -10.567 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.516     ; 11.056     ;
; -10.561 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.537     ; 11.029     ;
; -10.528 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.307     ; 11.226     ;
; -10.527 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.510     ; 11.022     ;
; -10.485 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.623     ; 10.867     ;
; -10.462 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.871     ; 10.596     ;
; -10.455 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.290     ; 11.170     ;
; -10.441 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.164     ; 11.282     ;
; -10.396 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.523     ; 10.878     ;
; -10.387 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.518     ; 10.874     ;
; -10.383 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.297     ; 11.091     ;
; -10.359 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.297     ; 11.067     ;
; -10.358 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.516     ; 10.847     ;
; -10.357 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.284     ; 11.078     ;
; -10.351 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.298     ; 11.058     ;
; -10.345 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.515     ; 10.835     ;
; -10.344 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.542     ; 10.807     ;
; -10.298 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.515     ; 10.788     ;
; -10.248 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.518     ; 10.735     ;
; -10.238 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.388     ; 10.855     ;
; -10.238 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.295     ; 10.948     ;
; -10.224 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.169     ; 11.060     ;
; -10.180 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.292     ; 10.893     ;
; -10.170 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.523     ; 10.652     ;
; -10.169 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.847     ; 10.327     ;
; -10.167 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.528     ; 10.644     ;
; -10.141 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.521     ; 10.625     ;
; -10.140 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.289     ; 10.856     ;
; -10.134 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.303     ; 10.836     ;
; -10.031 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.523     ; 10.513     ;
; -9.963  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.297     ; 10.671     ;
; -9.940  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.852     ; 10.093     ;
; -9.853  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.393     ; 10.465     ;
; -8.618  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.518      ;
; -8.618  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.518      ;
; -8.616  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.516      ;
; -8.615  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.515      ;
; -8.611  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.106     ; 9.510      ;
; -8.611  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.510      ;
; -8.609  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.106     ; 9.508      ;
; -8.608  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.507      ;
; -8.559  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.101     ; 9.463      ;
; -8.559  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.101     ; 9.463      ;
; -8.552  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.102     ; 9.455      ;
; -8.552  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.102     ; 9.455      ;
; -8.480  ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.106     ; 9.379      ;
; -8.480  ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.379      ;
; -8.478  ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.106     ; 9.377      ;
; -8.477  ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.376      ;
; -8.470  ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.106     ; 9.369      ;
; -8.470  ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.369      ;
; -8.468  ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.106     ; 9.367      ;
; -8.467  ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.366      ;
; -8.467  ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.106     ; 9.366      ;
; -8.467  ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.366      ;
; -8.465  ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.106     ; 9.364      ;
; -8.464  ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.363      ;
; -8.449  ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.106     ; 9.348      ;
; -8.449  ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.348      ;
; -8.447  ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.106     ; 9.346      ;
; -8.446  ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.345      ;
; -8.445  ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.345      ;
; -8.445  ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.345      ;
; -8.443  ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.343      ;
; -8.442  ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.342      ;
; -8.422  ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.322      ;
; -8.422  ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.322      ;
; -8.421  ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.102     ; 9.324      ;
; -8.421  ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.102     ; 9.324      ;
; -8.420  ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.320      ;
; -8.419  ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.319      ;
; -8.411  ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.102     ; 9.314      ;
; -8.411  ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.102     ; 9.314      ;
; -8.408  ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.102     ; 9.311      ;
; -8.408  ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.102     ; 9.311      ;
; -8.390  ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.102     ; 9.293      ;
; -8.390  ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.102     ; 9.293      ;
; -8.386  ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.101     ; 9.290      ;
; -8.386  ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.101     ; 9.290      ;
; -8.363  ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.101     ; 9.267      ;
; -8.363  ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.101     ; 9.267      ;
; -8.269  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[3]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.169      ;
; -8.268  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[7]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.168      ;
; -8.266  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[6]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.166      ;
; -8.263  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[13] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.163      ;
; -8.262  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[3]  ; clk          ; clk         ; 1.000        ; -0.106     ; 9.161      ;
; -8.261  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[0]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.161      ;
; -8.261  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[7]  ; clk          ; clk         ; 1.000        ; -0.106     ; 9.160      ;
; -8.260  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[5]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.160      ;
; -8.259  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[6]  ; clk          ; clk         ; 1.000        ; -0.106     ; 9.158      ;
; -8.258  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[4]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.158      ;
; -8.258  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[1]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.158      ;
; -8.257  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[2]  ; clk          ; clk         ; 1.000        ; -0.105     ; 9.157      ;
+---------+------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Setup: 'mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]'                                                                                                                                                                          ;
+---------+------------------------------------------------------------------------------------------------------+------------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                            ; To Node                      ; Launch Clock ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------+------------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -10.542 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.829      ; 12.334     ;
; -10.503 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.038      ; 12.504     ;
; -10.482 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.773      ; 12.202     ;
; -10.474 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.824      ; 12.287     ;
; -10.460 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.722      ; 12.145     ;
; -10.456 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.826      ; 12.270     ;
; -10.443 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.982      ; 12.372     ;
; -10.437 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.474      ; 11.874     ;
; -10.435 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.033      ; 12.457     ;
; -10.417 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.035      ; 12.440     ;
; -10.400 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.666      ; 12.013     ;
; -10.392 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.717      ; 12.098     ;
; -10.378 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.828      ; 12.195     ;
; -10.377 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.418      ; 11.742     ;
; -10.374 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.719      ; 12.081     ;
; -10.369 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.469      ; 11.827     ;
; -10.358 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.048      ; 12.369     ;
; -10.351 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.471      ; 11.810     ;
; -10.339 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.037      ; 12.365     ;
; -10.334 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.048      ; 12.345     ;
; -10.320 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.830      ; 12.113     ;
; -10.319 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.803      ; 12.085     ;
; -10.309 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.829      ; 12.261     ;
; -10.298 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.992      ; 12.237     ;
; -10.296 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.721      ; 12.006     ;
; -10.290 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.043      ; 12.322     ;
; -10.274 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.992      ; 12.213     ;
; -10.273 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.830      ; 12.066     ;
; -10.273 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.473      ; 11.735     ;
; -10.272 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.045      ; 12.305     ;
; -10.270 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.828      ; 12.221     ;
; -10.270 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.038      ; 12.431     ;
; -10.266 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.043      ; 12.298     ;
; -10.260 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.774      ; 11.981     ;
; -10.259 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.747      ; 11.953     ;
; -10.252 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.825      ; 12.066     ;
; -10.251 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.798      ; 12.038     ;
; -10.248 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.045      ; 12.281     ;
; -10.234 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.827      ; 12.049     ;
; -10.233 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.800      ; 12.021     ;
; -10.231 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.037      ; 12.391     ;
; -10.227 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.722      ; 12.072     ;
; -10.213 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.774      ; 11.934     ;
; -10.213 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.050      ; 12.226     ;
; -10.205 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.825      ; 12.019     ;
; -10.204 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.474      ; 11.801     ;
; -10.199 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.176      ; 12.338     ;
; -10.194 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.047      ; 12.230     ;
; -10.188 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.721      ; 12.032     ;
; -10.187 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.827      ; 12.002     ;
; -10.170 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.047      ; 12.206     ;
; -10.165 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.473      ; 11.761     ;
; -10.156 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.829      ; 11.974     ;
; -10.155 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.802      ; 11.946     ;
; -10.153 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.994      ; 12.094     ;
; -10.145 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.822      ; 11.930     ;
; -10.145 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.045      ; 12.179     ;
; -10.142 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.817      ; 11.922     ;
; -10.139 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.120      ; 12.206     ;
; -10.131 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.171      ; 12.291     ;
; -10.127 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.047      ; 12.162     ;
; -10.125 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.048      ; 12.296     ;
; -10.116 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.824      ; 11.903     ;
; -10.115 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.056      ; 12.134     ;
; -10.113 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.173      ; 12.274     ;
; -10.109 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.829      ; 11.927     ;
; -10.109 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.042      ; 12.114     ;
; -10.101 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.048      ; 12.272     ;
; -10.087 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.830      ; 12.040     ;
; -10.086 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.047      ; 12.256     ;
; -10.086 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.803      ; 12.012     ;
; -10.085 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.766      ; 11.798     ;
; -10.082 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.761      ; 11.790     ;
; -10.077 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.817      ; 11.883     ;
; -10.074 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.812      ; 11.875     ;
; -10.062 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.047      ; 12.232     ;
; -10.059 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.819      ; 11.866     ;
; -10.056 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.814      ; 11.858     ;
; -10.056 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.768      ; 11.771     ;
; -10.055 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.000      ; 12.002     ;
; -10.049 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.986      ; 11.982     ;
; -10.049 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.049      ; 12.087     ;
; -10.048 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.819      ; 11.856     ;
; -10.048 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.829      ; 12.000     ;
; -10.047 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.802      ; 11.972     ;
; -10.047 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.051      ; 12.087     ;
; -10.041 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.037      ; 12.067     ;
; -10.040 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.830      ; 11.993     ;
; -10.035 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.175      ; 12.199     ;
; -10.030 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.821      ; 11.839     ;
; -10.029 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.053      ; 12.070     ;
; -10.023 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.039      ; 12.050     ;
; -10.006 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.822      ; 11.791     ;
; -10.001 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.829      ; 11.953     ;
; -9.981  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.821      ; 11.791     ;
; -9.980  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.050      ; 12.153     ;
; -9.978  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.816      ; 11.783     ;
; -9.966  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.176      ; 12.265     ;
; -9.952  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.823      ; 11.764     ;
; -9.951  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.055      ; 11.995     ;
+---------+------------------------------------------------------------------------------------------------------+------------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Hold: 'mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                      ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.266 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.932      ; 5.976      ;
; -0.162 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.932      ; 6.080      ;
; -0.157 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[3] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.932      ; 6.085      ;
; -0.124 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.933      ; 6.119      ;
; -0.099 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.927      ; 6.138      ;
; -0.087 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[4] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.930      ; 6.153      ;
; -0.010 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.874      ; 6.174      ;
; 0.207  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.932      ; 5.969      ;
; 0.311  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.932      ; 6.073      ;
; 0.316  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[3] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.932      ; 6.078      ;
; 0.349  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.933      ; 6.112      ;
; 0.374  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.927      ; 6.131      ;
; 0.386  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[4] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.930      ; 6.146      ;
; 0.463  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.874      ; 6.167      ;
; 1.719  ; signal:inst_signal|conteo[9]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.061      ; 1.780      ;
; 1.940  ; signal:inst_signal|conteo[7]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.061      ; 2.001      ;
; 1.972  ; signal:inst_signal|conteo[8]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.061      ; 2.033      ;
; 2.253  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.060      ; 2.313      ;
; 2.339  ; signal:inst_signal|conteo[8]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.062      ; 2.401      ;
; 2.356  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[3] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.060      ; 2.416      ;
; 2.358  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[4] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.061      ; 2.419      ;
; 2.386  ; signal:inst_signal|conteo[6]                                                                         ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.058      ; 2.444      ;
; 2.389  ; signal:inst_signal|conteo[7]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.061      ; 2.450      ;
; 2.462  ; signal:inst_signal|conteo[6]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.116      ; 2.578      ;
; 2.463  ; signal:inst_signal|conteo[7]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.062      ; 2.525      ;
; 2.470  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.065      ; 2.535      ;
; 2.505  ; signal:inst_signal|conteo[6]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.116      ; 2.621      ;
; 2.508  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.063      ; 2.571      ;
; 2.538  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.065      ; 2.603      ;
; 2.551  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.063      ; 2.614      ;
; 2.604  ; signal:inst_signal|conteo[6]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.117      ; 2.721      ;
; 2.612  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.066      ; 2.678      ;
; 2.623  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.060      ; 2.683      ;
; 2.642  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.058      ; 2.700      ;
; 2.650  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.064      ; 2.714      ;
; 2.690  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.007      ; 2.697      ;
; 2.699  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.060      ; 2.759      ;
; 2.703  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.005      ; 2.708      ;
; 2.765  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.061      ; 2.826      ;
; 2.774  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[4] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.058      ; 2.832      ;
; 2.790  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.055      ; 2.845      ;
; 2.851  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.002      ; 2.853      ;
; 7.623  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.051      ; 10.704     ;
; 7.631  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.959      ; 10.620     ;
; 7.679  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.834      ; 10.543     ;
; 7.696  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.518      ; 10.244     ;
; 7.727  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.051      ; 10.808     ;
; 7.732  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.051      ; 10.813     ;
; 7.740  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.959      ; 10.729     ;
; 7.747  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.959      ; 10.736     ;
; 7.765  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.052      ; 10.847     ;
; 7.767  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.058      ; 10.855     ;
; 7.773  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.960      ; 10.763     ;
; 7.783  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.834      ; 10.647     ;
; 7.788  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.834      ; 10.652     ;
; 7.790  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.046      ; 10.866     ;
; 7.798  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.954      ; 10.782     ;
; 7.802  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.049      ; 10.881     ;
; 7.805  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.518      ; 10.353     ;
; 7.812  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.518      ; 10.360     ;
; 7.821  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.835      ; 10.686     ;
; 7.822  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.957      ; 10.809     ;
; 7.838  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.519      ; 10.387     ;
; 7.840  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.173      ; 11.043     ;
; 7.842  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.045      ; 10.917     ;
; 7.842  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.052      ; 10.924     ;
; 7.846  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.829      ; 10.705     ;
; 7.858  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.832      ; 10.720     ;
; 7.863  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.513      ; 10.406     ;
; 7.871  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.058      ; 10.959     ;
; 7.876  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.058      ; 10.964     ;
; 7.879  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.993      ; 10.902     ;
; 7.886  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.834      ; 10.750     ;
; 7.887  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.516      ; 10.433     ;
; 7.899  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.901      ; 10.830     ;
; 7.909  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.059      ; 10.998     ;
; 7.918  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.835      ; 10.783     ;
; 7.934  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.053      ; 11.017     ;
; 7.935  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.829      ; 10.794     ;
; 7.935  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.776      ; 10.741     ;
; 7.944  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.173      ; 11.147     ;
; 7.946  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.045      ; 11.021     ;
; 7.946  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.052      ; 11.028     ;
; 7.946  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.056      ; 11.032     ;
; 7.949  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.173      ; 11.152     ;
; 7.951  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.045      ; 11.026     ;
; 7.951  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.052      ; 11.033     ;
; 7.964  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.460      ; 10.454     ;
; 7.982  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.174      ; 11.186     ;
; 7.984  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.046      ; 11.060     ;
; 7.984  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.053      ; 11.067     ;
; 7.990  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.834      ; 10.854     ;
; 7.995  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.834      ; 10.859     ;
; 8.007  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.168      ; 11.205     ;
; 8.009  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.040      ; 11.079     ;
; 8.009  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.047      ; 11.086     ;
; 8.010  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.051      ; 11.091     ;
; 8.019  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.171      ; 11.220     ;
; 8.021  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.043      ; 11.094     ;
; 8.021  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.050      ; 11.101     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.529 ; Incrementador:inst_inc|contador[10]                                                  ; Incrementador:inst_inc|contador[10]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.859      ;
; 0.532 ; Decrementador:inst_dec|i[13]                                                         ; Decrementador:inst_dec|i[13]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.087      ; 0.863      ;
; 0.532 ; Decrementador:inst_dec|i[11]                                                         ; Decrementador:inst_dec|i[11]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.087      ; 0.863      ;
; 0.533 ; signal:inst_signal|SPWM_2                                                            ; signal:inst_signal|SPWM_2                                                                            ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; signal:inst_signal|SPWM_1                                                            ; signal:inst_signal|SPWM_1                                                                            ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Incrementador:inst_inc|i[11]                                                         ; Incrementador:inst_inc|i[11]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Incrementador:inst_inc|i[13]                                                         ; Incrementador:inst_inc|i[13]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[14]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Incrementador:inst_inc|i[12]                                                         ; Incrementador:inst_inc|i[12]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|en_inc                                                      ; contador1:inst_contador1|en_inc                                                                      ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|en_dec                                                      ; contador1:inst_contador1|en_dec                                                                      ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[0]                                              ; contador1:inst_contador1|cont_in_dec[0]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[4]                                              ; contador1:inst_contador1|cont_in_dec[4]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[5]                                              ; contador1:inst_contador1|cont_in_dec[5]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[6]                                              ; contador1:inst_contador1|cont_in_dec[6]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[7]                                              ; contador1:inst_contador1|cont_in_dec[7]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[2]                                              ; contador1:inst_contador1|cont_in_dec[2]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[1]                                              ; contador1:inst_contador1|cont_in_dec[1]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[3]                                              ; contador1:inst_contador1|cont_in_dec[3]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[8]                                              ; contador1:inst_contador1|cont_in_dec[8]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[9]                                              ; contador1:inst_contador1|cont_in_dec[9]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[10]                                             ; contador1:inst_contador1|cont_in_dec[10]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[11]                                             ; contador1:inst_contador1|cont_in_dec[11]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[12]                                             ; contador1:inst_contador1|cont_in_dec[12]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; contador1:inst_contador1|cont_in_dec[13]                                             ; contador1:inst_contador1|cont_in_dec[13]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Decrementador:inst_dec|salida[0]                                                     ; Decrementador:inst_dec|salida[0]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Decrementador:inst_dec|i[8]                                                          ; Decrementador:inst_dec|i[8]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Decrementador:inst_dec|i[0]                                                          ; Decrementador:inst_dec|i[0]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Decrementador:inst_dec|i[1]                                                          ; Decrementador:inst_dec|i[1]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Decrementador:inst_dec|i[2]                                                          ; Decrementador:inst_dec|i[2]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Decrementador:inst_dec|i[3]                                                          ; Decrementador:inst_dec|i[3]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Decrementador:inst_dec|i[4]                                                          ; Decrementador:inst_dec|i[4]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Decrementador:inst_dec|i[5]                                                          ; Decrementador:inst_dec|i[5]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Decrementador:inst_dec|i[6]                                                          ; Decrementador:inst_dec|i[6]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Decrementador:inst_dec|i[7]                                                          ; Decrementador:inst_dec|i[7]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Decrementador:inst_dec|i[9]                                                          ; Decrementador:inst_dec|i[9]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Decrementador:inst_dec|i[10]                                                         ; Decrementador:inst_dec|i[10]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.533 ; Decrementador:inst_dec|i[12]                                                         ; Decrementador:inst_dec|i[12]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 0.863      ;
; 0.742 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[10]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.072      ;
; 0.745 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[0]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.075      ;
; 0.769 ; Incrementador:inst_inc|contador[5]                                                   ; Incrementador:inst_inc|contador[5]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.099      ;
; 0.769 ; contador1:inst_contador1|contador[3]                                                 ; contador1:inst_contador1|contador[3]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.099      ;
; 0.770 ; Incrementador:inst_inc|contador[3]                                                   ; Incrementador:inst_inc|contador[3]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.100      ;
; 0.771 ; Incrementador:inst_inc|contador[1]                                                   ; Incrementador:inst_inc|contador[1]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.101      ;
; 0.771 ; Decrementador:inst_dec|contador[2]                                                   ; Decrementador:inst_dec|contador[2]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.101      ;
; 0.771 ; Decrementador:inst_dec|contador[3]                                                   ; Decrementador:inst_dec|contador[3]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.101      ;
; 0.771 ; Decrementador:inst_dec|contador[8]                                                   ; Decrementador:inst_dec|contador[8]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.101      ;
; 0.772 ; contador1:inst_contador1|contador[5]                                                 ; contador1:inst_contador1|contador[5]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.102      ;
; 0.772 ; contador1:inst_contador1|contador[8]                                                 ; contador1:inst_contador1|contador[8]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.102      ;
; 0.773 ; Incrementador:inst_inc|contador[9]                                                   ; Incrementador:inst_inc|contador[9]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.103      ;
; 0.773 ; Incrementador:inst_inc|contador[6]                                                   ; Incrementador:inst_inc|contador[6]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.103      ;
; 0.773 ; Incrementador:inst_inc|contador[7]                                                   ; Incrementador:inst_inc|contador[7]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.103      ;
; 0.773 ; contador1:inst_contador1|contador[7]                                                 ; contador1:inst_contador1|contador[7]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.103      ;
; 0.773 ; contador1:inst_contador1|contador[9]                                                 ; contador1:inst_contador1|contador[9]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.103      ;
; 0.773 ; Decrementador:inst_dec|contador[1]                                                   ; Decrementador:inst_dec|contador[1]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.103      ;
; 0.773 ; Decrementador:inst_dec|contador[5]                                                   ; Decrementador:inst_dec|contador[5]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.103      ;
; 0.773 ; Decrementador:inst_dec|contador[9]                                                   ; Decrementador:inst_dec|contador[9]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.103      ;
; 0.774 ; contador1:inst_contador1|contador[10]                                                ; contador1:inst_contador1|contador[10]                                                                ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.104      ;
; 0.774 ; Decrementador:inst_dec|contador[10]                                                  ; Decrementador:inst_dec|contador[10]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.104      ;
; 0.775 ; Incrementador:inst_inc|contador[2]                                                   ; Incrementador:inst_inc|contador[2]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.105      ;
; 0.776 ; Incrementador:inst_inc|contador[4]                                                   ; Incrementador:inst_inc|contador[4]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.106      ;
; 0.776 ; contador1:inst_contador1|contador[4]                                                 ; contador1:inst_contador1|contador[4]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.106      ;
; 0.776 ; Decrementador:inst_dec|contador[4]                                                   ; Decrementador:inst_dec|contador[4]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.106      ;
; 0.776 ; Decrementador:inst_dec|contador[6]                                                   ; Decrementador:inst_dec|contador[6]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.106      ;
; 0.777 ; Incrementador:inst_inc|contador[8]                                                   ; Incrementador:inst_inc|contador[8]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.107      ;
; 0.786 ; Decrementador:inst_dec|contador[0]                                                   ; Decrementador:inst_dec|contador[0]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.116      ;
; 0.788 ; contador1:inst_contador1|contador[2]                                                 ; contador1:inst_contador1|contador[2]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.118      ;
; 0.790 ; Decrementador:inst_dec|contador[7]                                                   ; Decrementador:inst_dec|contador[7]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.120      ;
; 0.793 ; contador1:inst_contador1|contador[6]                                                 ; contador1:inst_contador1|contador[6]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.123      ;
; 0.794 ; Incrementador:inst_inc|contador[0]                                                   ; Incrementador:inst_inc|contador[0]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.124      ;
; 0.799 ; contador1:inst_contador1|contador[0]                                                 ; contador1:inst_contador1|contador[0]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.129      ;
; 0.802 ; Decrementador:inst_dec|i[0]                                                          ; Decrementador:inst_dec|salida[0]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.132      ;
; 0.855 ; contador1:inst_contador1|salida[8]                                                   ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; clk                                                                                  ; clk         ; 0.000        ; 0.387      ; 1.533      ;
; 0.915 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[9]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.245      ;
; 0.917 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[6]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.086      ; 1.247      ;
; 0.953 ; Decrementador:inst_dec|i[13]                                                         ; Decrementador:inst_dec|salida[13]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.085      ; 1.282      ;
; 0.958 ; Decrementador:inst_dec|i[7]                                                          ; Decrementador:inst_dec|salida[7]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.085      ; 1.287      ;
; 0.959 ; Decrementador:inst_dec|i[6]                                                          ; Decrementador:inst_dec|salida[6]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.085      ; 1.288      ;
; 0.960 ; Incrementador:inst_inc|i[6]                                                          ; contador1:inst_contador1|salida[6]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.085      ; 1.289      ;
; 0.961 ; Decrementador:inst_dec|i[12]                                                         ; Decrementador:inst_dec|salida[12]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.085      ; 1.290      ;
; 0.973 ; Decrementador:inst_dec|i[1]                                                          ; Decrementador:inst_dec|salida[1]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.085      ; 1.302      ;
; 0.977 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; signal:inst_signal|SPWM_2                                                                            ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; clk         ; 0.000        ; 2.776      ; 4.337      ;
; 0.984 ; Decrementador:inst_dec|i[5]                                                          ; Decrementador:inst_dec|salida[5]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.085      ; 1.313      ;
; 0.986 ; contador1:inst_contador1|salida[11]                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; clk                                                                                  ; clk         ; 0.000        ; 0.163      ; 1.440      ;
; 0.991 ; contador1:inst_contador1|salida[6]                                                   ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; clk                                                                                  ; clk         ; 0.000        ; 0.510      ; 1.792      ;
; 0.997 ; contador1:inst_contador1|salida[12]                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; clk                                                                                  ; clk         ; 0.000        ; 0.846      ; 2.134      ;
; 0.997 ; Decrementador:inst_dec|i[9]                                                          ; Decrementador:inst_dec|salida[9]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.085      ; 1.326      ;
; 1.000 ; Decrementador:inst_dec|i[10]                                                         ; Decrementador:inst_dec|salida[10]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.085      ; 1.329      ;
; 1.003 ; Decrementador:inst_dec|i[8]                                                          ; Decrementador:inst_dec|salida[8]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.085      ; 1.332      ;
; 1.007 ; contador1:inst_contador1|salida[8]                                                   ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; clk                                                                                  ; clk         ; 0.000        ; 0.163      ; 1.461      ;
; 1.017 ; contador1:inst_contador1|salida[10]                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; clk                                                                                  ; clk         ; 0.000        ; 0.846      ; 2.154      ;
; 1.019 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[1]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.087      ; 1.350      ;
; 1.023 ; contador1:inst_contador1|salida[4]                                                   ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; clk                                                                                  ; clk         ; 0.000        ; 0.163      ; 1.477      ;
; 1.024 ; Incrementador:inst_inc|i[0]                                                          ; contador1:inst_contador1|salida[0]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.085      ; 1.353      ;
; 1.025 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[7]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.087      ; 1.356      ;
; 1.025 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; signal:inst_signal|SPWM_1                                                                            ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; clk         ; 0.000        ; 2.781      ; 4.390      ;
; 1.027 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[2]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.087      ; 1.358      ;
; 1.031 ; contador1:inst_contador1|salida[2]                                                   ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; clk                                                                                  ; clk         ; 0.000        ; 0.163      ; 1.485      ;
; 1.031 ; Decrementador:inst_dec|salida[1]                                                     ; contador1:inst_contador1|salida[1]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.099      ; 1.374      ;
; 1.032 ; contador1:inst_contador1|salida[6]                                                   ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; clk                                                                                  ; clk         ; 0.000        ; 0.846      ; 2.169      ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1000mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Fmax Summary                                                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                           ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; 90.87 MHz  ; 90.87 MHz       ; clk                                                                                  ;      ;
; 147.06 MHz ; 147.06 MHz      ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ;      ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Setup Summary                                                                             ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; clk                                                                                  ; -10.005 ; -723.765      ;
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -9.844  ; -68.125       ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Hold Summary                                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.201 ; -0.495        ;
; clk                                                                                  ; 0.507  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1000mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1000mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Minimum Pulse Width Summary                                                              ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                  ; -4.000 ; -299.849      ;
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.407 ; -11.435       ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Setup: 'clk'                                                                                                                                                                                               ;
+---------+------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                            ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.005 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.423     ; 10.594     ;
; -9.944  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.220     ; 10.736     ;
; -9.921  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.752     ; 10.181     ;
; -9.906  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.512     ; 10.406     ;
; -9.883  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.421     ; 10.474     ;
; -9.817  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.214     ; 10.615     ;
; -9.803  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.426     ; 10.389     ;
; -9.780  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.447     ; 10.345     ;
; -9.767  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.419     ; 10.360     ;
; -9.764  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.213     ; 10.563     ;
; -9.742  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.223     ; 10.531     ;
; -9.708  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.755     ; 9.965      ;
; -9.693  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.515     ; 10.190     ;
; -9.686  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.211     ; 10.487     ;
; -9.662  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.095     ; 10.579     ;
; -9.658  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.434     ; 10.236     ;
; -9.618  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.430     ; 10.200     ;
; -9.615  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.217     ; 10.410     ;
; -9.608  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.427     ; 10.193     ;
; -9.582  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.424     ; 10.170     ;
; -9.576  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.207     ; 10.381     ;
; -9.567  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.450     ; 10.129     ;
; -9.562  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.216     ; 10.358     ;
; -9.554  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.422     ; 10.144     ;
; -9.549  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.220     ; 10.341     ;
; -9.484  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.214     ; 10.282     ;
; -9.477  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.430     ; 10.059     ;
; -9.460  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.098     ; 10.374     ;
; -9.459  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.304     ; 10.167     ;
; -9.445  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.437     ; 10.020     ;
; -9.432  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.213     ; 10.231     ;
; -9.428  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.737     ; 9.703      ;
; -9.416  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.433     ; 9.995      ;
; -9.395  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.430     ; 9.977      ;
; -9.374  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.210     ; 10.176     ;
; -9.347  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.223     ; 10.136     ;
; -9.275  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.433     ; 9.854      ;
; -9.230  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.216     ; 10.026     ;
; -9.215  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.740     ; 9.487      ;
; -9.139  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.307     ; 9.844      ;
; -8.221  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.098     ; 9.135      ;
; -8.221  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.098     ; 9.135      ;
; -8.219  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.098     ; 9.133      ;
; -8.218  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.098     ; 9.132      ;
; -8.210  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.100     ; 9.122      ;
; -8.210  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.100     ; 9.122      ;
; -8.208  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.100     ; 9.120      ;
; -8.207  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.100     ; 9.119      ;
; -8.149  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.094     ; 9.067      ;
; -8.148  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.094     ; 9.066      ;
; -8.138  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.096     ; 9.054      ;
; -8.137  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.096     ; 9.053      ;
; -8.097  ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.100     ; 9.009      ;
; -8.097  ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.100     ; 9.009      ;
; -8.095  ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.100     ; 9.007      ;
; -8.094  ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.100     ; 9.006      ;
; -8.064  ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.100     ; 8.976      ;
; -8.064  ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.100     ; 8.976      ;
; -8.063  ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.098     ; 8.977      ;
; -8.063  ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.098     ; 8.977      ;
; -8.062  ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.100     ; 8.974      ;
; -8.061  ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.098     ; 8.975      ;
; -8.061  ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.100     ; 8.973      ;
; -8.060  ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.098     ; 8.974      ;
; -8.059  ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.100     ; 8.971      ;
; -8.059  ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.100     ; 8.971      ;
; -8.057  ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.100     ; 8.969      ;
; -8.056  ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.100     ; 8.968      ;
; -8.040  ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.098     ; 8.954      ;
; -8.040  ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.098     ; 8.954      ;
; -8.039  ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.100     ; 8.951      ;
; -8.039  ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.100     ; 8.951      ;
; -8.038  ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.098     ; 8.952      ;
; -8.037  ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.100     ; 8.949      ;
; -8.037  ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.098     ; 8.951      ;
; -8.036  ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.100     ; 8.948      ;
; -8.025  ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.096     ; 8.941      ;
; -8.024  ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.096     ; 8.940      ;
; -7.992  ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.096     ; 8.908      ;
; -7.991  ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.094     ; 8.909      ;
; -7.991  ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.096     ; 8.907      ;
; -7.990  ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.094     ; 8.908      ;
; -7.987  ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.096     ; 8.903      ;
; -7.986  ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.096     ; 8.902      ;
; -7.968  ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.094     ; 8.886      ;
; -7.967  ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.096     ; 8.883      ;
; -7.967  ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.094     ; 8.885      ;
; -7.966  ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.096     ; 8.882      ;
; -7.919  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[7]  ; clk          ; clk         ; 1.000        ; -0.098     ; 8.833      ;
; -7.918  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[3]  ; clk          ; clk         ; 1.000        ; -0.098     ; 8.832      ;
; -7.917  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[6]  ; clk          ; clk         ; 1.000        ; -0.098     ; 8.831      ;
; -7.915  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[13] ; clk          ; clk         ; 1.000        ; -0.098     ; 8.829      ;
; -7.914  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[0]  ; clk          ; clk         ; 1.000        ; -0.098     ; 8.828      ;
; -7.913  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[5]  ; clk          ; clk         ; 1.000        ; -0.098     ; 8.827      ;
; -7.911  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[4]  ; clk          ; clk         ; 1.000        ; -0.098     ; 8.825      ;
; -7.910  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[2]  ; clk          ; clk         ; 1.000        ; -0.098     ; 8.824      ;
; -7.910  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[1]  ; clk          ; clk         ; 1.000        ; -0.098     ; 8.824      ;
; -7.910  ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[10] ; clk          ; clk         ; 1.000        ; -0.098     ; 8.824      ;
; -7.908  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[7]  ; clk          ; clk         ; 1.000        ; -0.100     ; 8.820      ;
; -7.907  ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[3]  ; clk          ; clk         ; 1.000        ; -0.100     ; 8.819      ;
+---------+------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Setup: 'mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]'                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                      ; Launch Clock ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -9.844 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.749      ; 11.588     ;
; -9.803 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.745      ; 11.572     ;
; -9.791 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.694      ; 11.465     ;
; -9.783 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.952      ; 11.730     ;
; -9.757 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.746      ; 11.526     ;
; -9.749 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.420      ; 11.164     ;
; -9.742 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.948      ; 11.714     ;
; -9.734 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.660      ; 11.389     ;
; -9.730 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.897      ; 11.607     ;
; -9.708 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.416      ; 11.148     ;
; -9.696 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.949      ; 11.668     ;
; -9.696 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.365      ; 11.041     ;
; -9.693 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.656      ; 11.373     ;
; -9.683 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.748      ; 11.455     ;
; -9.681 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.605      ; 11.266     ;
; -9.662 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.417      ; 11.102     ;
; -9.659 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.748      ; 11.549     ;
; -9.656 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.958      ; 11.609     ;
; -9.647 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.657      ; 11.327     ;
; -9.623 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.751      ; 11.369     ;
; -9.622 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.951      ; 11.597     ;
; -9.615 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.954      ; 11.593     ;
; -9.608 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.725      ; 11.328     ;
; -9.603 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.903      ; 11.486     ;
; -9.603 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.959      ; 11.557     ;
; -9.598 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.951      ; 11.691     ;
; -9.595 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.753      ; 11.343     ;
; -9.588 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.748      ; 11.478     ;
; -9.588 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.419      ; 11.031     ;
; -9.582 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.747      ; 11.353     ;
; -9.573 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.659      ; 11.256     ;
; -9.570 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.696      ; 11.246     ;
; -9.569 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.955      ; 11.547     ;
; -9.567 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.721      ; 11.312     ;
; -9.564 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.419      ; 11.125     ;
; -9.562 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.955      ; 11.541     ;
; -9.555 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.670      ; 11.205     ;
; -9.554 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.749      ; 11.327     ;
; -9.550 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.904      ; 11.434     ;
; -9.549 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.659      ; 11.350     ;
; -9.542 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.698      ; 11.220     ;
; -9.536 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.748      ; 11.307     ;
; -9.527 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.951      ; 11.620     ;
; -9.525 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.961      ; 11.481     ;
; -9.521 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.722      ; 11.266     ;
; -9.516 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.956      ; 11.495     ;
; -9.508 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.750      ; 11.281     ;
; -9.501 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.077      ; 11.573     ;
; -9.495 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.957      ; 11.476     ;
; -9.493 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.419      ; 11.054     ;
; -9.486 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.738      ; 11.219     ;
; -9.484 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.957      ; 11.465     ;
; -9.478 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.659      ; 11.279     ;
; -9.472 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.906      ; 11.358     ;
; -9.471 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.957      ; 11.570     ;
; -9.462 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.750      ; 11.236     ;
; -9.460 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.073      ; 11.557     ;
; -9.457 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.742      ; 11.194     ;
; -9.448 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.022      ; 11.450     ;
; -9.447 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.724      ; 11.195     ;
; -9.445 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.734      ; 11.203     ;
; -9.442 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.958      ; 11.424     ;
; -9.438 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.750      ; 11.330     ;
; -9.438 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.958      ; 11.419     ;
; -9.436 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.745      ; 11.176     ;
; -9.434 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.752      ; 11.210     ;
; -9.433 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.683      ; 11.096     ;
; -9.423 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.724      ; 11.289     ;
; -9.418 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.958      ; 11.518     ;
; -9.416 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.738      ; 11.178     ;
; -9.415 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.965      ; 11.375     ;
; -9.414 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.074      ; 11.511     ;
; -9.410 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.752      ; 11.304     ;
; -9.404 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.687      ; 11.071     ;
; -9.400 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.957      ; 11.499     ;
; -9.399 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.735      ; 11.157     ;
; -9.395 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.741      ; 11.160     ;
; -9.388 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.952      ; 11.335     ;
; -9.383 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.690      ; 11.053     ;
; -9.374 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.961      ; 11.359     ;
; -9.370 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.739      ; 11.132     ;
; -9.367 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.750      ; 11.259     ;
; -9.364 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.960      ; 11.348     ;
; -9.362 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.910      ; 11.252     ;
; -9.352 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.724      ; 11.218     ;
; -9.349 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.742      ; 11.114     ;
; -9.347 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.948      ; 11.319     ;
; -9.347 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.958      ; 11.447     ;
; -9.340 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.076      ; 11.440     ;
; -9.340 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.960      ; 11.442     ;
; -9.339 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.752      ; 11.233     ;
; -9.335 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.897      ; 11.212     ;
; -9.328 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.962      ; 11.313     ;
; -9.325 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.737      ; 11.086     ;
; -9.316 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 2.076      ; 11.534     ;
; -9.316 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.742      ; 11.053     ;
; -9.301 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.737      ; 11.180     ;
; -9.301 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.949      ; 11.273     ;
; -9.296 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.741      ; 11.061     ;
; -9.275 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.738      ; 11.037     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Hold: 'mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                      ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.201 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.615      ; 5.734      ;
; -0.103 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[3] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.615      ; 5.832      ;
; -0.071 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.616      ; 5.865      ;
; -0.064 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.615      ; 5.871      ;
; -0.056 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.612      ; 5.876      ;
; 0.003  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[4] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.613      ; 5.936      ;
; 0.065  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 5.558      ; 5.943      ;
; 0.260  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.615      ; 5.715      ;
; 0.358  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[3] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.615      ; 5.813      ;
; 0.390  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.616      ; 5.846      ;
; 0.397  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.615      ; 5.852      ;
; 0.405  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.612      ; 5.857      ;
; 0.464  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[4] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.613      ; 5.917      ;
; 0.526  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 5.558      ; 5.924      ;
; 1.634  ; signal:inst_signal|conteo[9]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.057      ; 1.691      ;
; 1.855  ; signal:inst_signal|conteo[7]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.057      ; 1.912      ;
; 1.880  ; signal:inst_signal|conteo[8]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.057      ; 1.937      ;
; 2.143  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.057      ; 2.200      ;
; 2.228  ; signal:inst_signal|conteo[8]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.058      ; 2.286      ;
; 2.245  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[3] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.057      ; 2.302      ;
; 2.255  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[4] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.057      ; 2.312      ;
; 2.279  ; signal:inst_signal|conteo[6]                                                                         ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.054      ; 2.333      ;
; 2.302  ; signal:inst_signal|conteo[7]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.057      ; 2.359      ;
; 2.355  ; signal:inst_signal|conteo[6]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.111      ; 2.466      ;
; 2.367  ; signal:inst_signal|conteo[7]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.058      ; 2.425      ;
; 2.378  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.060      ; 2.438      ;
; 2.394  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.059      ; 2.453      ;
; 2.408  ; signal:inst_signal|conteo[6]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.111      ; 2.519      ;
; 2.442  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.060      ; 2.502      ;
; 2.447  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.059      ; 2.506      ;
; 2.483  ; signal:inst_signal|conteo[6]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.112      ; 2.595      ;
; 2.507  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.056      ; 2.563      ;
; 2.508  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.061      ; 2.569      ;
; 2.522  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.057      ; 2.579      ;
; 2.522  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.060      ; 2.582      ;
; 2.583  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.003      ; 2.586      ;
; 2.585  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.057      ; 2.642      ;
; 2.588  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.002      ; 2.590      ;
; 2.645  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.054      ; 2.699      ;
; 2.652  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.058      ; 2.710      ;
; 2.664  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[4] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.055      ; 2.719      ;
; 2.726  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.000      ; 2.726      ;
; 7.080  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.812      ; 9.922      ;
; 7.110  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.899      ; 10.039     ;
; 7.129  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.396      ; 9.555      ;
; 7.159  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.691      ; 9.880      ;
; 7.178  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.812      ; 10.020     ;
; 7.208  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.899      ; 10.137     ;
; 7.210  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.813      ; 10.053     ;
; 7.225  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.809      ; 10.064     ;
; 7.227  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.396      ; 9.653      ;
; 7.228  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.812      ; 10.070     ;
; 7.240  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.900      ; 10.170     ;
; 7.241  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.905      ; 10.176     ;
; 7.247  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.899      ; 10.176     ;
; 7.255  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.896      ; 10.181     ;
; 7.257  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.691      ; 9.978      ;
; 7.259  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.397      ; 9.686      ;
; 7.274  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.393      ; 9.697      ;
; 7.277  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.396      ; 9.703      ;
; 7.284  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.810      ; 10.124     ;
; 7.289  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.692      ; 10.011     ;
; 7.296  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.691      ; 10.017     ;
; 7.304  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.688      ; 10.022     ;
; 7.314  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.897      ; 10.241     ;
; 7.317  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.893      ; 10.240     ;
; 7.317  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.013      ; 10.360     ;
; 7.317  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.901      ; 10.248     ;
; 7.333  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.394      ; 9.757      ;
; 7.339  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.905      ; 10.274     ;
; 7.346  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.755      ; 10.131     ;
; 7.355  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.694      ; 10.079     ;
; 7.363  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.689      ; 10.082     ;
; 7.364  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.691      ; 10.085     ;
; 7.370  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.687      ; 10.087     ;
; 7.371  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.906      ; 10.307     ;
; 7.376  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.842      ; 10.248     ;
; 7.378  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.905      ; 10.313     ;
; 7.386  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.902      ; 10.318     ;
; 7.395  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.339      ; 9.764      ;
; 7.415  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.893      ; 10.338     ;
; 7.415  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.013      ; 10.458     ;
; 7.415  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.901      ; 10.346     ;
; 7.425  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.634      ; 10.089     ;
; 7.445  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.903      ; 10.378     ;
; 7.447  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.894      ; 10.371     ;
; 7.447  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.014      ; 10.491     ;
; 7.447  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.902      ; 10.379     ;
; 7.453  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.694      ; 10.177     ;
; 7.454  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.893      ; 10.377     ;
; 7.454  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.013      ; 10.497     ;
; 7.454  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.901      ; 10.385     ;
; 7.462  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.691      ; 10.183     ;
; 7.462  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.890      ; 10.382     ;
; 7.462  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.010      ; 10.502     ;
; 7.462  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.898      ; 10.390     ;
; 7.468  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.687      ; 10.185     ;
; 7.470  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.899      ; 10.399     ;
; 7.473  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.701      ; 10.204     ;
; 7.477  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 2.699      ; 10.206     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.507 ; Incrementador:inst_inc|contador[10]                                                  ; Incrementador:inst_inc|contador[10]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.843      ;
; 0.515 ; signal:inst_signal|SPWM_1                                                            ; signal:inst_signal|SPWM_1                                                                            ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Incrementador:inst_inc|i[11]                                                         ; Incrementador:inst_inc|i[11]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Incrementador:inst_inc|i[13]                                                         ; Incrementador:inst_inc|i[13]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[14]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Incrementador:inst_inc|i[12]                                                         ; Incrementador:inst_inc|i[12]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; contador1:inst_contador1|en_inc                                                      ; contador1:inst_contador1|en_inc                                                                      ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; contador1:inst_contador1|en_dec                                                      ; contador1:inst_contador1|en_dec                                                                      ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|salida[0]                                                     ; Decrementador:inst_dec|salida[0]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[13]                                                         ; Decrementador:inst_dec|i[13]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[8]                                                          ; Decrementador:inst_dec|i[8]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[0]                                                          ; Decrementador:inst_dec|i[0]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[1]                                                          ; Decrementador:inst_dec|i[1]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[2]                                                          ; Decrementador:inst_dec|i[2]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[3]                                                          ; Decrementador:inst_dec|i[3]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[4]                                                          ; Decrementador:inst_dec|i[4]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[5]                                                          ; Decrementador:inst_dec|i[5]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[6]                                                          ; Decrementador:inst_dec|i[6]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[7]                                                          ; Decrementador:inst_dec|i[7]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[9]                                                          ; Decrementador:inst_dec|i[9]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[10]                                                         ; Decrementador:inst_dec|i[10]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[11]                                                         ; Decrementador:inst_dec|i[11]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.515 ; Decrementador:inst_dec|i[12]                                                         ; Decrementador:inst_dec|i[12]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 0.852      ;
; 0.516 ; signal:inst_signal|SPWM_2                                                            ; signal:inst_signal|SPWM_2                                                                            ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[0]                                              ; contador1:inst_contador1|cont_in_dec[0]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[4]                                              ; contador1:inst_contador1|cont_in_dec[4]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[5]                                              ; contador1:inst_contador1|cont_in_dec[5]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[6]                                              ; contador1:inst_contador1|cont_in_dec[6]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[7]                                              ; contador1:inst_contador1|cont_in_dec[7]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[2]                                              ; contador1:inst_contador1|cont_in_dec[2]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[1]                                              ; contador1:inst_contador1|cont_in_dec[1]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[3]                                              ; contador1:inst_contador1|cont_in_dec[3]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[8]                                              ; contador1:inst_contador1|cont_in_dec[8]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[9]                                              ; contador1:inst_contador1|cont_in_dec[9]                                                              ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[10]                                             ; contador1:inst_contador1|cont_in_dec[10]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[11]                                             ; contador1:inst_contador1|cont_in_dec[11]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[12]                                             ; contador1:inst_contador1|cont_in_dec[12]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.516 ; contador1:inst_contador1|cont_in_dec[13]                                             ; contador1:inst_contador1|cont_in_dec[13]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.721 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[10]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.058      ;
; 0.724 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[0]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.061      ;
; 0.745 ; Incrementador:inst_inc|contador[5]                                                   ; Incrementador:inst_inc|contador[5]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.081      ;
; 0.745 ; contador1:inst_contador1|contador[3]                                                 ; contador1:inst_contador1|contador[3]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.081      ;
; 0.745 ; Decrementador:inst_dec|contador[2]                                                   ; Decrementador:inst_dec|contador[2]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.082      ;
; 0.746 ; Incrementador:inst_inc|contador[3]                                                   ; Incrementador:inst_inc|contador[3]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.082      ;
; 0.746 ; Decrementador:inst_dec|contador[3]                                                   ; Decrementador:inst_dec|contador[3]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.083      ;
; 0.746 ; Decrementador:inst_dec|contador[8]                                                   ; Decrementador:inst_dec|contador[8]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.083      ;
; 0.747 ; Incrementador:inst_inc|contador[1]                                                   ; Incrementador:inst_inc|contador[1]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.083      ;
; 0.747 ; contador1:inst_contador1|contador[8]                                                 ; contador1:inst_contador1|contador[8]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.083      ;
; 0.747 ; Decrementador:inst_dec|contador[5]                                                   ; Decrementador:inst_dec|contador[5]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.084      ;
; 0.748 ; Incrementador:inst_inc|contador[6]                                                   ; Incrementador:inst_inc|contador[6]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.084      ;
; 0.748 ; contador1:inst_contador1|contador[5]                                                 ; contador1:inst_contador1|contador[5]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.084      ;
; 0.748 ; Decrementador:inst_dec|contador[1]                                                   ; Decrementador:inst_dec|contador[1]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.085      ;
; 0.748 ; Decrementador:inst_dec|contador[9]                                                   ; Decrementador:inst_dec|contador[9]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.085      ;
; 0.749 ; Incrementador:inst_inc|contador[9]                                                   ; Incrementador:inst_inc|contador[9]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.085      ;
; 0.749 ; Incrementador:inst_inc|contador[7]                                                   ; Incrementador:inst_inc|contador[7]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.085      ;
; 0.749 ; contador1:inst_contador1|contador[7]                                                 ; contador1:inst_contador1|contador[7]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.085      ;
; 0.749 ; Decrementador:inst_dec|contador[10]                                                  ; Decrementador:inst_dec|contador[10]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.086      ;
; 0.750 ; contador1:inst_contador1|contador[9]                                                 ; contador1:inst_contador1|contador[9]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.086      ;
; 0.750 ; contador1:inst_contador1|contador[10]                                                ; contador1:inst_contador1|contador[10]                                                                ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.086      ;
; 0.752 ; Incrementador:inst_inc|contador[2]                                                   ; Incrementador:inst_inc|contador[2]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.088      ;
; 0.752 ; Decrementador:inst_dec|contador[4]                                                   ; Decrementador:inst_dec|contador[4]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.089      ;
; 0.753 ; Incrementador:inst_inc|contador[4]                                                   ; Incrementador:inst_inc|contador[4]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.089      ;
; 0.753 ; contador1:inst_contador1|contador[4]                                                 ; contador1:inst_contador1|contador[4]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.089      ;
; 0.753 ; Decrementador:inst_dec|contador[6]                                                   ; Decrementador:inst_dec|contador[6]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.090      ;
; 0.754 ; Incrementador:inst_inc|contador[8]                                                   ; Incrementador:inst_inc|contador[8]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.090      ;
; 0.761 ; Decrementador:inst_dec|contador[0]                                                   ; Decrementador:inst_dec|contador[0]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.098      ;
; 0.764 ; contador1:inst_contador1|contador[2]                                                 ; contador1:inst_contador1|contador[2]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.100      ;
; 0.766 ; Decrementador:inst_dec|contador[7]                                                   ; Decrementador:inst_dec|contador[7]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.103      ;
; 0.770 ; Incrementador:inst_inc|contador[0]                                                   ; Incrementador:inst_inc|contador[0]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.106      ;
; 0.771 ; contador1:inst_contador1|contador[6]                                                 ; contador1:inst_contador1|contador[6]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.107      ;
; 0.773 ; contador1:inst_contador1|contador[0]                                                 ; contador1:inst_contador1|contador[0]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.109      ;
; 0.777 ; Decrementador:inst_dec|i[0]                                                          ; Decrementador:inst_dec|salida[0]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.114      ;
; 0.887 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[9]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.224      ;
; 0.889 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[6]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.082      ; 1.226      ;
; 0.902 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; signal:inst_signal|SPWM_2                                                                            ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; clk         ; 0.000        ; 2.674      ; 4.181      ;
; 0.914 ; Decrementador:inst_dec|i[13]                                                         ; Decrementador:inst_dec|salida[13]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.078      ; 1.247      ;
; 0.925 ; Decrementador:inst_dec|i[7]                                                          ; Decrementador:inst_dec|salida[7]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.079      ; 1.259      ;
; 0.927 ; contador1:inst_contador1|salida[8]                                                   ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; clk                                                                                  ; clk         ; 0.000        ; 0.303      ; 1.494      ;
; 0.927 ; Decrementador:inst_dec|i[6]                                                          ; Decrementador:inst_dec|salida[6]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.079      ; 1.261      ;
; 0.927 ; Decrementador:inst_dec|i[12]                                                         ; Decrementador:inst_dec|salida[12]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.079      ; 1.261      ;
; 0.932 ; Incrementador:inst_inc|i[6]                                                          ; contador1:inst_contador1|salida[6]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.268      ;
; 0.942 ; Decrementador:inst_dec|i[1]                                                          ; Decrementador:inst_dec|salida[1]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.079      ; 1.276      ;
; 0.947 ; Decrementador:inst_dec|i[5]                                                          ; Decrementador:inst_dec|salida[5]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.079      ; 1.281      ;
; 0.949 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; signal:inst_signal|SPWM_1                                                                            ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; clk         ; 0.000        ; 2.678      ; 4.232      ;
; 0.961 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[1]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.084      ; 1.300      ;
; 0.966 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[7]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.084      ; 1.305      ;
; 0.966 ; Decrementador:inst_dec|i[9]                                                          ; Decrementador:inst_dec|salida[9]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.079      ; 1.300      ;
; 0.967 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[2]                                                                          ; clk                                                                                  ; clk         ; 0.000        ; 0.084      ; 1.306      ;
; 0.969 ; Decrementador:inst_dec|i[10]                                                         ; Decrementador:inst_dec|salida[10]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.079      ; 1.303      ;
; 0.973 ; Decrementador:inst_dec|i[8]                                                          ; Decrementador:inst_dec|salida[8]                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.079      ; 1.307      ;
; 0.989 ; Incrementador:inst_inc|i[0]                                                          ; contador1:inst_contador1|salida[0]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.325      ;
; 1.000 ; Decrementador:inst_dec|salida[1]                                                     ; contador1:inst_contador1|salida[1]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.091      ; 1.346      ;
; 1.012 ; Incrementador:inst_inc|i[10]                                                         ; contador1:inst_contador1|salida[10]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.081      ; 1.348      ;
; 1.047 ; contador1:inst_contador1|salida[11]                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; clk                                                                                  ; clk         ; 0.000        ; 0.094      ; 1.405      ;
; 1.053 ; contador1:inst_contador1|salida[6]                                                   ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; clk                                                                                  ; clk         ; 0.000        ; 0.422      ; 1.739      ;
; 1.063 ; contador1:inst_contador1|salida[12]                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; clk                                                                                  ; clk         ; 0.000        ; 0.736      ; 2.063      ;
; 1.065 ; contador1:inst_contador1|salida[8]                                                   ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; clk                                                                                  ; clk         ; 0.000        ; 0.094      ; 1.423      ;
; 1.068 ; Incrementador:inst_inc|i[7]                                                          ; contador1:inst_contador1|salida[7]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.079      ; 1.402      ;
; 1.081 ; contador1:inst_contador1|salida[10]                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; clk                                                                                  ; clk         ; 0.000        ; 0.736      ; 2.081      ;
; 1.082 ; contador1:inst_contador1|salida[4]                                                   ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; clk                                                                                  ; clk         ; 0.000        ; 0.094      ; 1.440      ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1000mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Setup Summary                                                                            ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                  ; -5.082 ; -365.993      ;
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -5.049 ; -34.775       ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Hold Summary                                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.195 ; -0.910        ;
; clk                                                                                  ; 0.286  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1000mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1000mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Minimum Pulse Width Summary                                                              ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                  ; -4.000 ; -301.543      ;
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.156 ; -2.463        ;
+--------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Setup: 'clk'                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.082 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.481     ; 5.594      ;
; -5.073 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.259     ; 5.807      ;
; -5.030 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.304     ; 5.719      ;
; -5.015 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.111     ; 5.897      ;
; -4.986 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.277     ; 5.702      ;
; -4.985 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.256     ; 5.722      ;
; -4.974 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.255     ; 5.712      ;
; -4.951 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.110     ; 5.834      ;
; -4.918 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.109     ; 5.802      ;
; -4.912 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.486     ; 5.419      ;
; -4.903 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.264     ; 5.632      ;
; -4.889 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.271     ; 5.611      ;
; -4.860 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.309     ; 5.544      ;
; -4.852 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.267     ; 5.578      ;
; -4.845 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.259     ; 5.579      ;
; -4.845 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.116     ; 5.722      ;
; -4.834 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.103     ; 5.724      ;
; -4.825 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.024     ; 5.794      ;
; -4.824 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.115     ; 5.702      ;
; -4.816 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.282     ; 5.527      ;
; -4.804 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.260     ; 5.537      ;
; -4.798 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.261     ; 5.530      ;
; -4.784 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.104     ; 5.673      ;
; -4.781 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.115     ; 5.659      ;
; -4.777 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.267     ; 5.503      ;
; -4.748 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.114     ; 5.627      ;
; -4.741 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.477     ; 5.257      ;
; -4.719 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.276     ; 5.436      ;
; -4.718 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.171     ; 5.540      ;
; -4.682 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.272     ; 5.403      ;
; -4.675 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.264     ; 5.404      ;
; -4.667 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|SPWM_1                ; clk          ; clk         ; 1.000        ; -0.109     ; 5.551      ;
; -4.664 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.108     ; 5.549      ;
; -4.655 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.029     ; 5.619      ;
; -4.654 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.120     ; 5.527      ;
; -4.614 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.109     ; 5.498      ;
; -4.607 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.272     ; 5.328      ;
; -4.571 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.482     ; 5.082      ;
; -4.497 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.114     ; 5.376      ;
; -4.494 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|SPWM_2                ; clk          ; clk         ; 1.000        ; -0.176     ; 5.311      ;
; -4.456 ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.382      ;
; -4.456 ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.382      ;
; -4.454 ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.380      ;
; -4.453 ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.379      ;
; -4.449 ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.065     ; 5.377      ;
; -4.449 ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.377      ;
; -4.447 ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.065     ; 5.375      ;
; -4.446 ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.374      ;
; -4.410 ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.062     ; 5.341      ;
; -4.410 ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.062     ; 5.341      ;
; -4.403 ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.060     ; 5.336      ;
; -4.403 ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.060     ; 5.336      ;
; -4.381 ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.307      ;
; -4.381 ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.307      ;
; -4.379 ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.305      ;
; -4.378 ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.304      ;
; -4.375 ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.301      ;
; -4.375 ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.301      ;
; -4.373 ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.299      ;
; -4.373 ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.299      ;
; -4.373 ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.299      ;
; -4.372 ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.298      ;
; -4.371 ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.297      ;
; -4.370 ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.296      ;
; -4.366 ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.292      ;
; -4.366 ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.292      ;
; -4.364 ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.290      ;
; -4.363 ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.289      ;
; -4.343 ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.065     ; 5.271      ;
; -4.343 ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.271      ;
; -4.341 ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.065     ; 5.269      ;
; -4.340 ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.268      ;
; -4.339 ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.065     ; 5.267      ;
; -4.339 ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.267      ;
; -4.337 ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.065     ; 5.265      ;
; -4.336 ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.264      ;
; -4.335 ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.062     ; 5.266      ;
; -4.335 ; Incrementador:inst_inc|i[3]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.062     ; 5.266      ;
; -4.329 ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.062     ; 5.260      ;
; -4.329 ; Incrementador:inst_inc|i[7]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.062     ; 5.260      ;
; -4.327 ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.062     ; 5.258      ;
; -4.327 ; Incrementador:inst_inc|i[4]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.062     ; 5.258      ;
; -4.320 ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.062     ; 5.251      ;
; -4.320 ; Incrementador:inst_inc|i[2]                                                                          ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.062     ; 5.251      ;
; -4.297 ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.060     ; 5.230      ;
; -4.297 ; Incrementador:inst_inc|i[12]                                                                         ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.060     ; 5.230      ;
; -4.293 ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|en_inc          ; clk          ; clk         ; 1.000        ; -0.060     ; 5.226      ;
; -4.293 ; Incrementador:inst_inc|i[11]                                                                         ; contador1:inst_contador1|en_dec          ; clk          ; clk         ; 1.000        ; -0.060     ; 5.226      ;
; -4.254 ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[3]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.180      ;
; -4.252 ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[7]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.178      ;
; -4.249 ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[6]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.175      ;
; -4.249 ; Incrementador:inst_inc|i[8]                                                                          ; contador1:inst_contador1|cont_in_dec[9]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.175      ;
; -4.249 ; Incrementador:inst_inc|i[8]                                                                          ; contador1:inst_contador1|cont_in_dec[12] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.175      ;
; -4.247 ; Incrementador:inst_inc|i[8]                                                                          ; contador1:inst_contador1|cont_in_dec[8]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.173      ;
; -4.247 ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[3]  ; clk          ; clk         ; 1.000        ; -0.065     ; 5.175      ;
; -4.246 ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[13] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.172      ;
; -4.246 ; Incrementador:inst_inc|i[8]                                                                          ; contador1:inst_contador1|cont_in_dec[11] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.172      ;
; -4.245 ; Incrementador:inst_inc|i[6]                                                                          ; contador1:inst_contador1|cont_in_dec[7]  ; clk          ; clk         ; 1.000        ; -0.065     ; 5.173      ;
; -4.244 ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[0]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.170      ;
; -4.243 ; Incrementador:inst_inc|i[5]                                                                          ; contador1:inst_contador1|cont_in_dec[5]  ; clk          ; clk         ; 1.000        ; -0.067     ; 5.169      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Setup: 'mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]'                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                      ; Launch Clock ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.049 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.747      ; 6.197      ;
; -5.040 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.969      ; 6.410      ;
; -5.033 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.777      ; 6.231      ;
; -5.024 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.999      ; 6.444      ;
; -5.012 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.780      ; 6.195      ;
; -5.003 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.002      ; 6.408      ;
; -4.997 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.924      ; 6.322      ;
; -4.982 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.117      ; 6.500      ;
; -4.981 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.954      ; 6.356      ;
; -4.972 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.776      ; 6.168      ;
; -4.966 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.147      ; 6.534      ;
; -4.963 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.998      ; 6.381      ;
; -4.960 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.957      ; 6.320      ;
; -4.953 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.951      ; 6.305      ;
; -4.945 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.150      ; 6.498      ;
; -4.941 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.973      ; 6.315      ;
; -4.937 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.981      ; 6.339      ;
; -4.935 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.972      ; 6.308      ;
; -4.925 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.003      ; 6.349      ;
; -4.920 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.953      ; 6.293      ;
; -4.919 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.002      ; 6.342      ;
; -4.918 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.118      ; 6.437      ;
; -4.916 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.984      ; 6.303      ;
; -4.910 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.779      ; 6.110      ;
; -4.905 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.146      ; 6.471      ;
; -4.904 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.006      ; 6.313      ;
; -4.903 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.779      ; 6.183      ;
; -4.902 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.148      ; 6.471      ;
; -4.901 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.001      ; 6.323      ;
; -4.898 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.005      ; 6.306      ;
; -4.896 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a8~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.779      ; 6.175      ;
; -4.894 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.001      ; 6.396      ;
; -4.887 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.001      ; 6.388      ;
; -4.885 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.119      ; 6.405      ;
; -4.881 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.151      ; 6.435      ;
; -4.876 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.980      ; 6.276      ;
; -4.869 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.149      ; 6.439      ;
; -4.864 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.002      ; 6.286      ;
; -4.858 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.001      ; 6.279      ;
; -4.858 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.956      ; 6.235      ;
; -4.856 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.957      ; 6.214      ;
; -4.851 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.956      ; 6.308      ;
; -4.848 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.152      ; 6.403      ;
; -4.844 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a13~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.956      ; 6.300      ;
; -4.843 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.149      ; 6.413      ;
; -4.841 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.147      ; 6.408      ;
; -4.840 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.987      ; 6.248      ;
; -4.836 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.149      ; 6.486      ;
; -4.829 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a12~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.149      ; 6.478      ;
; -4.819 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.990      ; 6.212      ;
; -4.819 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.961      ; 6.181      ;
; -4.814 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.983      ; 6.218      ;
; -4.812 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.969      ; 6.182      ;
; -4.808 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.148      ; 6.376      ;
; -4.807 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.983      ; 6.291      ;
; -4.803 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.991      ; 6.215      ;
; -4.802 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.005      ; 6.228      ;
; -4.801 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.125      ; 6.327      ;
; -4.800 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a18~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.983      ; 6.283      ;
; -4.796 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.999      ; 6.216      ;
; -4.796 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.004      ; 6.221      ;
; -4.795 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.005      ; 6.301      ;
; -4.792 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.204      ; 6.397      ;
; -4.791 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.113      ; 6.305      ;
; -4.789 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.004      ; 6.294      ;
; -4.788 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a19~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.005      ; 6.293      ;
; -4.785 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.155      ; 6.361      ;
; -4.782 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a17~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.004      ; 6.286      ;
; -4.782 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.994      ; 6.179      ;
; -4.779 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.986      ; 6.185      ;
; -4.779 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.150      ; 6.350      ;
; -4.776 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.234      ; 6.431      ;
; -4.775 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.143      ; 6.339      ;
; -4.775 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.002      ; 6.180      ;
; -4.772 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.150      ; 6.423      ;
; -4.765 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a11~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.150      ; 6.415      ;
; -4.764 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.158      ; 6.325      ;
; -4.755 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.237      ; 6.395      ;
; -4.754 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.146      ; 6.303      ;
; -4.751 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.124      ; 6.276      ;
; -4.746 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.151      ; 6.318      ;
; -4.744 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.961      ; 6.106      ;
; -4.742 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.990      ; 6.152      ;
; -4.739 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.151      ; 6.391      ;
; -4.735 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.998      ; 6.153      ;
; -4.735 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.154      ; 6.310      ;
; -4.732 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.151      ; 6.383      ;
; -4.728 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.991      ; 6.140      ;
; -4.724 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.154      ; 6.298      ;
; -4.717 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.989      ; 6.127      ;
; -4.715 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.233      ; 6.368      ;
; -4.714 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.142      ; 6.276      ;
; -4.714 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.157      ; 6.274      ;
; -4.710 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.989      ; 6.200      ;
; -4.708 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.751      ; 5.860      ;
; -4.707 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.994      ; 6.104      ;
; -4.703 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a3~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.989      ; 6.192      ;
; -4.692 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.781      ; 5.894      ;
; -4.680 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 0.993      ; 6.094      ;
; -4.674 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk          ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 1.000        ; 1.153      ; 6.247      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Hold: 'mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                      ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.195 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.339      ; 3.308      ;
; -0.171 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.340      ; 3.333      ;
; -0.127 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[3] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.340      ; 3.377      ;
; -0.125 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[4] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.338      ; 3.377      ;
; -0.110 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.340      ; 3.394      ;
; -0.104 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.336      ; 3.396      ;
; -0.078 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 3.307      ; 3.393      ;
; 0.288  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 3.339      ; 3.311      ;
; 0.312  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 3.340      ; 3.336      ;
; 0.356  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[3] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 3.340      ; 3.380      ;
; 0.358  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[4] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 3.338      ; 3.380      ;
; 0.373  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 3.340      ; 3.397      ;
; 0.379  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 3.336      ; 3.399      ;
; 0.405  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]                 ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -0.500       ; 3.307      ; 3.396      ;
; 0.937  ; signal:inst_signal|conteo[9]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.033      ; 0.970      ;
; 1.056  ; signal:inst_signal|conteo[7]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.033      ; 1.089      ;
; 1.071  ; signal:inst_signal|conteo[8]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.034      ; 1.105      ;
; 1.230  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.033      ; 1.263      ;
; 1.278  ; signal:inst_signal|conteo[8]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.034      ; 1.312      ;
; 1.293  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[4] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.034      ; 1.327      ;
; 1.298  ; signal:inst_signal|conteo[7]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.034      ; 1.332      ;
; 1.302  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[3] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.034      ; 1.336      ;
; 1.306  ; signal:inst_signal|conteo[6]                                                                         ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.033      ; 1.339      ;
; 1.337  ; signal:inst_signal|conteo[6]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.065      ; 1.402      ;
; 1.358  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.036      ; 1.394      ;
; 1.359  ; signal:inst_signal|conteo[7]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.034      ; 1.393      ;
; 1.361  ; signal:inst_signal|conteo[6]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.066      ; 1.427      ;
; 1.370  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.035      ; 1.405      ;
; 1.382  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.037      ; 1.419      ;
; 1.394  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.036      ; 1.430      ;
; 1.422  ; signal:inst_signal|conteo[6]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.066      ; 1.488      ;
; 1.443  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.037      ; 1.480      ;
; 1.452  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[7] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.033      ; 1.485      ;
; 1.455  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.036      ; 1.491      ;
; 1.461  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.032      ; 1.493      ;
; 1.475  ; signal:inst_signal|conteo[5]                                                                         ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.004      ; 1.479      ;
; 1.477  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[8] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.034      ; 1.511      ;
; 1.487  ; signal:inst_signal|conteo[4]                                                                         ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.003      ; 1.490      ;
; 1.523  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[4] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.032      ; 1.555      ;
; 1.537  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[9] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.034      ; 1.571      ;
; 1.543  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[5] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.030      ; 1.573      ;
; 1.570  ; signal:inst_signal|conteo[3]                                                                         ; signal:inst_signal|conteo[6] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 0.001      ; 1.571      ;
; 3.610  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.720      ; 5.360      ;
; 3.634  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.721      ; 5.385      ;
; 3.649  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.661      ; 5.340      ;
; 3.673  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.662      ; 5.365      ;
; 3.678  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.721      ; 5.429      ;
; 3.680  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.719      ; 5.429      ;
; 3.681  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.568      ; 5.279      ;
; 3.694  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.726      ; 5.450      ;
; 3.695  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.721      ; 5.446      ;
; 3.701  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.717      ; 5.448      ;
; 3.705  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.569      ; 5.304      ;
; 3.717  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.662      ; 5.409      ;
; 3.718  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.802      ; 5.550      ;
; 3.718  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.727      ; 5.475      ;
; 3.719  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.660      ; 5.409      ;
; 3.727  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a2~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.688      ; 5.445      ;
; 3.729  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.726      ; 5.485      ;
; 3.734  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.662      ; 5.426      ;
; 3.740  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.658      ; 5.428      ;
; 3.742  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.715      ; 5.487      ;
; 3.742  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.803      ; 5.575      ;
; 3.747  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.367      ; 5.144      ;
; 3.749  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.569      ; 5.348      ;
; 3.751  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.567      ; 5.348      ;
; 3.753  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.727      ; 5.510      ;
; 3.762  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.727      ; 5.519      ;
; 3.764  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.725      ; 5.519      ;
; 3.766  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.716      ; 5.512      ;
; 3.766  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.629      ; 5.425      ;
; 3.766  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.569      ; 5.365      ;
; 3.771  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.368      ; 5.169      ;
; 3.772  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.565      ; 5.367      ;
; 3.779  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.727      ; 5.536      ;
; 3.785  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.723      ; 5.538      ;
; 3.786  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.803      ; 5.619      ;
; 3.788  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.801      ; 5.619      ;
; 3.797  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.568      ; 5.395      ;
; 3.797  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.727      ; 5.554      ;
; 3.798  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a16~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.536      ; 5.364      ;
; 3.799  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.725      ; 5.554      ;
; 3.803  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.803      ; 5.636      ;
; 3.809  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.799      ; 5.638      ;
; 3.810  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.716      ; 5.556      ;
; 3.811  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a4~porta_address_reg0  ; signal:inst_signal|conteo[6] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.694      ; 5.535      ;
; 3.812  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.714      ; 5.556      ;
; 3.812  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.577      ; 5.419      ;
; 3.814  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.727      ; 5.571      ;
; 3.815  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[3] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.368      ; 5.213      ;
; 3.817  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[4] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.366      ; 5.213      ;
; 3.820  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a1~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.723      ; 5.573      ;
; 3.821  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a5~porta_address_reg0  ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.569      ; 5.420      ;
; 3.822  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a15~porta_address_reg0 ; signal:inst_signal|conteo[7] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.720      ; 5.572      ;
; 3.827  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.716      ; 5.573      ;
; 3.832  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[9] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.368      ; 5.230      ;
; 3.833  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a9~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.712      ; 5.575      ;
; 3.835  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a10~porta_address_reg0 ; signal:inst_signal|conteo[6] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.770      ; 5.635      ;
; 3.836  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a14~porta_address_reg0 ; signal:inst_signal|conteo[8] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.578      ; 5.444      ;
; 3.838  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0  ; signal:inst_signal|conteo[5] ; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 0.000        ; 1.364      ; 5.232      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                             ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.286 ; contador1:inst_contador1|cont_in_dec[0]                                              ; contador1:inst_contador1|cont_in_dec[0]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; contador1:inst_contador1|cont_in_dec[4]                                              ; contador1:inst_contador1|cont_in_dec[4]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; contador1:inst_contador1|cont_in_dec[5]                                              ; contador1:inst_contador1|cont_in_dec[5]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; contador1:inst_contador1|cont_in_dec[6]                                              ; contador1:inst_contador1|cont_in_dec[6]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; contador1:inst_contador1|cont_in_dec[7]                                              ; contador1:inst_contador1|cont_in_dec[7]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; contador1:inst_contador1|cont_in_dec[2]                                              ; contador1:inst_contador1|cont_in_dec[2]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; contador1:inst_contador1|cont_in_dec[1]                                              ; contador1:inst_contador1|cont_in_dec[1]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; contador1:inst_contador1|cont_in_dec[3]                                              ; contador1:inst_contador1|cont_in_dec[3]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; contador1:inst_contador1|cont_in_dec[8]                                              ; contador1:inst_contador1|cont_in_dec[8]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; contador1:inst_contador1|cont_in_dec[9]                                              ; contador1:inst_contador1|cont_in_dec[9]                                                             ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; contador1:inst_contador1|cont_in_dec[10]                                             ; contador1:inst_contador1|cont_in_dec[10]                                                            ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; contador1:inst_contador1|cont_in_dec[11]                                             ; contador1:inst_contador1|cont_in_dec[11]                                                            ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; contador1:inst_contador1|cont_in_dec[12]                                             ; contador1:inst_contador1|cont_in_dec[12]                                                            ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; contador1:inst_contador1|cont_in_dec[13]                                             ; contador1:inst_contador1|cont_in_dec[13]                                                            ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; Decrementador:inst_dec|i[13]                                                         ; Decrementador:inst_dec|i[13]                                                                        ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; Decrementador:inst_dec|i[4]                                                          ; Decrementador:inst_dec|i[4]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; Decrementador:inst_dec|i[11]                                                         ; Decrementador:inst_dec|i[11]                                                                        ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; signal:inst_signal|SPWM_2                                                            ; signal:inst_signal|SPWM_2                                                                           ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; signal:inst_signal|SPWM_1                                                            ; signal:inst_signal|SPWM_1                                                                           ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; Incrementador:inst_inc|i[11]                                                         ; Incrementador:inst_inc|i[11]                                                                        ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; Incrementador:inst_inc|i[13]                                                         ; Incrementador:inst_inc|i[13]                                                                        ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[14]                                                                        ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; Incrementador:inst_inc|i[12]                                                         ; Incrementador:inst_inc|i[12]                                                                        ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; Incrementador:inst_inc|contador[10]                                                  ; Incrementador:inst_inc|contador[10]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.463      ;
; 0.287 ; contador1:inst_contador1|en_inc                                                      ; contador1:inst_contador1|en_inc                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.287 ; contador1:inst_contador1|en_dec                                                      ; contador1:inst_contador1|en_dec                                                                     ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.287 ; Decrementador:inst_dec|salida[0]                                                     ; Decrementador:inst_dec|salida[0]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.287 ; Decrementador:inst_dec|i[8]                                                          ; Decrementador:inst_dec|i[8]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.287 ; Decrementador:inst_dec|i[0]                                                          ; Decrementador:inst_dec|i[0]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.287 ; Decrementador:inst_dec|i[1]                                                          ; Decrementador:inst_dec|i[1]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.287 ; Decrementador:inst_dec|i[2]                                                          ; Decrementador:inst_dec|i[2]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.287 ; Decrementador:inst_dec|i[3]                                                          ; Decrementador:inst_dec|i[3]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.287 ; Decrementador:inst_dec|i[5]                                                          ; Decrementador:inst_dec|i[5]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.287 ; Decrementador:inst_dec|i[6]                                                          ; Decrementador:inst_dec|i[6]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.287 ; Decrementador:inst_dec|i[7]                                                          ; Decrementador:inst_dec|i[7]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.287 ; Decrementador:inst_dec|i[9]                                                          ; Decrementador:inst_dec|i[9]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.287 ; Decrementador:inst_dec|i[10]                                                         ; Decrementador:inst_dec|i[10]                                                                        ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.287 ; Decrementador:inst_dec|i[12]                                                         ; Decrementador:inst_dec|i[12]                                                                        ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.463      ;
; 0.413 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[10]                                                                        ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.590      ;
; 0.416 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[0]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.593      ;
; 0.418 ; Incrementador:inst_inc|contador[5]                                                   ; Incrementador:inst_inc|contador[5]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.595      ;
; 0.419 ; contador1:inst_contador1|contador[3]                                                 ; contador1:inst_contador1|contador[3]                                                                ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.595      ;
; 0.419 ; Decrementador:inst_dec|contador[2]                                                   ; Decrementador:inst_dec|contador[2]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.596      ;
; 0.419 ; Incrementador:inst_inc|contador[1]                                                   ; Incrementador:inst_inc|contador[1]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.596      ;
; 0.420 ; Decrementador:inst_dec|contador[1]                                                   ; Decrementador:inst_dec|contador[1]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.597      ;
; 0.420 ; Decrementador:inst_dec|contador[5]                                                   ; Decrementador:inst_dec|contador[5]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.597      ;
; 0.420 ; Decrementador:inst_dec|contador[9]                                                   ; Decrementador:inst_dec|contador[9]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.597      ;
; 0.420 ; Incrementador:inst_inc|contador[9]                                                   ; Incrementador:inst_inc|contador[9]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.597      ;
; 0.420 ; Incrementador:inst_inc|contador[3]                                                   ; Incrementador:inst_inc|contador[3]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.597      ;
; 0.421 ; contador1:inst_contador1|contador[5]                                                 ; contador1:inst_contador1|contador[5]                                                                ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.597      ;
; 0.421 ; contador1:inst_contador1|contador[7]                                                 ; contador1:inst_contador1|contador[7]                                                                ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.597      ;
; 0.421 ; Decrementador:inst_dec|contador[3]                                                   ; Decrementador:inst_dec|contador[3]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.598      ;
; 0.421 ; Decrementador:inst_dec|contador[8]                                                   ; Decrementador:inst_dec|contador[8]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.598      ;
; 0.421 ; Decrementador:inst_dec|contador[6]                                                   ; Decrementador:inst_dec|contador[6]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.598      ;
; 0.421 ; Decrementador:inst_dec|contador[10]                                                  ; Decrementador:inst_dec|contador[10]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.598      ;
; 0.421 ; Incrementador:inst_inc|contador[2]                                                   ; Incrementador:inst_inc|contador[2]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.598      ;
; 0.421 ; Incrementador:inst_inc|contador[4]                                                   ; Incrementador:inst_inc|contador[4]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.598      ;
; 0.422 ; contador1:inst_contador1|contador[8]                                                 ; contador1:inst_contador1|contador[8]                                                                ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.598      ;
; 0.422 ; contador1:inst_contador1|contador[9]                                                 ; contador1:inst_contador1|contador[9]                                                                ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.598      ;
; 0.422 ; Decrementador:inst_dec|contador[4]                                                   ; Decrementador:inst_dec|contador[4]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.599      ;
; 0.422 ; Incrementador:inst_inc|contador[6]                                                   ; Incrementador:inst_inc|contador[6]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.599      ;
; 0.422 ; Incrementador:inst_inc|contador[7]                                                   ; Incrementador:inst_inc|contador[7]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.599      ;
; 0.422 ; Incrementador:inst_inc|contador[8]                                                   ; Incrementador:inst_inc|contador[8]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.599      ;
; 0.423 ; contador1:inst_contador1|contador[4]                                                 ; contador1:inst_contador1|contador[4]                                                                ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.599      ;
; 0.423 ; contador1:inst_contador1|contador[10]                                                ; contador1:inst_contador1|contador[10]                                                               ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.599      ;
; 0.430 ; contador1:inst_contador1|contador[2]                                                 ; contador1:inst_contador1|contador[2]                                                                ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.606      ;
; 0.430 ; Decrementador:inst_dec|contador[0]                                                   ; Decrementador:inst_dec|contador[0]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.607      ;
; 0.430 ; Decrementador:inst_dec|contador[7]                                                   ; Decrementador:inst_dec|contador[7]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.607      ;
; 0.432 ; contador1:inst_contador1|contador[6]                                                 ; contador1:inst_contador1|contador[6]                                                                ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.608      ;
; 0.433 ; Incrementador:inst_inc|contador[0]                                                   ; Incrementador:inst_inc|contador[0]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.610      ;
; 0.439 ; Decrementador:inst_dec|i[0]                                                          ; Decrementador:inst_dec|salida[0]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.615      ;
; 0.440 ; contador1:inst_contador1|contador[0]                                                 ; contador1:inst_contador1|contador[0]                                                                ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.616      ;
; 0.463 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; signal:inst_signal|SPWM_2                                                                           ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; clk         ; 0.000        ; 1.626      ; 2.410      ;
; 0.478 ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; signal:inst_signal|SPWM_1                                                                           ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; clk         ; 0.000        ; 1.631      ; 2.430      ;
; 0.507 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[9]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.684      ;
; 0.510 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[6]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.050      ; 0.687      ;
; 0.518 ; Decrementador:inst_dec|i[13]                                                         ; Decrementador:inst_dec|salida[13]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.047      ; 0.692      ;
; 0.518 ; Decrementador:inst_dec|i[7]                                                          ; Decrementador:inst_dec|salida[7]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.048      ; 0.693      ;
; 0.520 ; Decrementador:inst_dec|i[12]                                                         ; Decrementador:inst_dec|salida[12]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.048      ; 0.695      ;
; 0.522 ; Incrementador:inst_inc|i[6]                                                          ; contador1:inst_contador1|salida[6]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.698      ;
; 0.524 ; Decrementador:inst_dec|i[6]                                                          ; Decrementador:inst_dec|salida[6]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.048      ; 0.699      ;
; 0.531 ; Decrementador:inst_dec|i[1]                                                          ; Decrementador:inst_dec|salida[1]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.048      ; 0.706      ;
; 0.532 ; Decrementador:inst_dec|i[5]                                                          ; Decrementador:inst_dec|salida[5]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.048      ; 0.707      ;
; 0.541 ; Decrementador:inst_dec|i[9]                                                          ; Decrementador:inst_dec|salida[9]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.048      ; 0.716      ;
; 0.543 ; Decrementador:inst_dec|i[10]                                                         ; Decrementador:inst_dec|salida[10]                                                                   ; clk                                                                                  ; clk         ; 0.000        ; 0.048      ; 0.718      ;
; 0.544 ; Decrementador:inst_dec|i[8]                                                          ; Decrementador:inst_dec|salida[8]                                                                    ; clk                                                                                  ; clk         ; 0.000        ; 0.048      ; 0.719      ;
; 0.550 ; contador1:inst_contador1|salida[8]                                                   ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a7~porta_address_reg0 ; clk                                                                                  ; clk         ; 0.000        ; 0.170      ; 0.857      ;
; 0.551 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[1]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.052      ; 0.730      ;
; 0.556 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[7]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.052      ; 0.735      ;
; 0.557 ; Incrementador:inst_inc|i[14]                                                         ; Incrementador:inst_inc|i[2]                                                                         ; clk                                                                                  ; clk         ; 0.000        ; 0.052      ; 0.736      ;
; 0.559 ; Incrementador:inst_inc|i[0]                                                          ; contador1:inst_contador1|salida[0]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.735      ;
; 0.561 ; Decrementador:inst_dec|salida[1]                                                     ; contador1:inst_contador1|salida[1]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.058      ; 0.746      ;
; 0.569 ; Incrementador:inst_inc|i[10]                                                         ; contador1:inst_contador1|salida[10]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.745      ;
; 0.576 ; contador1:inst_contador1|salida[12]                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0 ; clk                                                                                  ; clk         ; 0.000        ; 0.476      ; 1.189      ;
; 0.583 ; contador1:inst_contador1|salida[10]                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0 ; clk                                                                                  ; clk         ; 0.000        ; 0.476      ; 1.196      ;
; 0.597 ; contador1:inst_contador1|salida[6]                                                   ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                  ; clk         ; 0.000        ; 0.258      ; 0.992      ;
; 0.598 ; contador1:inst_contador1|salida[6]                                                   ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|ram_block1a6~porta_address_reg0 ; clk                                                                                  ; clk         ; 0.000        ; 0.476      ; 1.211      ;
; 0.601 ; Incrementador:inst_inc|i[7]                                                          ; contador1:inst_contador1|salida[7]                                                                  ; clk                                                                                  ; clk         ; 0.000        ; 0.047      ; 0.775      ;
; 0.605 ; Incrementador:inst_inc|i[11]                                                         ; contador1:inst_contador1|salida[11]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.781      ;
; 0.606 ; Incrementador:inst_inc|i[13]                                                         ; contador1:inst_contador1|salida[13]                                                                 ; clk                                                                                  ; clk         ; 0.000        ; 0.049      ; 0.782      ;
+-------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1000mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                  ;
+---------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                                 ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                      ; -10.784  ; -0.266 ; N/A      ; N/A     ; -4.000              ;
;  clk                                                                                  ; -10.784  ; 0.286  ; N/A      ; N/A     ; -4.000              ;
;  mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -10.542  ; -0.266 ; N/A      ; N/A     ; -0.451              ;
; Design-wide TNS                                                                       ; -828.305 ; -0.91  ; 0.0      ; 0.0     ; -312.772            ;
;  clk                                                                                  ; -755.394 ; 0.000  ; N/A      ; N/A     ; -301.543            ;
;  mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; -72.911  ; -0.910 ; N/A      ; N/A     ; -12.923             ;
+---------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; output_data[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_data[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_data[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_data[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_data[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_data[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_data[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_data[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_data[8] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_data[9] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPWM_1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPWM_2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1000mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output_data[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; output_data[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; output_data[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; output_data[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; output_data[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; output_data[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; output_data[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; output_data[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; output_data[8] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; output_data[9] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; SPWM_1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.4e-09 V                    ; 2.39 V              ; -0.016 V            ; 0.2 V                                ; 0.034 V                              ; 2.94e-10 s                  ; 3.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.4e-09 V                   ; 2.39 V             ; -0.016 V           ; 0.2 V                               ; 0.034 V                             ; 2.94e-10 s                 ; 3.43e-10 s                 ; Yes                       ; Yes                       ;
; SPWM_2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.4e-09 V                    ; 2.39 V              ; -0.016 V            ; 0.2 V                                ; 0.034 V                              ; 2.94e-10 s                  ; 3.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.4e-09 V                   ; 2.39 V             ; -0.016 V           ; 0.2 V                               ; 0.034 V                             ; 2.94e-10 s                 ; 3.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-09 V                   ; 2.38 V              ; -0.0409 V           ; 0.148 V                              ; 0.093 V                              ; 2.82e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-09 V                  ; 2.38 V             ; -0.0409 V          ; 0.148 V                             ; 0.093 V                             ; 2.82e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.58e-09 V                   ; 2.38 V              ; -0.0197 V           ; 0.141 V                              ; 0.044 V                              ; 4.69e-10 s                  ; 6.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.58e-09 V                  ; 2.38 V             ; -0.0197 V          ; 0.141 V                             ; 0.044 V                             ; 4.69e-10 s                 ; 6.07e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1000mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output_data[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; output_data[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; output_data[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; output_data[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; output_data[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; output_data[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; output_data[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; output_data[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; output_data[8] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; output_data[9] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; SPWM_1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.097 V                              ; 0.037 V                              ; 4.41e-10 s                  ; 4.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.097 V                             ; 0.037 V                             ; 4.41e-10 s                 ; 4.16e-10 s                 ; Yes                       ; Yes                       ;
; SPWM_2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.097 V                              ; 0.037 V                              ; 4.41e-10 s                  ; 4.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.097 V                             ; 0.037 V                             ; 4.41e-10 s                 ; 4.16e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0252 V           ; 0.074 V                              ; 0.045 V                              ; 4e-10 s                     ; 3.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0252 V          ; 0.074 V                             ; 0.045 V                             ; 4e-10 s                    ; 3.57e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.0165 V           ; 0.2 V                                ; 0.105 V                              ; 5.32e-10 s                  ; 7.76e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.0165 V          ; 0.2 V                               ; 0.105 V                             ; 5.32e-10 s                 ; 7.76e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1000mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output_data[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_data[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_data[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_data[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_data[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_data[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_data[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_data[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_data[8] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_data[9] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPWM_1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.72 V              ; -0.0376 V           ; 0.161 V                              ; 0.048 V                              ; 2.72e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.72 V             ; -0.0376 V          ; 0.161 V                             ; 0.048 V                             ; 2.72e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; SPWM_2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.72 V              ; -0.0376 V           ; 0.161 V                              ; 0.048 V                              ; 2.72e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.72 V             ; -0.0376 V          ; 0.161 V                             ; 0.048 V                             ; 2.72e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.21e-08 V                   ; 2.74 V              ; -0.0824 V           ; 0.159 V                              ; 0.115 V                              ; 2.7e-10 s                   ; 2.18e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.21e-08 V                  ; 2.74 V             ; -0.0824 V          ; 0.159 V                             ; 0.115 V                             ; 2.7e-10 s                  ; 2.18e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.55e-08 V                   ; 2.7 V               ; -0.0204 V           ; 0.273 V                              ; 0.058 V                              ; 3.2e-10 s                   ; 5.11e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.55e-08 V                  ; 2.7 V              ; -0.0204 V          ; 0.273 V                             ; 0.058 V                             ; 3.2e-10 s                  ; 5.11e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                  ; clk                                                                                  ; 70661    ; 0        ; 0        ; 0        ;
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; clk                                                                                  ; 62       ; 48       ; 0        ; 0        ;
; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 140      ; 0        ; 0        ; 0        ;
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 98       ; 70       ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                  ; clk                                                                                  ; 70661    ; 0        ; 0        ; 0        ;
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; clk                                                                                  ; 62       ; 48       ; 0        ; 0        ;
; clk                                                                                  ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 140      ; 0        ; 0        ; 0        ;
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; 98       ; 70       ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------------+
; Target                                                                               ; Clock                                                                                ; Type ; Status      ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------------+
; clk                                                                                  ; clk                                                                                  ; Base ; Constrained ;
; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] ; Base ; Constrained ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SPWM_1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPWM_2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[8] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[9] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SPWM_1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPWM_2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[8] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_data[9] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sat Sep 30 17:14:40 2023
Info: Command: quartus_sta SPWM_60 -c SPWM_60
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SPWM_60.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0]
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/rraul/Documents/SPWM/signal.v Line: 34
    Warning (332126): Node "inst_signal|conteo[2]~0|combout"
    Warning (332126): Node "inst_signal|conteo[2]~0|dataa"
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[0]~0  from: datad  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[1]~1  from: datad  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[2]~2  from: datad  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[3]~3  from: datab  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[4]~4  from: datab  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[5]~5  from: datad  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[6]~6  from: datab  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[7]~7  from: datac  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[8]~8  from: datab  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[9]~9  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1000mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.784
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.784            -755.394 clk 
    Info (332119):   -10.542             -72.911 mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] 
Info (332146): Worst-case hold slack is -0.266
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.266              -0.905 mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] 
    Info (332119):     0.529               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -299.849 clk 
    Info (332119):    -0.451             -12.923 mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] 
Info: Analyzing Slow 1000mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[0]~0  from: datad  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[1]~1  from: datad  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[2]~2  from: datad  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[3]~3  from: datab  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[4]~4  from: datab  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[5]~5  from: datad  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[6]~6  from: datab  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[7]~7  from: datac  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[8]~8  from: datab  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[9]~9  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.005
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.005            -723.765 clk 
    Info (332119):    -9.844             -68.125 mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] 
Info (332146): Worst-case hold slack is -0.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.201              -0.495 mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] 
    Info (332119):     0.507               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -299.849 clk 
    Info (332119):    -0.407             -11.435 mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] 
Info: Analyzing Fast 1000mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[0]~0  from: datad  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[1]~1  from: datad  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[2]~2  from: datad  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[3]~3  from: datab  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[4]~4  from: datab  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[5]~5  from: datad  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[6]~6  from: datab  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[7]~7  from: datac  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[8]~8  from: datab  to: combout
    Info (332098): Cell: inst_mem2|mem2_rtl_0|auto_generated|mux2|result_node[9]~9  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.082            -365.993 clk 
    Info (332119):    -5.049             -34.775 mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] 
Info (332146): Worst-case hold slack is -0.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.195              -0.910 mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] 
    Info (332119):     0.286               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -301.543 clk 
    Info (332119):    -0.156              -2.463 mem2:inst_mem2|altsyncram:mem2_rtl_0|altsyncram_ve61:auto_generated|address_reg_a[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4775 megabytes
    Info: Processing ended: Sat Sep 30 17:14:46 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


