<stg><name>AXI_DMA_SLAVE</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="8" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="15" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %in_stream_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream

]]></Node>
<StgValue><ssdm name="in_stream_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %valIn_data_2 = trunc i64 %in_stream_read

]]></Node>
<StgValue><ssdm name="valIn_data_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:4 %write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_2

]]></Node>
<StgValue><ssdm name="write_ln11"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %icmp_ln41 = icmp_eq  i32 %valIn_data_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:5 %in_stream_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream

]]></Node>
<StgValue><ssdm name="in_stream_read_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %valIn_data_3 = trunc i64 %in_stream_read_1

]]></Node>
<StgValue><ssdm name="valIn_data_3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:7 %write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_3

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:8 %in_stream_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream

]]></Node>
<StgValue><ssdm name="in_stream_read_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %valIn_data_4 = trunc i64 %in_stream_read_2

]]></Node>
<StgValue><ssdm name="valIn_data_4"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:10 %write_ln19 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_4

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:11 %in_stream_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream

]]></Node>
<StgValue><ssdm name="in_stream_read_3"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %valIn_data_5 = trunc i64 %in_stream_read_3

]]></Node>
<StgValue><ssdm name="valIn_data_5"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:13 %write_ln23 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_5

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:14 %in_stream_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream

]]></Node>
<StgValue><ssdm name="in_stream_read_4"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %valIn_data_6 = trunc i64 %in_stream_read_4

]]></Node>
<StgValue><ssdm name="valIn_data_6"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:16 %write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_6

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:17 %in_stream_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream

]]></Node>
<StgValue><ssdm name="in_stream_read_5"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %valIn_data_7 = trunc i64 %in_stream_read_5

]]></Node>
<StgValue><ssdm name="valIn_data_7"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:19 %write_ln31 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_7

]]></Node>
<StgValue><ssdm name="write_ln31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="35" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:20 %in_stream_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream

]]></Node>
<StgValue><ssdm name="in_stream_read_6"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %valIn_data = trunc i64 %in_stream_read_6

]]></Node>
<StgValue><ssdm name="valIn_data"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:22 %write_ln35 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="38" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream, void @empty_7, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:23 %in_stream_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream

]]></Node>
<StgValue><ssdm name="in_stream_read_7"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %valIn_data_1 = trunc i64 %in_stream_read_7

]]></Node>
<StgValue><ssdm name="valIn_data_1"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:25 %write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_1

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:27 %br_ln41 = br i1 %icmp_ln41, void %fpga_resource_hint.if.else.2, void %fpga_resource_hint.if.then.5

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.else.2:1 %KER_size_0 = mul i32 %valIn_data_7, i32 %valIn_data_4

]]></Node>
<StgValue><ssdm name="KER_size_0"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.2:2 %specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln59"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.else.2:12 %empty_206 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then.5:1 %IFM_size_0 = mul i32 %valIn_data_6, i32 %valIn_data_5

]]></Node>
<StgValue><ssdm name="IFM_size_0"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then.5:2 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %IFM_size_0, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then.5:12 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="50" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.else.2:5 %KER_size_1 = mul i32 %KER_size_0, i32 %valIn_data_4

]]></Node>
<StgValue><ssdm name="KER_size_1"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.2:6 %specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln60"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="52" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.else.2:9 %KER_bound = mul i32 %KER_size_1, i32 %valIn_data_5

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.2:10 %specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln61"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="54" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
fpga_resource_hint.if.else.2:13 %call_ln58 = call void @AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2, i32 %KER_bound, i64 %in_stream, i32 %connect_0

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="55" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.2:0 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="56" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.2:3 %rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend9"/></StgValue>
</operation>

<operation id="57" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.2:4 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="58" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.2:7 %rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend7"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.2:8 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.2:11 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
fpga_resource_hint.if.else.2:13 %call_ln58 = call void @AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2, i32 %KER_bound, i64 %in_stream, i32 %connect_0

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.else.2:14 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then.5:0 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then.5:3 %rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend15"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then.5:4 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then.5:7 %rend13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend13"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then.5:8 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then.5:11 %rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend11"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
fpga_resource_hint.if.then.5:13 %call_ln44 = call void @AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1, i32 %IFM_bound, i64 %in_stream, i32 %connect_0

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.then.5:14 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
if.end:0 %ret_ln69 = ret

]]></Node>
<StgValue><ssdm name="ret_ln69"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="72" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then.5:5 %IFM_size_1 = mul i32 %IFM_size_0, i32 %valIn_data_6

]]></Node>
<StgValue><ssdm name="IFM_size_1"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then.5:6 %specfucore_ln46 = specfucore void @_ssdm_op_SpecFUCore, i32 %IFM_size_1, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln46"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="74" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then.5:9 %IFM_bound = mul i32 %IFM_size_1, i32 %valIn_data_3

]]></Node>
<StgValue><ssdm name="IFM_bound"/></StgValue>
</operation>

<operation id="75" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then.5:10 %specfucore_ln47 = specfucore void @_ssdm_op_SpecFUCore, i32 %IFM_bound, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln47"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="76" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
fpga_resource_hint.if.then.5:13 %call_ln44 = call void @AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1, i32 %IFM_bound, i64 %in_stream, i32 %connect_0

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="94" name="in_stream" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_stream"/></StgValue>
</port>
<port id="95" name="connect_0" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="connect_0"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="97" from="_ssdm_op_Read.axis.volatile.i64P128A" to="in_stream_read" fromId="96" toId="16">
</dataflow>
<dataflow id="98" from="in_stream" to="in_stream_read" fromId="94" toId="16">
</dataflow>
<dataflow id="99" from="in_stream_read" to="valIn_data_2" fromId="16" toId="17">
</dataflow>
<dataflow id="101" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln11" fromId="100" toId="18">
</dataflow>
<dataflow id="102" from="connect_0" to="write_ln11" fromId="95" toId="18">
</dataflow>
<dataflow id="103" from="valIn_data_2" to="write_ln11" fromId="17" toId="18">
</dataflow>
<dataflow id="104" from="valIn_data_2" to="icmp_ln41" fromId="17" toId="19">
</dataflow>
<dataflow id="106" from="StgValue_105" to="icmp_ln41" fromId="105" toId="19">
</dataflow>
<dataflow id="107" from="_ssdm_op_Read.axis.volatile.i64P128A" to="in_stream_read_1" fromId="96" toId="20">
</dataflow>
<dataflow id="108" from="in_stream" to="in_stream_read_1" fromId="94" toId="20">
</dataflow>
<dataflow id="109" from="in_stream_read_1" to="valIn_data_3" fromId="20" toId="21">
</dataflow>
<dataflow id="110" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln15" fromId="100" toId="22">
</dataflow>
<dataflow id="111" from="connect_0" to="write_ln15" fromId="95" toId="22">
</dataflow>
<dataflow id="112" from="valIn_data_3" to="write_ln15" fromId="21" toId="22">
</dataflow>
<dataflow id="113" from="_ssdm_op_Read.axis.volatile.i64P128A" to="in_stream_read_2" fromId="96" toId="23">
</dataflow>
<dataflow id="114" from="in_stream" to="in_stream_read_2" fromId="94" toId="23">
</dataflow>
<dataflow id="115" from="in_stream_read_2" to="valIn_data_4" fromId="23" toId="24">
</dataflow>
<dataflow id="116" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln19" fromId="100" toId="25">
</dataflow>
<dataflow id="117" from="connect_0" to="write_ln19" fromId="95" toId="25">
</dataflow>
<dataflow id="118" from="valIn_data_4" to="write_ln19" fromId="24" toId="25">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.axis.volatile.i64P128A" to="in_stream_read_3" fromId="96" toId="26">
</dataflow>
<dataflow id="120" from="in_stream" to="in_stream_read_3" fromId="94" toId="26">
</dataflow>
<dataflow id="121" from="in_stream_read_3" to="valIn_data_5" fromId="26" toId="27">
</dataflow>
<dataflow id="122" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln23" fromId="100" toId="28">
</dataflow>
<dataflow id="123" from="connect_0" to="write_ln23" fromId="95" toId="28">
</dataflow>
<dataflow id="124" from="valIn_data_5" to="write_ln23" fromId="27" toId="28">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.axis.volatile.i64P128A" to="in_stream_read_4" fromId="96" toId="29">
</dataflow>
<dataflow id="126" from="in_stream" to="in_stream_read_4" fromId="94" toId="29">
</dataflow>
<dataflow id="127" from="in_stream_read_4" to="valIn_data_6" fromId="29" toId="30">
</dataflow>
<dataflow id="128" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln27" fromId="100" toId="31">
</dataflow>
<dataflow id="129" from="connect_0" to="write_ln27" fromId="95" toId="31">
</dataflow>
<dataflow id="130" from="valIn_data_6" to="write_ln27" fromId="30" toId="31">
</dataflow>
<dataflow id="131" from="_ssdm_op_Read.axis.volatile.i64P128A" to="in_stream_read_5" fromId="96" toId="32">
</dataflow>
<dataflow id="132" from="in_stream" to="in_stream_read_5" fromId="94" toId="32">
</dataflow>
<dataflow id="133" from="in_stream_read_5" to="valIn_data_7" fromId="32" toId="33">
</dataflow>
<dataflow id="134" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln31" fromId="100" toId="34">
</dataflow>
<dataflow id="135" from="connect_0" to="write_ln31" fromId="95" toId="34">
</dataflow>
<dataflow id="136" from="valIn_data_7" to="write_ln31" fromId="33" toId="34">
</dataflow>
<dataflow id="137" from="_ssdm_op_Read.axis.volatile.i64P128A" to="in_stream_read_6" fromId="96" toId="35">
</dataflow>
<dataflow id="138" from="in_stream" to="in_stream_read_6" fromId="94" toId="35">
</dataflow>
<dataflow id="139" from="in_stream_read_6" to="valIn_data" fromId="35" toId="36">
</dataflow>
<dataflow id="140" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln35" fromId="100" toId="37">
</dataflow>
<dataflow id="141" from="connect_0" to="write_ln35" fromId="95" toId="37">
</dataflow>
<dataflow id="142" from="valIn_data" to="write_ln35" fromId="36" toId="37">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="143" toId="38">
</dataflow>
<dataflow id="145" from="connect_0" to="specinterface_ln0" fromId="95" toId="38">
</dataflow>
<dataflow id="147" from="empty_2" to="specinterface_ln0" fromId="146" toId="38">
</dataflow>
<dataflow id="148" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="38">
</dataflow>
<dataflow id="149" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="38">
</dataflow>
<dataflow id="151" from="empty_3" to="specinterface_ln0" fromId="150" toId="38">
</dataflow>
<dataflow id="152" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="38">
</dataflow>
<dataflow id="153" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="38">
</dataflow>
<dataflow id="154" from="empty_3" to="specinterface_ln0" fromId="150" toId="38">
</dataflow>
<dataflow id="155" from="empty_3" to="specinterface_ln0" fromId="150" toId="38">
</dataflow>
<dataflow id="156" from="empty_3" to="specinterface_ln0" fromId="150" toId="38">
</dataflow>
<dataflow id="157" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="38">
</dataflow>
<dataflow id="158" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="38">
</dataflow>
<dataflow id="159" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="38">
</dataflow>
<dataflow id="160" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="38">
</dataflow>
<dataflow id="161" from="empty_3" to="specinterface_ln0" fromId="150" toId="38">
</dataflow>
<dataflow id="162" from="empty_3" to="specinterface_ln0" fromId="150" toId="38">
</dataflow>
<dataflow id="164" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="38">
</dataflow>
<dataflow id="165" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="38">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="143" toId="39">
</dataflow>
<dataflow id="167" from="in_stream" to="specinterface_ln0" fromId="94" toId="39">
</dataflow>
<dataflow id="169" from="empty_7" to="specinterface_ln0" fromId="168" toId="39">
</dataflow>
<dataflow id="171" from="StgValue_170" to="specinterface_ln0" fromId="170" toId="39">
</dataflow>
<dataflow id="172" from="StgValue_170" to="specinterface_ln0" fromId="170" toId="39">
</dataflow>
<dataflow id="174" from="empty_4" to="specinterface_ln0" fromId="173" toId="39">
</dataflow>
<dataflow id="175" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="39">
</dataflow>
<dataflow id="176" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="39">
</dataflow>
<dataflow id="177" from="empty_3" to="specinterface_ln0" fromId="150" toId="39">
</dataflow>
<dataflow id="178" from="empty_3" to="specinterface_ln0" fromId="150" toId="39">
</dataflow>
<dataflow id="179" from="empty_3" to="specinterface_ln0" fromId="150" toId="39">
</dataflow>
<dataflow id="180" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="39">
</dataflow>
<dataflow id="181" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="39">
</dataflow>
<dataflow id="182" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="39">
</dataflow>
<dataflow id="183" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="39">
</dataflow>
<dataflow id="184" from="empty_3" to="specinterface_ln0" fromId="150" toId="39">
</dataflow>
<dataflow id="185" from="empty_3" to="specinterface_ln0" fromId="150" toId="39">
</dataflow>
<dataflow id="186" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="39">
</dataflow>
<dataflow id="187" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="39">
</dataflow>
<dataflow id="188" from="_ssdm_op_Read.axis.volatile.i64P128A" to="in_stream_read_7" fromId="96" toId="40">
</dataflow>
<dataflow id="189" from="in_stream" to="in_stream_read_7" fromId="94" toId="40">
</dataflow>
<dataflow id="190" from="in_stream_read_7" to="valIn_data_1" fromId="40" toId="41">
</dataflow>
<dataflow id="191" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln39" fromId="100" toId="42">
</dataflow>
<dataflow id="192" from="connect_0" to="write_ln39" fromId="95" toId="42">
</dataflow>
<dataflow id="193" from="valIn_data_1" to="write_ln39" fromId="41" toId="42">
</dataflow>
<dataflow id="194" from="icmp_ln41" to="br_ln41" fromId="19" toId="43">
</dataflow>
<dataflow id="195" from="valIn_data_7" to="KER_size_0" fromId="33" toId="44">
</dataflow>
<dataflow id="196" from="valIn_data_4" to="KER_size_0" fromId="24" toId="44">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecFUCore" to="specfucore_ln59" fromId="197" toId="45">
</dataflow>
<dataflow id="199" from="KER_size_0" to="specfucore_ln59" fromId="44" toId="45">
</dataflow>
<dataflow id="201" from="StgValue_200" to="specfucore_ln59" fromId="200" toId="45">
</dataflow>
<dataflow id="203" from="StgValue_202" to="specfucore_ln59" fromId="202" toId="45">
</dataflow>
<dataflow id="205" from="StgValue_204" to="specfucore_ln59" fromId="204" toId="45">
</dataflow>
<dataflow id="207" from="_ssdm_op_Wait" to="empty_206" fromId="206" toId="46">
</dataflow>
<dataflow id="208" from="valIn_data_6" to="IFM_size_0" fromId="30" toId="47">
</dataflow>
<dataflow id="209" from="valIn_data_5" to="IFM_size_0" fromId="27" toId="47">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="197" toId="48">
</dataflow>
<dataflow id="211" from="IFM_size_0" to="specfucore_ln45" fromId="47" toId="48">
</dataflow>
<dataflow id="212" from="StgValue_200" to="specfucore_ln45" fromId="200" toId="48">
</dataflow>
<dataflow id="213" from="StgValue_202" to="specfucore_ln45" fromId="202" toId="48">
</dataflow>
<dataflow id="214" from="StgValue_204" to="specfucore_ln45" fromId="204" toId="48">
</dataflow>
<dataflow id="215" from="_ssdm_op_Wait" to="empty" fromId="206" toId="49">
</dataflow>
<dataflow id="216" from="KER_size_0" to="KER_size_1" fromId="44" toId="50">
</dataflow>
<dataflow id="217" from="valIn_data_4" to="KER_size_1" fromId="24" toId="50">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecFUCore" to="specfucore_ln60" fromId="197" toId="51">
</dataflow>
<dataflow id="219" from="KER_size_1" to="specfucore_ln60" fromId="50" toId="51">
</dataflow>
<dataflow id="220" from="StgValue_200" to="specfucore_ln60" fromId="200" toId="51">
</dataflow>
<dataflow id="221" from="StgValue_202" to="specfucore_ln60" fromId="202" toId="51">
</dataflow>
<dataflow id="222" from="StgValue_204" to="specfucore_ln60" fromId="204" toId="51">
</dataflow>
<dataflow id="223" from="KER_size_1" to="KER_bound" fromId="50" toId="52">
</dataflow>
<dataflow id="224" from="valIn_data_5" to="KER_bound" fromId="27" toId="52">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecFUCore" to="specfucore_ln61" fromId="197" toId="53">
</dataflow>
<dataflow id="226" from="KER_bound" to="specfucore_ln61" fromId="52" toId="53">
</dataflow>
<dataflow id="227" from="StgValue_200" to="specfucore_ln61" fromId="200" toId="53">
</dataflow>
<dataflow id="228" from="StgValue_202" to="specfucore_ln61" fromId="202" toId="53">
</dataflow>
<dataflow id="229" from="StgValue_204" to="specfucore_ln61" fromId="204" toId="53">
</dataflow>
<dataflow id="231" from="AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2" to="call_ln58" fromId="230" toId="54">
</dataflow>
<dataflow id="232" from="KER_bound" to="call_ln58" fromId="52" toId="54">
</dataflow>
<dataflow id="233" from="in_stream" to="call_ln58" fromId="94" toId="54">
</dataflow>
<dataflow id="234" from="connect_0" to="call_ln58" fromId="95" toId="54">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="235" toId="55">
</dataflow>
<dataflow id="238" from="empty_45" to="rbegin8" fromId="237" toId="55">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecRegionEnd" to="rend9" fromId="239" toId="56">
</dataflow>
<dataflow id="241" from="empty_45" to="rend9" fromId="237" toId="56">
</dataflow>
<dataflow id="242" from="rbegin8" to="rend9" fromId="55" toId="56">
</dataflow>
<dataflow id="243" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="235" toId="57">
</dataflow>
<dataflow id="245" from="empty_44" to="rbegin6" fromId="244" toId="57">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecRegionEnd" to="rend7" fromId="239" toId="58">
</dataflow>
<dataflow id="247" from="empty_44" to="rend7" fromId="244" toId="58">
</dataflow>
<dataflow id="248" from="rbegin6" to="rend7" fromId="57" toId="58">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="235" toId="59">
</dataflow>
<dataflow id="251" from="empty_43" to="rbegin" fromId="250" toId="59">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="239" toId="60">
</dataflow>
<dataflow id="253" from="empty_43" to="rend" fromId="250" toId="60">
</dataflow>
<dataflow id="254" from="rbegin" to="rend" fromId="59" toId="60">
</dataflow>
<dataflow id="255" from="AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2" to="call_ln58" fromId="230" toId="61">
</dataflow>
<dataflow id="256" from="KER_bound" to="call_ln58" fromId="52" toId="61">
</dataflow>
<dataflow id="257" from="in_stream" to="call_ln58" fromId="94" toId="61">
</dataflow>
<dataflow id="258" from="connect_0" to="call_ln58" fromId="95" toId="61">
</dataflow>
<dataflow id="259" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="235" toId="63">
</dataflow>
<dataflow id="261" from="empty_48" to="rbegin7" fromId="260" toId="63">
</dataflow>
<dataflow id="262" from="_ssdm_op_SpecRegionEnd" to="rend15" fromId="239" toId="64">
</dataflow>
<dataflow id="263" from="empty_48" to="rend15" fromId="260" toId="64">
</dataflow>
<dataflow id="264" from="rbegin7" to="rend15" fromId="63" toId="64">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="235" toId="65">
</dataflow>
<dataflow id="267" from="empty" to="rbegin9" fromId="266" toId="65">
</dataflow>
<dataflow id="268" from="_ssdm_op_SpecRegionEnd" to="rend13" fromId="239" toId="66">
</dataflow>
<dataflow id="269" from="empty" to="rend13" fromId="266" toId="66">
</dataflow>
<dataflow id="270" from="rbegin9" to="rend13" fromId="65" toId="66">
</dataflow>
<dataflow id="271" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="235" toId="67">
</dataflow>
<dataflow id="273" from="empty_46" to="rbegin1" fromId="272" toId="67">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecRegionEnd" to="rend11" fromId="239" toId="68">
</dataflow>
<dataflow id="275" from="empty_46" to="rend11" fromId="272" toId="68">
</dataflow>
<dataflow id="276" from="rbegin1" to="rend11" fromId="67" toId="68">
</dataflow>
<dataflow id="278" from="AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1" to="call_ln44" fromId="277" toId="69">
</dataflow>
<dataflow id="279" from="IFM_bound" to="call_ln44" fromId="74" toId="69">
</dataflow>
<dataflow id="280" from="in_stream" to="call_ln44" fromId="94" toId="69">
</dataflow>
<dataflow id="281" from="connect_0" to="call_ln44" fromId="95" toId="69">
</dataflow>
<dataflow id="282" from="IFM_size_0" to="IFM_size_1" fromId="47" toId="72">
</dataflow>
<dataflow id="283" from="valIn_data_6" to="IFM_size_1" fromId="30" toId="72">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecFUCore" to="specfucore_ln46" fromId="197" toId="73">
</dataflow>
<dataflow id="285" from="IFM_size_1" to="specfucore_ln46" fromId="72" toId="73">
</dataflow>
<dataflow id="286" from="StgValue_200" to="specfucore_ln46" fromId="200" toId="73">
</dataflow>
<dataflow id="287" from="StgValue_202" to="specfucore_ln46" fromId="202" toId="73">
</dataflow>
<dataflow id="288" from="StgValue_204" to="specfucore_ln46" fromId="204" toId="73">
</dataflow>
<dataflow id="289" from="IFM_size_1" to="IFM_bound" fromId="72" toId="74">
</dataflow>
<dataflow id="290" from="valIn_data_3" to="IFM_bound" fromId="21" toId="74">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecFUCore" to="specfucore_ln47" fromId="197" toId="75">
</dataflow>
<dataflow id="292" from="IFM_bound" to="specfucore_ln47" fromId="74" toId="75">
</dataflow>
<dataflow id="293" from="StgValue_200" to="specfucore_ln47" fromId="200" toId="75">
</dataflow>
<dataflow id="294" from="StgValue_202" to="specfucore_ln47" fromId="202" toId="75">
</dataflow>
<dataflow id="295" from="StgValue_204" to="specfucore_ln47" fromId="204" toId="75">
</dataflow>
<dataflow id="296" from="AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1" to="call_ln44" fromId="277" toId="76">
</dataflow>
<dataflow id="297" from="IFM_bound" to="call_ln44" fromId="74" toId="76">
</dataflow>
<dataflow id="298" from="in_stream" to="call_ln44" fromId="94" toId="76">
</dataflow>
<dataflow id="299" from="connect_0" to="call_ln44" fromId="95" toId="76">
</dataflow>
<dataflow id="300" from="icmp_ln41" to="StgValue_8" fromId="19" toId="8">
</dataflow>
<dataflow id="301" from="icmp_ln41" to="StgValue_12" fromId="19" toId="12">
</dataflow>
</dataflows>


</stg>
