
---------- Begin Simulation Statistics ----------
final_tick                               1128996515232                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118963                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383940                       # Number of bytes of host memory used
host_op_rate                                   138478                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19971.60                       # Real time elapsed on the host
host_tick_rate                                7895926                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2375871587                       # Number of instructions simulated
sim_ops                                    2765635833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.157694                       # Number of seconds simulated
sim_ticks                                157694275410                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       713458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1426915                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.113671                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        24254728                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     67162178                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       111697                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     58660076                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2437167                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2437735                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          568                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        71460788                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         3610441                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         108698571                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         98072427                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       111579                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           70116404                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      26712455                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      5356920                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      6214856                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    375871586                       # Number of instructions committed
system.switch_cpus.commit.committedOps      438474350                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    377344147                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.162001                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.318320                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    252996866     67.05%     67.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     49845989     13.21%     80.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     17934454      4.75%     85.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8654435      2.29%     87.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6338620      1.68%     88.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      5312479      1.41%     90.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5662310      1.50%     91.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      3886539      1.03%     92.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     26712455      7.08%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    377344147                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      3590186                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         401864444                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              91938215                       # Number of loads committed
system.switch_cpus.commit.membars             6547336                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    256117767     58.41%     58.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     10199158      2.33%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     91938215     20.97%     81.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     80219210     18.30%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    438474350                       # Class of committed instruction
system.switch_cpus.commit.refs              172157425                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          19977811                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           375871586                       # Number of Instructions Simulated
system.switch_cpus.committedOps             438474350                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.006098                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.006098                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     300820712                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           123                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     24054477                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      446347681                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         16097074                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          43104333                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         118150                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           456                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      18022872                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            71460788                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          47467216                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             330483897                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4649                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              384572708                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          236536                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.188968                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     47560926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     30302336                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.016948                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    378163143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.188055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.535393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        292726263     77.41%     77.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         11253733      2.98%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6505550      1.72%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          9024429      2.39%     84.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         10039856      2.65%     87.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4687151      1.24%     88.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6527381      1.73%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4009127      1.06%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         33389653      8.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    378163143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       149447                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         70559441                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.196242                       # Inst execution rate
system.switch_cpus.iew.exec_refs            183604418                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           80848506                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        46155487                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      93512818                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      5375563                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          677                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     81667628                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    444672167                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     102755912                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       110432                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     452375363                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1002069                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11565583                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         118150                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12841973                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      9783090                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          159                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        11952                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      9822634                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1574596                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1448404                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        11952                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15021                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       134426                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         399319716                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             442428078                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.593787                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         237110999                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.169938                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              442470262                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        539477884                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       309118250                       # number of integer regfile writes
system.switch_cpus.ipc                       0.993939                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.993939                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     258607198     57.15%     57.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     10206514      2.26%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    102787387     22.72%     82.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     80884693     17.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      452485798                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            11466490                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.025341                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          563916      4.92%      4.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          16886      0.15%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5144973     44.87%     49.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5740715     50.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      433900586                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1235706542                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    422131820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    428551913                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          439296603                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         452485798                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      5375564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6197759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4608                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18643                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5307842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    378163143                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.196536                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.959826                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    229993616     60.82%     60.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     48453712     12.81%     73.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     24448786      6.47%     80.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     19530642      5.16%     85.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     19618634      5.19%     90.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     14711406      3.89%     94.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     10645862      2.82%     97.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5448030      1.44%     98.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5312455      1.40%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    378163143                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.196534                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       30051702                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     58899292                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     20296258                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     22329965                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      8739099                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9146677                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     93512818                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     81667628                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       600474262                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       21427644                       # number of misc regfile writes
system.switch_cpus.numCycles                378163730                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       100838267                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     420617293                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5365151                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         23632336                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       20795461                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         97969                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     702266988                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      445198321                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    426874468                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          52951933                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10428853                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         118150                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      46857521                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6257111                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    532818995                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    153764934                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      6584628                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          98771834                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      5375565                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     14087247                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            795320781                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           890198516                       # The number of ROB writes
system.switch_cpus.timesIdled                       8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         13512025                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         6784727                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1147498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           38                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2294996                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             38                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             713440                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       432471                       # Transaction distribution
system.membus.trans_dist::CleanEvict           280986                       # Transaction distribution
system.membus.trans_dist::ReadExReq                18                       # Transaction distribution
system.membus.trans_dist::ReadExResp               18                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        713440                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1053862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1086511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2140373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2140373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     73238912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     73440000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    146678912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               146678912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            713458                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  713458    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              713458                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2764353321                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2726162574                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6676168797                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1128996515232                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1147480                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       872537                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          988419                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              18                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            37                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1147443                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3442383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3442494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    203203456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              203212928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          713495                       # Total snoops (count)
system.tol2bus.snoopTraffic                  55356288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1860993                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000021                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004636                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1860953    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     40      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1860993                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1691105136                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2392456185                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             77145                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     44962176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          44964736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     28274176                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       28274176                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       351267                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             351287                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       220892                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            220892                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        16234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    285122436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            285138670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        16234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           16234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     179297415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           179297415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     179297415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        16234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    285122436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           464436086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    441784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    702526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000099223050                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        24953                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        24953                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1305459                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            417296                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     351287                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    220892                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   702574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  441784                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           156980                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            85038                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            18618                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            43020                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            80230                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            45374                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            11462                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            13970                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            11640                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             7004                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            5828                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            4672                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           11662                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           15170                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           74452                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          117446                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            74388                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            74376                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             6972                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            30236                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            74437                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            37194                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            7010                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           62754                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           74368                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.13                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.46                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  9740554422                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3512830000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            22913666922                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    13864.26                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               32614.26                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  568964                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 385042                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                80.98                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               87.16                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               702574                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              441784                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 327349                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 327353                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  23932                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  23929                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 21002                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 21102                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 24905                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 24981                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 24956                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 24956                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 24954                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 24957                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 24975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 24973                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 25008                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 25013                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 24964                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 24995                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 24991                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 24954                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 24953                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 24953                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   177                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       190310                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   384.820892                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   273.054708                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   324.299129                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         3056      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        85700     45.03%     46.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        24108     12.67%     59.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        20849     10.96%     70.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        10420      5.48%     75.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         6037      3.17%     78.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         9304      4.89%     83.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         7362      3.87%     87.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        23474     12.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       190310                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        24953                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     28.154771                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    27.316218                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     7.016921                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1705      6.83%      6.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         4785     19.18%     26.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         5066     20.30%     46.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         6330     25.37%     71.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2669     10.70%     82.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         2603     10.43%     92.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43          531      2.13%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1236      4.95%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51           24      0.10%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        24953                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        24953                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.703402                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.686764                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.749743                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            3852     15.44%     15.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              98      0.39%     15.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           20755     83.18%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              98      0.39%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             148      0.59%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        24953                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              44964224                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               28272192                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               44964736                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            28274176                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      285.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      179.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   285.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   179.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.63                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.23                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 157693577352                       # Total gap between requests
system.mem_ctrls0.avgGap                    275601.83                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     44961664                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     28272192                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 16233.943770907872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 285119189.540020585060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 179284834.065746635199                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       702534                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       441784                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1284796                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  22912382126                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 3725126705585                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     32119.90                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     32613.91                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   8432009.09                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   83.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           496158600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           263714550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1769820360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         752463000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    12447689280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     50554507830                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     17982280320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       84266633940                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       534.367108                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  46239109910                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   5265520000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 106189645500                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           862676220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           458511900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3246500880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1553487660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    12447689280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     63571583010                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      7020630240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       89161079190                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       565.404666                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  17677142593                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   5265520000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 134751612817                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     46355712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          46357888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     27082112                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       27082112                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       362154                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             362171                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       211579                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            211579                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        13799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    293959384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            293973182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        13799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           13799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     171738079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           171738079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     171738079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        13799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    293959384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           465711262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    423158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    723566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000101462340                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        23773                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        23773                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1327271                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            399890                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     362171                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    211579                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   724342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  423158                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   742                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           159478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            83838                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            15126                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            44170                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            81356                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            47780                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            12026                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             8146                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            13970                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9310                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           17462                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            9490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           17446                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10470                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           73294                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          120238                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            72062                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            72070                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             5812                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            30232                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            72125                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            34872                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            3486                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           60426                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           72044                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.15                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 10719743272                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3618000000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            24287243272                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    14814.46                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33564.46                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  576266                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 370887                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                79.64                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.65                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               724342                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              423158                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 335794                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 335798                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  26003                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  26001                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 20479                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 20822                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 23550                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 23746                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 23773                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 23774                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 23775                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 23774                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 23774                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 23800                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 23954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 24110                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 24016                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 23996                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 23935                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 23774                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 23776                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 23775                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   540                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       199573                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   367.733912                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   261.774790                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   317.983952                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         2346      1.18%      1.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        93984     47.09%     48.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        27290     13.67%     61.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        23175     11.61%     73.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         7640      3.83%     77.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         6941      3.48%     80.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         8152      4.08%     84.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5924      2.97%     87.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        24121     12.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       199573                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        23773                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.437303                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.173757                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.858636                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15          168      0.71%      0.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17          592      2.49%      3.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19          986      4.15%      7.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         1082      4.55%     11.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23         2595     10.92%     22.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         2044      8.60%     31.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         3111     13.09%     44.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         1851      7.79%     52.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         1332      5.60%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         1312      5.52%     63.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         1572      6.61%     70.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37         1026      4.32%     74.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39          665      2.80%     77.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41         1475      6.20%     83.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43         2087      8.78%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-45          523      2.20%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::46-47          422      1.78%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-49          381      1.60%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::50-51          319      1.34%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-53           73      0.31%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::54-55           15      0.06%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-57          122      0.51%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-61           14      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::62-63            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        23773                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        23773                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.798721                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.782376                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.749555                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2912     12.25%     12.25% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             318      1.34%     13.59% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           19684     82.80%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             361      1.52%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             498      2.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        23773                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              46310400                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  47488                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               27080256                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               46357888                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            27082112                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      293.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      171.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   293.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   171.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.64                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.29                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 157693450167                       # Total gap between requests
system.mem_ctrls1.avgGap                    274846.97                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     46308224                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     27080256                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 13798.852205271691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 293658243.963518142700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 171726309.846011936665                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       724308                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       423158                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1279100                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  24285964172                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 3627057964503                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     37620.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33529.89                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   8571403.51                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   82.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           566209140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           300943500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1939795200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         709690320                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    12447689280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     51636119310                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     17071541280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       84671988030                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       536.937614                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  43870323756                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   5265520000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 108558431654                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           858763500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           456436035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3226708800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1499043060                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    12447689280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     62247363000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      8135713920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       88871717595                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       563.569713                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  20583904597                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   5265520000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 131844850813                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       434040                       # number of demand (read+write) hits
system.l2.demand_hits::total                   434040                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       434040                       # number of overall hits
system.l2.overall_hits::total                  434040                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       713421                       # number of demand (read+write) misses
system.l2.demand_misses::total                 713458                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       713421                       # number of overall misses
system.l2.overall_misses::total                713458                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3258021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  59840457849                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      59843715870                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3258021                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  59840457849                       # number of overall miss cycles
system.l2.overall_miss_latency::total     59843715870                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1147461                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1147498                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1147461                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1147498                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.621739                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.621751                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.621739                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.621751                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88054.621622                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83878.183918                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83878.400509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88054.621622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83878.183918                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83878.400509                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              432471                       # number of writebacks
system.l2.writebacks::total                    432471                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       713421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            713458                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       713421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           713458                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2941915                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  53746454964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53749396879                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2941915                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  53746454964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  53749396879                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.621739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.621751                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.621739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.621751                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79511.216216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75336.239001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75336.455515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79511.216216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75336.239001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75336.455515                       # average overall mshr miss latency
system.l2.replacements                         713495                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       440066                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           440066                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       440066                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       440066                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           37                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               37                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           37                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           37                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  18                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1906107                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1906107                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 105894.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105894.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1752635                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1752635                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 97368.611111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97368.611111                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3258021                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3258021                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88054.621622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88054.621622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2941915                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2941915                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79511.216216                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79511.216216                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       434040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            434040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       713403                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          713403                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  59838551742                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  59838551742                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1147443                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1147443                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.621733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.621733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83877.628412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83877.628412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       713403                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       713403                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  53744702329                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53744702329                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.621733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.621733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75335.683098                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75335.683098                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                     4630672                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    714519                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.480824                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.029400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       173.874452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.028675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   850.067473                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.169799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.830144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          447                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37433399                       # Number of tag accesses
system.l2.tags.data_accesses                 37433399                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971302239822                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   157694275410                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     47467156                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2049566833                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099677                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     47467156                       # number of overall hits
system.cpu.icache.overall_hits::total      2049566833                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           60                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          808                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           60                       # number of overall misses
system.cpu.icache.overall_misses::total           868                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4937697                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4937697                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4937697                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4937697                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100485                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     47467216                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2049567701                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100485                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     47467216                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2049567701                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82294.950000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5688.591014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82294.950000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5688.591014                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          281                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          221                       # number of writebacks
system.cpu.icache.writebacks::total               221                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           23                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3304308                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3304308                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3304308                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3304308                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89305.621622                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89305.621622                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89305.621622                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89305.621622                       # average overall mshr miss latency
system.cpu.icache.replacements                    221                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     47467156                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2049566833                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           60                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           868                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4937697                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4937697                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     47467216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2049567701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82294.950000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5688.591014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           23                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3304308                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3304308                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89305.621622                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89305.621622                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.497264                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2049567678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2425523.879290                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   618.529989                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     4.967275                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999194                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79933141184                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79933141184                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820174210                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    150778001                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        970952211                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820174210                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    150778001                       # number of overall hits
system.cpu.dcache.overall_hits::total       970952211                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9039363                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3201620                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12240983                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9039363                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3201620                       # number of overall misses
system.cpu.dcache.overall_misses::total      12240983                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 201798128205                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 201798128205                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 201798128205                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 201798128205                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    829213573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    153979621                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    983193194                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    829213573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    153979621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    983193194                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010901                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.020792                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012450                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010901                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.020792                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012450                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63030.006123                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16485.451226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63030.006123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16485.451226                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1029                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   114.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6376575                       # number of writebacks
system.cpu.dcache.writebacks::total           6376575                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2054177                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2054177                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2054177                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2054177                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1147443                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1147443                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1147443                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1147443                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  65111900799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  65111900799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  65111900799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  65111900799                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007452                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001167                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001167                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56745.215927                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56745.215927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56745.215927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56745.215927                       # average overall mshr miss latency
system.cpu.dcache.replacements               10188179                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    429273055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     75915774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       505188829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5066664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3201548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8268212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 201791021691                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 201791021691                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    434339719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     79117322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    513457041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.040466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63029.203901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24405.641956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2054123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2054123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1147425                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1147425                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  65109972174                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  65109972174                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56744.425277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56744.425277                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    390901155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     74862227                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      465763382                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3972699                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           72                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3972771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7106514                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7106514                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    394873854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     74862299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    469736153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 98701.583333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     1.788805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1928625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1928625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 107145.833333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 107145.833333                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     24189075                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5356917                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     29545992                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1611                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1629                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1530390                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1530390                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     24190686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5356935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     29547621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000067                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000055                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 85021.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total   939.465930                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1515378                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1515378                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 84187.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84187.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     24190686                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5356911                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     29547597                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     24190686                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5356911                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     29547597                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1128996515232                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998794                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1040234235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10188435                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.099511                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   227.786132                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    28.212662                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.889790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.110206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33363417619                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33363417619                       # Number of data accesses

---------- End Simulation Statistics   ----------
