// Seed: 1603469129
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output logic id_10,
    input tri0 id_11,
    input tri id_12,
    input supply0 id_13,
    output logic id_14,
    input tri id_15,
    output uwire id_16,
    output uwire id_17,
    input wand id_18,
    output supply0 id_19
);
  logic id_21;
  ;
  assign id_19 = -1 - id_15;
  for (id_22 = 1; id_21; id_14 = -1'h0) assign id_0 = -1;
  logic id_23 = 1'b0;
  assign id_10 = id_22;
  wire  id_24;
  logic id_25;
  ;
  module_0 modCall_1 (
      id_21,
      id_21
  );
  wire id_26;
  initial id_10 <= id_13;
endmodule
