SUBPROCESS __kpex__:kpex_cli.py:891 /home/runner/work/klayout-pex/klayout-pex/.venv/lib/python3.12/site-packages/pytest/__main__.py -m slow --alluredir build/allure-results --color no
INFO     __kpex__:kpex_cli.py:387 GDS input file passed, running in LVS mode
INFO     __kpex__:kpex_cli.py:427 No explicit top cell specified, using top cell 'sideoverlap_shielding_simple_plates_li1_m1_m2'
INFO     __kpex__:kpex_cli.py:468 LVS input schematic not specified (argument --schematic), using dummy schematic
WARNING  __kpex__:kpex_cli.py:863 Cache hit: Reusing cached LVSDB
SUBPROCESS __kpex__:kpex_cli.py:864 /home/runner/work/klayout-pex/klayout-pex/output_sky130A/.kpex_cache/sky130A/home/runner/work/klayout-pex/klayout-pex/testdata/designs/sky130A/test_patterns/sideoverlap_shielding_simple_plates_li1_m1_m2.gds.gz/sideoverlap_shielding_simple_plates_li1_m1_m2.lvsdb.gz
INFO     __kpex__:kpex_cli.py:923 (67, 20) -> (li_con)
INFO     __kpex__:kpex_cli.py:923 (68, 20) -> (met1_con)
INFO     __kpex__:kpex_cli.py:923 (69, 20) -> (met2_con)
SUBPROCESS __kpex__:kpex_cli.py:754 Device;Net1;Net2;Capacitance [fF];Resistance [Î©]
SUBPROCESS __kpex__:kpex_cli.py:754 C1;li1;met1;15.71;
SUBPROCESS __kpex__:kpex_cli.py:754 C2;li1;met2;0.152;
SUBPROCESS __kpex__:kpex_cli.py:754 C3;met1;met2;257.488;
SUBPROCESS __kpex__:kpex_cli.py:754 C4;VSUBS;li1;11.793;
SUBPROCESS __kpex__:kpex_cli.py:754 C5;VSUBS;met1;57.99;
SUBPROCESS __kpex__:kpex_cli.py:754 C6;VSUBS;met2;5.291;
SUBPROCESS __kpex__:kpex_cli.py:757 /home/runner/work/klayout-pex/klayout-pex/output_sky130A/sideoverlap_shielding_simple_plates_li1_m1_m2__sideoverlap_shielding_simple_plates_li1_m1_m2/sideoverlap_shielding_simple_plates_li1_m1_m2_k25d_pex_netlist.csv
SUBPROCESS __kpex__:kpex_cli.py:771 Wrote expanded netlist to: /home/runner/work/klayout-pex/klayout-pex/output_sky130A/sideoverlap_shielding_simple_plates_li1_m1_m2__sideoverlap_shielding_simple_plates_li1_m1_m2/sideoverlap_shielding_simple_plates_li1_m1_m2_k25d_pex_netlist.spice