/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [14:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire [23:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = _00_ | _01_;
  reg [14:0] _04_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 15'h0000;
    else _04_ <= { celloutsig_0_2z[17:4], celloutsig_0_0z };
  assign { _02_[14], _01_, _02_[12:9], _00_, _02_[7:0] } = _04_;
  assign celloutsig_0_2z = { in_data[36:15], celloutsig_0_1z, celloutsig_0_0z } & { in_data[87:66], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_4z[6:2], celloutsig_1_4z } & { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2] };
  assign celloutsig_0_5z = { _01_, _02_[12:9] } / { 1'h1, _02_[11:9], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[123:113] / { 1'h1, in_data[148:140], celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_2z[7:5] / { 1'h1, _01_, _02_[12] };
  assign celloutsig_1_4z = { in_data[158:155], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2] } / { 1'h1, in_data[162:160], celloutsig_1_3z[2], celloutsig_1_3z[2], in_data[96] };
  assign celloutsig_1_2z = in_data[178:151] == in_data[156:129];
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z } <= celloutsig_1_4z[5:3];
  assign celloutsig_0_1z = ! { in_data[90:81], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[47:42] || in_data[49:44];
  assign celloutsig_1_19z = { in_data[120:111], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z } || { celloutsig_1_5z[7:1], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_4z, celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_0z };
  assign celloutsig_0_13z = { in_data[95:91], celloutsig_0_6z } < { celloutsig_0_5z[1:0], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_8z = celloutsig_0_7z & ~(celloutsig_0_2z[17]);
  assign celloutsig_1_0z = in_data[128] & ~(in_data[177]);
  assign celloutsig_1_18z = celloutsig_1_9z[0] & celloutsig_1_7z;
  assign celloutsig_1_7z = ^ celloutsig_1_1z[9:0];
  assign celloutsig_0_12z = { celloutsig_0_2z[8:6], celloutsig_0_0z, celloutsig_0_1z } <<< { celloutsig_0_6z[1], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_9z = { celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2] } >>> { celloutsig_1_4z[1:0], celloutsig_1_8z };
  assign celloutsig_1_3z[2] = ~ celloutsig_1_2z;
  assign { _02_[13], _02_[8] } = { _01_, _00_ };
  assign celloutsig_1_3z[1:0] = { celloutsig_1_3z[2], celloutsig_1_3z[2] };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
