module nandb;
reg a, b;
wire c;
nand_gate_cmos dut (.a(a), .b(b), .c(c));
initial begin

$monitor("time=%0t | a=%b b=%b => c=%b", $time, a, b, c);
    a=0; b=0; #10;
    a=0; b=1; #10;
    a=1; b=0; #10;
    a=1; b=1; #10;
$finish;
end
endmodule
