
centos-preinstalled/tbl:     file format elf32-littlearm


Disassembly of section .init:

00008cf8 <.init>:
    8cf8:	push	{r3, lr}
    8cfc:	bl	933c <fputs@plt+0x414>
    8d00:	pop	{r3, pc}

Disassembly of section .plt:

00008d04 <strerror@plt-0x14>:
    8d04:	push	{lr}		; (str lr, [sp, #-4]!)
    8d08:	ldr	lr, [pc, #4]	; 8d14 <strerror@plt-0x4>
    8d0c:	add	lr, pc, lr
    8d10:	ldr	pc, [lr, #8]!
    8d14:	andeq	lr, r1, ip, ror #5

00008d18 <strerror@plt>:
    8d18:	add	ip, pc, #0, 12
    8d1c:	add	ip, ip, #122880	; 0x1e000
    8d20:	ldr	pc, [ip, #748]!	; 0x2ec

00008d24 <__ctype_toupper_loc@plt>:
    8d24:	add	ip, pc, #0, 12
    8d28:	add	ip, ip, #122880	; 0x1e000
    8d2c:	ldr	pc, [ip, #740]!	; 0x2e4

00008d30 <abort@plt>:
    8d30:	add	ip, pc, #0, 12
    8d34:	add	ip, ip, #122880	; 0x1e000
    8d38:	ldr	pc, [ip, #732]!	; 0x2dc

00008d3c <memcmp@plt>:
    8d3c:	add	ip, pc, #0, 12
    8d40:	add	ip, ip, #122880	; 0x1e000
    8d44:	ldr	pc, [ip, #724]!	; 0x2d4

00008d48 <__libc_start_main@plt>:
    8d48:	add	ip, pc, #0, 12
    8d4c:	add	ip, ip, #122880	; 0x1e000
    8d50:	ldr	pc, [ip, #716]!	; 0x2cc

00008d54 <setbuf@plt>:
    8d54:	add	ip, pc, #0, 12
    8d58:	add	ip, ip, #122880	; 0x1e000
    8d5c:	ldr	pc, [ip, #708]!	; 0x2c4

00008d60 <__gmon_start__@plt>:
    8d60:	add	ip, pc, #0, 12
    8d64:	add	ip, ip, #122880	; 0x1e000
    8d68:	ldr	pc, [ip, #700]!	; 0x2bc

00008d6c <fclose@plt>:
    8d6c:	add	ip, pc, #0, 12
    8d70:	add	ip, ip, #122880	; 0x1e000
    8d74:	ldr	pc, [ip, #692]!	; 0x2b4

00008d78 <getenv@plt>:
    8d78:	add	ip, pc, #0, 12
    8d7c:	add	ip, ip, #122880	; 0x1e000
    8d80:	ldr	pc, [ip, #684]!	; 0x2ac

00008d84 <__printf_chk@plt>:
    8d84:	add	ip, pc, #0, 12
    8d88:	add	ip, ip, #122880	; 0x1e000
    8d8c:	ldr	pc, [ip, #676]!	; 0x2a4

00008d90 <_IO_getc@plt>:
    8d90:	add	ip, pc, #0, 12
    8d94:	add	ip, ip, #122880	; 0x1e000
    8d98:	ldr	pc, [ip, #668]!	; 0x29c

00008d9c <strchr@plt>:
    8d9c:	add	ip, pc, #0, 12
    8da0:	add	ip, ip, #122880	; 0x1e000
    8da4:	ldr	pc, [ip, #660]!	; 0x294

00008da8 <fopen@plt>:
    8da8:	add	ip, pc, #0, 12
    8dac:	add	ip, ip, #122880	; 0x1e000
    8db0:	ldr	pc, [ip, #652]!	; 0x28c

00008db4 <__cxa_end_cleanup@plt>:
    8db4:	add	ip, pc, #0, 12
    8db8:	add	ip, ip, #122880	; 0x1e000
    8dbc:	ldr	pc, [ip, #644]!	; 0x284

00008dc0 <ungetc@plt>:
    8dc0:	add	ip, pc, #0, 12
    8dc4:	add	ip, ip, #122880	; 0x1e000
    8dc8:	ldr	pc, [ip, #636]!	; 0x27c

00008dcc <_exit@plt>:
    8dcc:	add	ip, pc, #0, 12
    8dd0:	add	ip, ip, #122880	; 0x1e000
    8dd4:	ldr	pc, [ip, #628]!	; 0x274

00008dd8 <free@plt>:
    8dd8:	add	ip, pc, #0, 12
    8ddc:	add	ip, ip, #122880	; 0x1e000
    8de0:	ldr	pc, [ip, #620]!	; 0x26c

00008de4 <write@plt>:
    8de4:	add	ip, pc, #0, 12
    8de8:	add	ip, ip, #122880	; 0x1e000
    8dec:	ldr	pc, [ip, #612]!	; 0x264

00008df0 <fflush@plt>:
    8df0:	add	ip, pc, #0, 12
    8df4:	add	ip, ip, #122880	; 0x1e000
    8df8:	ldr	pc, [ip, #604]!	; 0x25c

00008dfc <strlen@plt>:
    8dfc:	add	ip, pc, #0, 12
    8e00:	add	ip, ip, #122880	; 0x1e000
    8e04:	ldr	pc, [ip, #596]!	; 0x254

00008e08 <sscanf@plt>:
    8e08:	add	ip, pc, #0, 12
    8e0c:	add	ip, ip, #122880	; 0x1e000
    8e10:	ldr	pc, [ip, #588]!	; 0x24c

00008e14 <memcpy@plt>:
    8e14:	add	ip, pc, #0, 12
    8e18:	add	ip, ip, #122880	; 0x1e000
    8e1c:	ldr	pc, [ip, #580]!	; 0x244

00008e20 <__ctype_tolower_loc@plt>:
    8e20:	add	ip, pc, #0, 12
    8e24:	add	ip, ip, #122880	; 0x1e000
    8e28:	ldr	pc, [ip, #572]!	; 0x23c

00008e2c <strcpy@plt>:
    8e2c:	add	ip, pc, #0, 12
    8e30:	add	ip, ip, #122880	; 0x1e000
    8e34:	ldr	pc, [ip, #564]!	; 0x234

00008e38 <__cxa_pure_virtual@plt>:
    8e38:	add	ip, pc, #0, 12
    8e3c:	add	ip, ip, #122880	; 0x1e000
    8e40:	ldr	pc, [ip, #556]!	; 0x22c

00008e44 <fwrite@plt>:
    8e44:	add	ip, pc, #0, 12
    8e48:	add	ip, ip, #122880	; 0x1e000
    8e4c:	ldr	pc, [ip, #548]!	; 0x224

00008e50 <_Znaj@plt>:
    8e50:	add	ip, pc, #0, 12
    8e54:	add	ip, ip, #122880	; 0x1e000
    8e58:	ldr	pc, [ip, #540]!	; 0x21c

00008e5c <__ctype_b_loc@plt>:
    8e5c:	add	ip, pc, #0, 12
    8e60:	add	ip, ip, #122880	; 0x1e000
    8e64:	ldr	pc, [ip, #532]!	; 0x214

00008e68 <malloc@plt>:
    8e68:	add	ip, pc, #0, 12
    8e6c:	add	ip, ip, #122880	; 0x1e000
    8e70:	ldr	pc, [ip, #524]!	; 0x20c

00008e74 <__stack_chk_fail@plt>:
    8e74:	add	ip, pc, #0, 12
    8e78:	add	ip, ip, #122880	; 0x1e000
    8e7c:	ldr	pc, [ip, #516]!	; 0x204

00008e80 <__fprintf_chk@plt>:
    8e80:	add	ip, pc, #0, 12
    8e84:	add	ip, ip, #122880	; 0x1e000
    8e88:	ldr	pc, [ip, #508]!	; 0x1fc

00008e8c <fputc@plt>:
    8e8c:	add	ip, pc, #0, 12
    8e90:	add	ip, ip, #122880	; 0x1e000
    8e94:	ldr	pc, [ip, #500]!	; 0x1f4

00008e98 <_ZdaPv@plt>:
    8e98:	add	ip, pc, #0, 12
    8e9c:	add	ip, ip, #122880	; 0x1e000
    8ea0:	ldr	pc, [ip, #492]!	; 0x1ec

00008ea4 <__aeabi_atexit@plt>:
    8ea4:	add	ip, pc, #0, 12
    8ea8:	add	ip, ip, #122880	; 0x1e000
    8eac:	ldr	pc, [ip, #484]!	; 0x1e4

00008eb0 <puts@plt>:
    8eb0:	add	ip, pc, #0, 12
    8eb4:	add	ip, ip, #122880	; 0x1e000
    8eb8:	ldr	pc, [ip, #476]!	; 0x1dc

00008ebc <__sprintf_chk@plt>:
    8ebc:	add	ip, pc, #0, 12
    8ec0:	add	ip, ip, #122880	; 0x1e000
    8ec4:	ldr	pc, [ip, #468]!	; 0x1d4

00008ec8 <strncmp@plt>:
    8ec8:	add	ip, pc, #0, 12
    8ecc:	add	ip, ip, #122880	; 0x1e000
    8ed0:	ldr	pc, [ip, #460]!	; 0x1cc

00008ed4 <__gxx_personality_v0@plt>:
    8ed4:	add	ip, pc, #0, 12
    8ed8:	add	ip, ip, #122880	; 0x1e000
    8edc:	ldr	pc, [ip, #452]!	; 0x1c4

00008ee0 <ferror@plt>:
    8ee0:	add	ip, pc, #0, 12
    8ee4:	add	ip, ip, #122880	; 0x1e000
    8ee8:	ldr	pc, [ip, #444]!	; 0x1bc

00008eec <_IO_putc@plt>:
    8eec:	add	ip, pc, #0, 12
    8ef0:	add	ip, ip, #122880	; 0x1e000
    8ef4:	ldr	pc, [ip, #436]!	; 0x1b4

00008ef8 <memchr@plt>:
    8ef8:	add	ip, pc, #0, 12
    8efc:	add	ip, ip, #122880	; 0x1e000
    8f00:	ldr	pc, [ip, #428]!	; 0x1ac

00008f04 <strcmp@plt>:
    8f04:	add	ip, pc, #0, 12
    8f08:	add	ip, ip, #122880	; 0x1e000
    8f0c:	ldr	pc, [ip, #420]!	; 0x1a4

00008f10 <exit@plt>:
    8f10:	add	ip, pc, #0, 12
    8f14:	add	ip, ip, #122880	; 0x1e000
    8f18:	ldr	pc, [ip, #412]!	; 0x19c

00008f1c <__errno_location@plt>:
    8f1c:	add	ip, pc, #0, 12
    8f20:	add	ip, ip, #122880	; 0x1e000
    8f24:	ldr	pc, [ip, #404]!	; 0x194

00008f28 <fputs@plt>:
    8f28:	add	ip, pc, #0, 12
    8f2c:	add	ip, ip, #122880	; 0x1e000
    8f30:	ldr	pc, [ip, #396]!	; 0x18c

Disassembly of section .text:

00008f34 <_Znwj@@Base-0x10280>:
    8f34:	push	{r4, lr}
    8f38:	mov	r4, r0
    8f3c:	bl	8dfc <strlen@plt>
    8f40:	mov	r1, r4
    8f44:	pop	{r4, lr}
    8f48:	mov	r2, r0
    8f4c:	mov	r0, #2
    8f50:	b	8de4 <write@plt>
    8f54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8f58:	movw	r4, #28944	; 0x7110
    8f5c:	movt	r4, #2
    8f60:	ldr	r3, [r1]
    8f64:	movw	r8, #29008	; 0x7150
    8f68:	movt	r8, #2
    8f6c:	ldr	r2, [r4]
    8f70:	sub	sp, sp, #60	; 0x3c
    8f74:	movw	r6, #41000	; 0xa028
    8f78:	movt	r6, #2
    8f7c:	mov	r7, r1
    8f80:	mov	r5, r0
    8f84:	ldr	r1, [pc, #724]	; 9260 <fputs@plt+0x338>
    8f88:	movw	r9, #29016	; 0x7158
    8f8c:	ldr	r0, [r8]
    8f90:	movt	r9, #2
    8f94:	str	r2, [sp, #52]	; 0x34
    8f98:	mov	sl, #0
    8f9c:	str	r3, [r6]
    8fa0:	mov	fp, #1
    8fa4:	bl	8d54 <setbuf@plt>
    8fa8:	str	sl, [sp]
    8fac:	movw	r2, #42420	; 0xa5b4
    8fb0:	movw	r3, #40208	; 0x9d10
    8fb4:	movt	r2, #1
    8fb8:	movt	r3, #1
    8fbc:	mov	r0, r5
    8fc0:	mov	r1, r7
    8fc4:	bl	18e54 <fputs@plt+0xff2c>
    8fc8:	cmn	r0, #1
    8fcc:	beq	9080 <fputs@plt+0x158>
    8fd0:	cmp	r0, #84	; 0x54
    8fd4:	beq	8fa8 <fputs@plt+0x80>
    8fd8:	bgt	9004 <fputs@plt+0xdc>
    8fdc:	cmp	r0, #63	; 0x3f
    8fe0:	beq	903c <fputs@plt+0x114>
    8fe4:	cmp	r0, #67	; 0x43
    8fe8:	streq	fp, [r9]
    8fec:	beq	8fa8 <fputs@plt+0x80>
    8ff0:	movw	r1, #40256	; 0x9d40
    8ff4:	mov	r0, #1600	; 0x640
    8ff8:	movt	r1, #1
    8ffc:	bl	17618 <fputs@plt+0xe6f0>
    9000:	b	8fa8 <fputs@plt+0x80>
    9004:	cmp	r0, #118	; 0x76
    9008:	beq	905c <fputs@plt+0x134>
    900c:	cmp	r0, #256	; 0x100
    9010:	bne	8ff0 <fputs@plt+0xc8>
    9014:	movw	r1, #29004	; 0x714c
    9018:	movt	r1, #2
    901c:	ldr	r3, [r6]
    9020:	movw	r2, #42388	; 0xa594
    9024:	ldr	r0, [r1]
    9028:	movt	r2, #1
    902c:	mov	r1, #1
    9030:	bl	8e80 <__fprintf_chk@plt>
    9034:	mov	r0, #0
    9038:	bl	8f10 <exit@plt>
    903c:	ldr	r0, [r8]
    9040:	movw	r2, #42388	; 0xa594
    9044:	ldr	r3, [r6]
    9048:	movt	r2, #1
    904c:	mov	r1, #1
    9050:	bl	8e80 <__fprintf_chk@plt>
    9054:	mov	r0, #1
    9058:	bl	8f10 <exit@plt>
    905c:	movw	r3, #28884	; 0x70d4
    9060:	movt	r3, #2
    9064:	movw	r1, #42360	; 0xa578
    9068:	mov	r0, #1
    906c:	ldr	r2, [r3]
    9070:	movt	r1, #1
    9074:	bl	8d84 <__printf_chk@plt>
    9078:	mov	r0, #0
    907c:	bl	8f10 <exit@plt>
    9080:	movw	r0, #42428	; 0xa5bc
    9084:	movt	r0, #1
    9088:	bl	8eb0 <puts@plt>
    908c:	movw	r3, #28872	; 0x70c8
    9090:	movt	r3, #2
    9094:	ldr	r6, [r3]
    9098:	cmp	r5, r6
    909c:	ble	9178 <fputs@plt+0x250>
    90a0:	movw	sl, #40996	; 0xa024
    90a4:	movw	r9, #40900	; 0x9fc4
    90a8:	movw	r3, #42504	; 0xa608
    90ac:	add	r7, r7, r6, lsl #2
    90b0:	movt	r3, #1
    90b4:	movt	sl, #2
    90b8:	str	r3, [sp, #8]
    90bc:	movt	r9, #2
    90c0:	movw	r3, #29000	; 0x7148
    90c4:	movt	r3, #2
    90c8:	str	r3, [sp, #12]
    90cc:	b	9130 <fputs@plt+0x208>
    90d0:	bl	8f1c <__errno_location@plt>
    90d4:	mov	r2, #0
    90d8:	movw	r1, #42072	; 0xa458
    90dc:	movt	r1, #1
    90e0:	mov	r8, r0
    90e4:	mov	r0, fp
    90e8:	str	r2, [r8]
    90ec:	bl	8da8 <fopen@plt>
    90f0:	subs	fp, r0, #0
    90f4:	beq	9208 <fputs@plt+0x2e0>
    90f8:	ldr	r3, [r7, #-4]
    90fc:	mov	r2, #1
    9100:	mov	r0, r2
    9104:	str	r2, [sl]
    9108:	movw	r1, #42536	; 0xa628
    910c:	movt	r1, #1
    9110:	mov	r2, r3
    9114:	str	r3, [r9]
    9118:	bl	8d84 <__printf_chk@plt>
    911c:	mov	r0, fp
    9120:	bl	d144 <fputs@plt+0x421c>
    9124:	add	r6, r6, #1
    9128:	cmp	r6, r5
    912c:	beq	91b8 <fputs@plt+0x290>
    9130:	ldr	fp, [r7], #4
    9134:	ldrb	r2, [fp]
    9138:	cmp	r2, #45	; 0x2d
    913c:	bne	90d0 <fputs@plt+0x1a8>
    9140:	ldrb	r2, [fp, #1]
    9144:	cmp	r2, #0
    9148:	bne	90d0 <fputs@plt+0x1a8>
    914c:	ldr	r3, [sp, #8]
    9150:	movw	r0, #42508	; 0xa60c
    9154:	movt	r0, #1
    9158:	str	r3, [r9]
    915c:	mov	r3, #1
    9160:	str	r3, [sl]
    9164:	bl	8eb0 <puts@plt>
    9168:	ldr	r3, [sp, #12]
    916c:	ldr	r0, [r3]
    9170:	bl	d144 <fputs@plt+0x421c>
    9174:	b	9124 <fputs@plt+0x1fc>
    9178:	movw	r3, #40900	; 0x9fc4
    917c:	movw	r1, #40996	; 0xa024
    9180:	movt	r3, #2
    9184:	movt	r1, #2
    9188:	movw	r0, #42508	; 0xa60c
    918c:	movt	r0, #1
    9190:	mov	ip, #1
    9194:	movw	r2, #42504	; 0xa608
    9198:	str	ip, [r1]
    919c:	movt	r2, #1
    91a0:	str	r2, [r3]
    91a4:	bl	8eb0 <puts@plt>
    91a8:	movw	r3, #29000	; 0x7148
    91ac:	movt	r3, #2
    91b0:	ldr	r0, [r3]
    91b4:	bl	d144 <fputs@plt+0x421c>
    91b8:	movw	r5, #29004	; 0x714c
    91bc:	movt	r5, #2
    91c0:	ldr	r0, [r5]
    91c4:	bl	8ee0 <ferror@plt>
    91c8:	cmp	r0, #0
    91cc:	beq	9248 <fputs@plt+0x320>
    91d0:	movw	r1, #40880	; 0x9fb0
    91d4:	movt	r1, #2
    91d8:	movw	r0, #42548	; 0xa634
    91dc:	movt	r0, #1
    91e0:	mov	r2, r1
    91e4:	mov	r3, r1
    91e8:	bl	17f80 <fputs@plt+0xf058>
    91ec:	ldr	r2, [sp, #52]	; 0x34
    91f0:	mov	r0, #0
    91f4:	ldr	r3, [r4]
    91f8:	cmp	r2, r3
    91fc:	bne	925c <fputs@plt+0x334>
    9200:	add	sp, sp, #60	; 0x3c
    9204:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9208:	ldr	r1, [r7, #-4]
    920c:	add	r0, sp, #16
    9210:	bl	17a7c <fputs@plt+0xeb54>
    9214:	ldr	r0, [r8]
    9218:	bl	8d18 <strerror@plt>
    921c:	mov	r1, r0
    9220:	add	r0, sp, #32
    9224:	bl	17a7c <fputs@plt+0xeb54>
    9228:	movw	r0, #42516	; 0xa614
    922c:	movw	r3, #40880	; 0x9fb0
    9230:	movt	r0, #1
    9234:	movt	r3, #2
    9238:	add	r1, sp, #16
    923c:	add	r2, sp, #32
    9240:	bl	17f80 <fputs@plt+0xf058>
    9244:	b	9124 <fputs@plt+0x1fc>
    9248:	ldr	r0, [r5]
    924c:	bl	8df0 <fflush@plt>
    9250:	cmp	r0, #0
    9254:	bge	91ec <fputs@plt+0x2c4>
    9258:	b	91d0 <fputs@plt+0x2a8>
    925c:	bl	8e74 <__stack_chk_fail@plt>
    9260:	andeq	r7, r2, ip, asr r1
    9264:	push	{r4, lr}
    9268:	movw	r4, #37200	; 0x9150
    926c:	movt	r4, #2
    9270:	add	r0, r4, #12
    9274:	bl	17820 <fputs@plt+0xe8f8>
    9278:	add	r0, r4, #16
    927c:	pop	{r4, lr}
    9280:	b	1769c <fputs@plt+0xe774>
    9284:	push	{r3, r4, r5, lr}
    9288:	movw	r4, #37220	; 0x9164
    928c:	movt	r4, #2
    9290:	add	r5, r4, #288	; 0x120
    9294:	add	r0, r4, #308	; 0x134
    9298:	bl	17820 <fputs@plt+0xe8f8>
    929c:	add	r0, r4, #312	; 0x138
    92a0:	bl	1769c <fputs@plt+0xe774>
    92a4:	mov	r0, r5
    92a8:	bl	192f4 <_ZdlPv@@Base+0xf0>
    92ac:	mov	r0, r5
    92b0:	movw	r1, #37976	; 0x9458
    92b4:	movw	r2, #40204	; 0x9d0c
    92b8:	movt	r1, #1
    92bc:	movt	r2, #1
    92c0:	pop	{r3, r4, r5, lr}
    92c4:	b	8ea4 <__aeabi_atexit@plt>
    92c8:	ldr	r0, [pc]	; 92d0 <fputs@plt+0x3a8>
    92cc:	b	1769c <fputs@plt+0xe774>
    92d0:	andeq	r9, r2, r4, lsr #9
    92d4:	ldr	r0, [pc]	; 92dc <fputs@plt+0x3b4>
    92d8:	b	17820 <fputs@plt+0xe8f8>
    92dc:	andeq	r9, r2, ip, lsr #31
    92e0:	movw	r3, #40880	; 0x9fb0
    92e4:	movt	r3, #2
    92e8:	mov	r2, #0
    92ec:	str	r2, [r3]
    92f0:	bx	lr
    92f4:	movw	r0, #40992	; 0xa020
    92f8:	movt	r0, #2
    92fc:	b	17820 <fputs@plt+0xe8f8>
    9300:	mov	fp, #0
    9304:	mov	lr, #0
    9308:	pop	{r1}		; (ldr r1, [sp], #4)
    930c:	mov	r2, sp
    9310:	push	{r2}		; (str r2, [sp, #-4]!)
    9314:	push	{r0}		; (str r0, [sp, #-4]!)
    9318:	ldr	ip, [pc, #16]	; 9330 <fputs@plt+0x408>
    931c:	push	{ip}		; (str ip, [sp, #-4]!)
    9320:	ldr	r0, [pc, #12]	; 9334 <fputs@plt+0x40c>
    9324:	ldr	r3, [pc, #12]	; 9338 <fputs@plt+0x410>
    9328:	bl	8d48 <__libc_start_main@plt>
    932c:	bl	8d30 <abort@plt>
    9330:	strdeq	r9, [r1], -r8
    9334:	andeq	r8, r0, r4, asr pc
    9338:	muleq	r1, r4, ip
    933c:	ldr	r3, [pc, #20]	; 9358 <fputs@plt+0x430>
    9340:	ldr	r2, [pc, #20]	; 935c <fputs@plt+0x434>
    9344:	add	r3, pc, r3
    9348:	ldr	r2, [r3, r2]
    934c:	cmp	r2, #0
    9350:	bxeq	lr
    9354:	b	8d60 <__gmon_start__@plt>
    9358:			; <UNDEFINED> instruction: 0x0001dcb4
    935c:	andeq	r0, r0, r0, asr #1
    9360:	push	{r3, lr}
    9364:	movw	r0, #28896	; 0x70e0
    9368:	ldr	r3, [pc, #36]	; 9394 <fputs@plt+0x46c>
    936c:	movt	r0, #2
    9370:	rsb	r3, r0, r3
    9374:	cmp	r3, #6
    9378:	popls	{r3, pc}
    937c:	movw	r3, #0
    9380:	movt	r3, #0
    9384:	cmp	r3, #0
    9388:	popeq	{r3, pc}
    938c:	blx	r3
    9390:	pop	{r3, pc}
    9394:	andeq	r7, r2, r3, ror #1
    9398:	push	{r3, lr}
    939c:	movw	r0, #28896	; 0x70e0
    93a0:	movw	r3, #28896	; 0x70e0
    93a4:	movt	r0, #2
    93a8:	movt	r3, #2
    93ac:	rsb	r3, r0, r3
    93b0:	asr	r3, r3, #2
    93b4:	add	r3, r3, r3, lsr #31
    93b8:	asrs	r1, r3, #1
    93bc:	popeq	{r3, pc}
    93c0:	movw	r2, #0
    93c4:	movt	r2, #0
    93c8:	cmp	r2, #0
    93cc:	popeq	{r3, pc}
    93d0:	blx	r2
    93d4:	pop	{r3, pc}
    93d8:	push	{r4, lr}
    93dc:	movw	r4, #29012	; 0x7154
    93e0:	movt	r4, #2
    93e4:	ldrb	r3, [r4]
    93e8:	cmp	r3, #0
    93ec:	popne	{r4, pc}
    93f0:	bl	9360 <fputs@plt+0x438>
    93f4:	mov	r3, #1
    93f8:	strb	r3, [r4]
    93fc:	pop	{r4, pc}
    9400:	movw	r0, #28404	; 0x6ef4
    9404:	movt	r0, #2
    9408:	push	{r3, lr}
    940c:	ldr	r3, [r0]
    9410:	cmp	r3, #0
    9414:	beq	942c <fputs@plt+0x504>
    9418:	movw	r3, #0
    941c:	movt	r3, #0
    9420:	cmp	r3, #0
    9424:	beq	942c <fputs@plt+0x504>
    9428:	blx	r3
    942c:	pop	{r3, lr}
    9430:	b	9398 <fputs@plt+0x470>
    9434:	push	{r4, lr}
    9438:	mov	r4, r0
    943c:	str	r1, [r0]
    9440:	mov	r3, #0
    9444:	add	r0, r0, #8
    9448:	str	r3, [r4, #4]
    944c:	bl	192f4 <_ZdlPv@@Base+0xf0>
    9450:	mov	r0, r4
    9454:	pop	{r4, pc}
    9458:	push	{r3, r4, r5, lr}
    945c:	subs	r5, r1, #0
    9460:	mov	r4, r0
    9464:	beq	94b0 <fputs@plt+0x588>
    9468:	ldr	r3, [r4, #12]
    946c:	ldr	r2, [r4, #16]
    9470:	cmp	r3, r2
    9474:	blt	9484 <fputs@plt+0x55c>
    9478:	add	r0, r4, #8
    947c:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    9480:	ldr	r3, [r4, #12]
    9484:	ldr	r2, [r4, #8]
    9488:	cmp	r5, #10
    948c:	add	r1, r3, #1
    9490:	str	r1, [r4, #12]
    9494:	strb	r5, [r2, r3]
    9498:	movweq	r3, #40996	; 0xa024
    949c:	movteq	r3, #2
    94a0:	ldreq	r2, [r3]
    94a4:	subeq	r2, r2, #1
    94a8:	streq	r2, [r3]
    94ac:	pop	{r3, r4, r5, pc}
    94b0:	movw	r1, #40256	; 0x9d40
    94b4:	mov	r0, #52	; 0x34
    94b8:	movt	r1, #1
    94bc:	bl	17618 <fputs@plt+0xe6f0>
    94c0:	b	9468 <fputs@plt+0x540>
    94c4:	ldr	r1, [r0, #12]
    94c8:	push	{r4, r5, r6, lr}
    94cc:	cmp	r1, #0
    94d0:	mov	r4, r0
    94d4:	moveq	r5, #1
    94d8:	bne	9518 <fputs@plt+0x5f0>
    94dc:	ldr	r3, [r4, #4]
    94e0:	cmp	r3, #10
    94e4:	ldrls	pc, [pc, r3, lsl #2]
    94e8:	b	94e0 <fputs@plt+0x5b8>
    94ec:	andeq	r9, r0, r0, lsl #11
    94f0:	ldrdeq	r9, [r0], -r0
    94f4:	andeq	r9, r0, r4, lsr #12
    94f8:	andeq	r9, r0, r4, lsr r6
    94fc:	andeq	r9, r0, r4, asr #12
    9500:	andeq	r9, r0, r4, asr r6
    9504:	andeq	r9, r0, r4, lsl #12
    9508:	andeq	r9, r0, r4, lsl r6
    950c:	andeq	r9, r0, r0, ror r5
    9510:	andeq	r9, r0, r8, ror #10
    9514:	andeq	r9, r0, r8, ror #10
    9518:	subs	r5, r1, #1
    951c:	add	r6, r0, #8
    9520:	bpl	9534 <fputs@plt+0x60c>
    9524:	movw	r1, #40300	; 0x9d6c
    9528:	mov	r0, #99	; 0x63
    952c:	movt	r1, #1
    9530:	bl	17618 <fputs@plt+0xe6f0>
    9534:	ldr	r3, [r4, #8]
    9538:	mov	r0, r6
    953c:	mov	r1, r5
    9540:	ldrb	r4, [r3, r5]
    9544:	bl	19984 <_ZdlPv@@Base+0x780>
    9548:	cmp	r4, #10
    954c:	mov	r0, r4
    9550:	movweq	r3, #40996	; 0xa024
    9554:	movteq	r3, #2
    9558:	ldreq	r2, [r3]
    955c:	addeq	r2, r2, #1
    9560:	streq	r2, [r3]
    9564:	pop	{r4, r5, r6, pc}
    9568:	mvn	r0, #0
    956c:	pop	{r4, r5, r6, pc}
    9570:	mov	r3, #1
    9574:	mov	r0, #97	; 0x61
    9578:	str	r3, [r4, #4]
    957c:	pop	{r4, r5, r6, pc}
    9580:	ldr	r0, [r4]
    9584:	bl	8d90 <_IO_getc@plt>
    9588:	cmp	r0, #46	; 0x2e
    958c:	mov	r6, r0
    9590:	beq	96cc <fputs@plt+0x7a4>
    9594:	cmn	r0, #1
    9598:	beq	9698 <fputs@plt+0x770>
    959c:	cmp	r0, #10
    95a0:	beq	96fc <fputs@plt+0x7d4>
    95a4:	cmp	r0, #0
    95a8:	str	r5, [r4, #4]
    95ac:	bne	95fc <fputs@plt+0x6d4>
    95b0:	movw	r1, #40880	; 0x9fb0
    95b4:	movt	r1, #2
    95b8:	movw	r0, #40268	; 0x9d4c
    95bc:	movt	r0, #1
    95c0:	mov	r2, r1
    95c4:	mov	r3, r1
    95c8:	bl	17f20 <fputs@plt+0xeff8>
    95cc:	b	94dc <fputs@plt+0x5b4>
    95d0:	ldr	r0, [r4]
    95d4:	bl	8d90 <_IO_getc@plt>
    95d8:	cmp	r0, #92	; 0x5c
    95dc:	mov	r6, r0
    95e0:	beq	9664 <fputs@plt+0x73c>
    95e4:	cmn	r6, #1
    95e8:	beq	9698 <fputs@plt+0x770>
    95ec:	cmp	r6, #10
    95f0:	beq	9714 <fputs@plt+0x7ec>
    95f4:	cmp	r6, #0
    95f8:	beq	95b0 <fputs@plt+0x688>
    95fc:	mov	r0, r6
    9600:	pop	{r4, r5, r6, pc}
    9604:	mov	r3, #7
    9608:	mov	r0, #40	; 0x28
    960c:	str	r3, [r4, #4]
    9610:	pop	{r4, r5, r6, pc}
    9614:	mov	r3, #8
    9618:	mov	r0, #51	; 0x33
    961c:	str	r3, [r4, #4]
    9620:	pop	{r4, r5, r6, pc}
    9624:	mov	r3, #1
    9628:	mov	r0, #84	; 0x54
    962c:	str	r3, [r4, #4]
    9630:	pop	{r4, r5, r6, pc}
    9634:	mov	r3, #4
    9638:	mov	r0, #84	; 0x54
    963c:	str	r3, [r4, #4]
    9640:	pop	{r4, r5, r6, pc}
    9644:	mov	r3, #1
    9648:	mov	r0, #69	; 0x45
    964c:	str	r3, [r4, #4]
    9650:	pop	{r4, r5, r6, pc}
    9654:	mov	r3, #6
    9658:	mov	r0, #42	; 0x2a
    965c:	str	r3, [r4, #4]
    9660:	pop	{r4, r5, r6, pc}
    9664:	ldr	r0, [r4]
    9668:	bl	8d90 <_IO_getc@plt>
    966c:	cmp	r0, #10
    9670:	beq	9738 <fputs@plt+0x810>
    9674:	cmp	r0, #97	; 0x61
    9678:	beq	96a8 <fputs@plt+0x780>
    967c:	cmn	r0, #1
    9680:	bne	968c <fputs@plt+0x764>
    9684:	mov	r0, #92	; 0x5c
    9688:	pop	{r4, r5, r6, pc}
    968c:	ldr	r1, [r4]
    9690:	bl	8dc0 <ungetc@plt>
    9694:	b	9684 <fputs@plt+0x75c>
    9698:	mov	r3, #10
    969c:	mvn	r0, #0
    96a0:	str	r3, [r4, #4]
    96a4:	pop	{r4, r5, r6, pc}
    96a8:	movw	r3, #29016	; 0x7158
    96ac:	movt	r3, #2
    96b0:	ldr	r3, [r3]
    96b4:	cmp	r3, #0
    96b8:	beq	968c <fputs@plt+0x764>
    96bc:	mov	r3, #5
    96c0:	mov	r0, r6
    96c4:	str	r3, [r4, #4]
    96c8:	pop	{r4, r5, r6, pc}
    96cc:	ldr	r0, [r4]
    96d0:	bl	8d90 <_IO_getc@plt>
    96d4:	cmp	r0, #84	; 0x54
    96d8:	beq	9748 <fputs@plt+0x820>
    96dc:	cmn	r0, #1
    96e0:	beq	96ec <fputs@plt+0x7c4>
    96e4:	ldr	r1, [r4]
    96e8:	bl	8dc0 <ungetc@plt>
    96ec:	mov	r3, #1
    96f0:	mov	r0, #46	; 0x2e
    96f4:	str	r3, [r4, #4]
    96f8:	pop	{r4, r5, r6, pc}
    96fc:	movw	r3, #40996	; 0xa024
    9700:	movt	r3, #2
    9704:	ldr	r2, [r3]
    9708:	add	r2, r2, #1
    970c:	str	r2, [r3]
    9710:	pop	{r4, r5, r6, pc}
    9714:	movw	r3, #40996	; 0xa024
    9718:	movt	r3, #2
    971c:	mov	r1, #0
    9720:	mov	r0, r6
    9724:	ldr	r2, [r3]
    9728:	str	r1, [r4, #4]
    972c:	add	r2, r2, #1
    9730:	str	r2, [r3]
    9734:	pop	{r4, r5, r6, pc}
    9738:	ldr	r0, [r4]
    973c:	bl	8d90 <_IO_getc@plt>
    9740:	mov	r6, r0
    9744:	b	95e4 <fputs@plt+0x6bc>
    9748:	ldr	r0, [r4]
    974c:	bl	8d90 <_IO_getc@plt>
    9750:	cmp	r0, #69	; 0x45
    9754:	beq	9778 <fputs@plt+0x850>
    9758:	cmn	r0, #1
    975c:	beq	9768 <fputs@plt+0x840>
    9760:	ldr	r1, [r4]
    9764:	bl	8dc0 <ungetc@plt>
    9768:	mov	r3, #2
    976c:	mov	r0, #46	; 0x2e
    9770:	str	r3, [r4, #4]
    9774:	pop	{r4, r5, r6, pc}
    9778:	movw	r3, #29016	; 0x7158
    977c:	movt	r3, #2
    9780:	ldr	r3, [r3]
    9784:	cmp	r3, #0
    9788:	bne	97c8 <fputs@plt+0x8a0>
    978c:	ldr	r0, [r4]
    9790:	bl	8d90 <_IO_getc@plt>
    9794:	cmn	r0, #1
    9798:	mov	r5, r0
    979c:	beq	97c8 <fputs@plt+0x8a0>
    97a0:	ldr	r1, [r4]
    97a4:	bl	8dc0 <ungetc@plt>
    97a8:	cmp	r5, #32
    97ac:	beq	97c8 <fputs@plt+0x8a0>
    97b0:	cmp	r5, #10
    97b4:	beq	97c8 <fputs@plt+0x8a0>
    97b8:	mov	r3, #3
    97bc:	mov	r0, r6
    97c0:	str	r3, [r4, #4]
    97c4:	pop	{r4, r5, r6, pc}
    97c8:	mov	r3, #9
    97cc:	mvn	r0, #0
    97d0:	str	r3, [r4, #4]
    97d4:	pop	{r4, r5, r6, pc}
    97d8:	mov	r1, #9
    97dc:	mov	r2, #46	; 0x2e
    97e0:	strb	r1, [r0, #10]
    97e4:	strb	r2, [r0, #11]
    97e8:	mov	r2, #0
    97ec:	str	r2, [r0]
    97f0:	str	r2, [r0, #4]
    97f4:	strb	r2, [r0, #9]
    97f8:	strb	r2, [r0, #8]
    97fc:	bx	lr
    9800:	push	{r4}		; (str r4, [sp, #-4]!)
    9804:	movw	r2, #37536	; 0x92a0
    9808:	ldrb	r3, [r0]
    980c:	movt	r2, #2
    9810:	ldrb	ip, [r1]
    9814:	ldrb	r4, [r2, r3]
    9818:	ldrb	ip, [r2, ip]
    981c:	cmp	r4, ip
    9820:	beq	9840 <fputs@plt+0x918>
    9824:	b	9854 <fputs@plt+0x92c>
    9828:	ldrb	r3, [r0, #1]!
    982c:	ldrb	ip, [r1, #1]!
    9830:	ldrb	r4, [r2, r3]
    9834:	ldrb	ip, [r2, ip]
    9838:	cmp	r4, ip
    983c:	bne	9854 <fputs@plt+0x92c>
    9840:	cmp	r3, #0
    9844:	bne	9828 <fputs@plt+0x900>
    9848:	mov	r0, #1
    984c:	pop	{r4}		; (ldr r4, [sp], #4)
    9850:	bx	lr
    9854:	mov	r0, #0
    9858:	pop	{r4}		; (ldr r4, [sp], #4)
    985c:	bx	lr
    9860:	movw	r1, #28944	; 0x7110
    9864:	movt	r1, #2
    9868:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    986c:	sub	sp, sp, #60	; 0x3c
    9870:	ldr	r3, [r1]
    9874:	mov	r5, r0
    9878:	mov	r0, #12
    987c:	str	r1, [sp, #4]
    9880:	mov	r4, #0
    9884:	str	r3, [sp, #52]	; 0x34
    9888:	bl	191b4 <_Znwj@@Base>
    988c:	mov	r2, #9
    9890:	mov	r3, #46	; 0x2e
    9894:	mov	r6, r4
    9898:	mov	sl, r0
    989c:	add	r0, sp, #20
    98a0:	strb	r2, [sl, #10]
    98a4:	strb	r3, [sl, #11]
    98a8:	str	r4, [sl]
    98ac:	str	r4, [sl, #4]
    98b0:	strb	r4, [sl, #9]
    98b4:	strb	r4, [sl, #8]
    98b8:	bl	192f4 <_ZdlPv@@Base+0xf0>
    98bc:	b	98d0 <fputs@plt+0x9a8>
    98c0:	ldr	r2, [sp, #20]
    98c4:	add	r1, r3, #1
    98c8:	str	r1, [sp, #24]
    98cc:	strb	r4, [r2, r3]
    98d0:	mov	r0, r5
    98d4:	bl	94c4 <fputs@plt+0x59c>
    98d8:	cmn	r0, #1
    98dc:	beq	9930 <fputs@plt+0xa08>
    98e0:	cmp	r0, #10
    98e4:	beq	9994 <fputs@plt+0xa6c>
    98e8:	cmp	r0, #40	; 0x28
    98ec:	addeq	r6, r6, #1
    98f0:	beq	990c <fputs@plt+0x9e4>
    98f4:	cmp	r0, #41	; 0x29
    98f8:	subeq	r6, r6, #1
    98fc:	beq	990c <fputs@plt+0x9e4>
    9900:	cmp	r6, #0
    9904:	cmpeq	r0, #59	; 0x3b
    9908:	beq	99e0 <fputs@plt+0xab8>
    990c:	ldr	r3, [sp, #24]
    9910:	uxtb	r4, r0
    9914:	ldr	r2, [sp, #28]
    9918:	cmp	r3, r2
    991c:	blt	98c0 <fputs@plt+0x998>
    9920:	add	r0, sp, #20
    9924:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    9928:	ldr	r3, [sp, #24]
    992c:	b	98c0 <fputs@plt+0x998>
    9930:	ldr	r4, [sp, #24]
    9934:	b	9964 <fputs@plt+0xa3c>
    9938:	ldr	r3, [sp, #24]
    993c:	cmp	r4, r3
    9940:	blt	9954 <fputs@plt+0xa2c>
    9944:	movw	r1, #40300	; 0x9d6c
    9948:	mov	r0, #99	; 0x63
    994c:	movt	r1, #1
    9950:	bl	17618 <fputs@plt+0xe6f0>
    9954:	ldr	r3, [sp, #20]
    9958:	mov	r0, r5
    995c:	ldrb	r1, [r3, r4]
    9960:	bl	9458 <fputs@plt+0x530>
    9964:	subs	r4, r4, #1
    9968:	bpl	9938 <fputs@plt+0xa10>
    996c:	add	r0, sp, #20
    9970:	bl	19458 <_ZdlPv@@Base+0x254>
    9974:	ldr	r1, [sp, #4]
    9978:	ldr	r2, [sp, #52]	; 0x34
    997c:	mov	r0, sl
    9980:	ldr	r3, [r1]
    9984:	cmp	r2, r3
    9988:	bne	a3d0 <fputs@plt+0x14a8>
    998c:	add	sp, sp, #60	; 0x3c
    9990:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9994:	mov	r1, r0
    9998:	mov	r0, r5
    999c:	bl	9458 <fputs@plt+0x530>
    99a0:	ldr	r4, [sp, #24]
    99a4:	b	99d4 <fputs@plt+0xaac>
    99a8:	ldr	r3, [sp, #24]
    99ac:	cmp	r4, r3
    99b0:	blt	99c4 <fputs@plt+0xa9c>
    99b4:	movw	r1, #40300	; 0x9d6c
    99b8:	mov	r0, #99	; 0x63
    99bc:	movt	r1, #1
    99c0:	bl	17618 <fputs@plt+0xe6f0>
    99c4:	ldr	r3, [sp, #20]
    99c8:	mov	r0, r5
    99cc:	ldrb	r1, [r3, r4]
    99d0:	bl	9458 <fputs@plt+0x530>
    99d4:	subs	r4, r4, #1
    99d8:	bpl	99a8 <fputs@plt+0xa80>
    99dc:	b	996c <fputs@plt+0xa44>
    99e0:	ldr	r3, [sp, #24]
    99e4:	ldr	r2, [sp, #28]
    99e8:	cmp	r3, r2
    99ec:	bge	9dc8 <fputs@plt+0xea0>
    99f0:	ldr	r2, [sp, #20]
    99f4:	add	r0, r3, #1
    99f8:	mov	r1, #0
    99fc:	str	r0, [sp, #24]
    9a00:	strb	r1, [r2, r3]
    9a04:	ldr	r3, [sp, #24]
    9a08:	cmp	r3, r1
    9a0c:	beq	996c <fputs@plt+0xa44>
    9a10:	ble	a230 <fputs@plt+0x1308>
    9a14:	ldr	r8, [sp, #20]
    9a18:	movw	r6, #40620	; 0x9eac
    9a1c:	movw	r7, #39084	; 0x98ac
    9a20:	movw	r5, #37536	; 0x92a0
    9a24:	movt	r6, #2
    9a28:	movt	r7, #2
    9a2c:	movt	r5, #2
    9a30:	ldrb	r3, [r8]
    9a34:	ldrb	r2, [r6, r3]
    9a38:	cmp	r2, #0
    9a3c:	bne	9a5c <fputs@plt+0xb34>
    9a40:	cmp	r3, #0
    9a44:	beq	996c <fputs@plt+0xa44>
    9a48:	add	r8, r8, #1
    9a4c:	ldrb	r3, [r8]
    9a50:	ldrb	r2, [r6, r3]
    9a54:	cmp	r2, #0
    9a58:	beq	9a40 <fputs@plt+0xb18>
    9a5c:	cmp	r3, #0
    9a60:	beq	996c <fputs@plt+0xa44>
    9a64:	add	r2, r8, #1
    9a68:	mov	r4, r2
    9a6c:	add	r2, r2, #1
    9a70:	ldrb	r3, [r4]
    9a74:	ldrb	r1, [r6, r3]
    9a78:	cmp	r1, #0
    9a7c:	bne	9a68 <fputs@plt+0xb40>
    9a80:	cmp	r3, #0
    9a84:	cmpne	r3, #40	; 0x28
    9a88:	strbne	r1, [r4]
    9a8c:	movne	r4, r2
    9a90:	ldrb	r2, [r4]
    9a94:	ldrb	r3, [r7, r2]
    9a98:	cmp	r3, #0
    9a9c:	beq	9ab8 <fputs@plt+0xb90>
    9aa0:	add	r3, r4, #1
    9aa4:	mov	r4, r3
    9aa8:	ldrb	r2, [r3], #1
    9aac:	ldrb	r1, [r7, r2]
    9ab0:	cmp	r1, #0
    9ab4:	bne	9aa4 <fputs@plt+0xb7c>
    9ab8:	cmp	r2, #40	; 0x28
    9abc:	beq	9dd8 <fputs@plt+0xeb0>
    9ac0:	ldrb	r3, [r8]
    9ac4:	cmp	r3, #0
    9ac8:	movne	fp, #0
    9acc:	beq	9dc0 <fputs@plt+0xe98>
    9ad0:	ldrb	r9, [r5, r3]
    9ad4:	movw	r3, #37536	; 0x92a0
    9ad8:	ldrb	r2, [r5, #116]	; 0x74
    9adc:	movt	r3, #2
    9ae0:	cmp	r2, r9
    9ae4:	bne	9b20 <fputs@plt+0xbf8>
    9ae8:	movw	r1, #40376	; 0x9db8
    9aec:	mov	r0, r8
    9af0:	movt	r1, #1
    9af4:	b	9b00 <fputs@plt+0xbd8>
    9af8:	cmp	r2, #0
    9afc:	beq	9e58 <fputs@plt+0xf30>
    9b00:	ldrb	r2, [r0, #1]!
    9b04:	movw	r3, #37536	; 0x92a0
    9b08:	ldrb	ip, [r1, #1]!
    9b0c:	movt	r3, #2
    9b10:	ldrb	lr, [r5, r2]
    9b14:	ldrb	ip, [r5, ip]
    9b18:	cmp	lr, ip
    9b1c:	beq	9af8 <fputs@plt+0xbd0>
    9b20:	ldrb	r3, [r3, #108]	; 0x6c
    9b24:	cmp	r3, r9
    9b28:	bne	9ea4 <fputs@plt+0xf7c>
    9b2c:	movw	r1, #41208	; 0xa0f8
    9b30:	mov	r0, r8
    9b34:	movt	r1, #1
    9b38:	b	9b44 <fputs@plt+0xc1c>
    9b3c:	cmp	r2, #0
    9b40:	beq	a060 <fputs@plt+0x1138>
    9b44:	ldrb	r2, [r0, #1]!
    9b48:	movw	r3, #37536	; 0x92a0
    9b4c:	ldrb	ip, [r1, #1]!
    9b50:	movt	r3, #2
    9b54:	ldrb	lr, [r5, r2]
    9b58:	ldrb	ip, [r5, ip]
    9b5c:	cmp	lr, ip
    9b60:	beq	9b3c <fputs@plt+0xc14>
    9b64:	ldrb	r3, [r3, #100]	; 0x64
    9b68:	cmp	r3, r9
    9b6c:	str	r3, [sp, #8]
    9b70:	beq	9eb4 <fputs@plt+0xf8c>
    9b74:	ldrb	r3, [r5, #99]	; 0x63
    9b78:	cmp	r3, r9
    9b7c:	bne	9ef8 <fputs@plt+0xfd0>
    9b80:	movw	r2, #41228	; 0xa10c
    9b84:	mov	r1, r8
    9b88:	movt	r2, #1
    9b8c:	b	9b98 <fputs@plt+0xc70>
    9b90:	cmp	r3, #0
    9b94:	beq	a164 <fputs@plt+0x123c>
    9b98:	ldrb	r3, [r1, #1]!
    9b9c:	ldrb	r0, [r2, #1]!
    9ba0:	ldrb	ip, [r5, r3]
    9ba4:	ldrb	r0, [r5, r0]
    9ba8:	cmp	ip, r0
    9bac:	beq	9b90 <fputs@plt+0xc68>
    9bb0:	movw	r1, #41236	; 0xa114
    9bb4:	mov	r0, r8
    9bb8:	movt	r1, #1
    9bbc:	b	9bc8 <fputs@plt+0xca0>
    9bc0:	cmp	r2, #0
    9bc4:	beq	a164 <fputs@plt+0x123c>
    9bc8:	ldrb	r2, [r0, #1]!
    9bcc:	movw	r3, #37536	; 0x92a0
    9bd0:	ldrb	ip, [r1, #1]!
    9bd4:	movt	r3, #2
    9bd8:	ldrb	lr, [r5, r2]
    9bdc:	ldrb	ip, [r5, ip]
    9be0:	cmp	lr, ip
    9be4:	beq	9bc0 <fputs@plt+0xc98>
    9be8:	ldrb	r3, [r3, #101]	; 0x65
    9bec:	cmp	r3, r9
    9bf0:	str	r3, [sp, #12]
    9bf4:	beq	9f08 <fputs@plt+0xfe0>
    9bf8:	ldrb	r3, [r5, #98]	; 0x62
    9bfc:	cmp	r3, r9
    9c00:	bne	9f4c <fputs@plt+0x1024>
    9c04:	movw	r1, #41252	; 0xa124
    9c08:	mov	r0, r8
    9c0c:	movt	r1, #1
    9c10:	b	9c1c <fputs@plt+0xcf4>
    9c14:	cmp	r2, #0
    9c18:	beq	a244 <fputs@plt+0x131c>
    9c1c:	ldrb	r2, [r0, #1]!
    9c20:	movw	r3, #37536	; 0x92a0
    9c24:	ldrb	ip, [r1, #1]!
    9c28:	movt	r3, #2
    9c2c:	ldrb	lr, [r5, r2]
    9c30:	ldrb	ip, [r5, ip]
    9c34:	cmp	lr, ip
    9c38:	beq	9c14 <fputs@plt+0xcec>
    9c3c:	ldrb	r3, [r3, #102]	; 0x66
    9c40:	cmp	r3, r9
    9c44:	beq	9f58 <fputs@plt+0x1030>
    9c48:	ldr	r1, [sp, #8]
    9c4c:	cmp	r1, r9
    9c50:	bne	9f94 <fputs@plt+0x106c>
    9c54:	movw	r2, #41264	; 0xa130
    9c58:	mov	r1, r8
    9c5c:	movt	r2, #1
    9c60:	b	9c6c <fputs@plt+0xd44>
    9c64:	cmp	r3, #0
    9c68:	beq	a27c <fputs@plt+0x1354>
    9c6c:	ldrb	r3, [r1, #1]!
    9c70:	ldrb	r0, [r2, #1]!
    9c74:	ldrb	ip, [r5, r3]
    9c78:	ldrb	r0, [r5, r0]
    9c7c:	cmp	ip, r0
    9c80:	beq	9c64 <fputs@plt+0xd3c>
    9c84:	ldr	r3, [sp, #8]
    9c88:	cmp	r3, r9
    9c8c:	bne	9f94 <fputs@plt+0x106c>
    9c90:	movw	r3, #41276	; 0xa13c
    9c94:	mov	r1, r8
    9c98:	movt	r3, #1
    9c9c:	b	9ca8 <fputs@plt+0xd80>
    9ca0:	cmp	r2, #0
    9ca4:	beq	a27c <fputs@plt+0x1354>
    9ca8:	ldrb	r2, [r1, #1]!
    9cac:	movw	lr, #37536	; 0x92a0
    9cb0:	ldrb	r0, [r3, #1]!
    9cb4:	movt	lr, #2
    9cb8:	ldrb	ip, [r5, r2]
    9cbc:	ldrb	r0, [r5, r0]
    9cc0:	cmp	ip, r0
    9cc4:	beq	9ca0 <fputs@plt+0xd78>
    9cc8:	ldrb	r3, [lr, #97]	; 0x61
    9ccc:	ldr	r1, [sp, #8]
    9cd0:	cmp	r3, r1
    9cd4:	beq	9fa0 <fputs@plt+0x1078>
    9cd8:	ldrb	lr, [r5, #110]	; 0x6e
    9cdc:	cmp	lr, r9
    9ce0:	bne	9fe4 <fputs@plt+0x10bc>
    9ce4:	movw	r3, #41296	; 0xa150
    9ce8:	mov	ip, r8
    9cec:	movt	r3, #1
    9cf0:	b	9cfc <fputs@plt+0xdd4>
    9cf4:	cmp	r2, #0
    9cf8:	beq	a30c <fputs@plt+0x13e4>
    9cfc:	ldrb	r2, [ip, #1]!
    9d00:	ldrb	r1, [r3, #1]!
    9d04:	ldrb	r0, [r5, r2]
    9d08:	ldrb	r1, [r5, r1]
    9d0c:	cmp	r0, r1
    9d10:	beq	9cf4 <fputs@plt+0xdcc>
    9d14:	cmp	lr, r9
    9d18:	bne	9fe4 <fputs@plt+0x10bc>
    9d1c:	movw	r3, #41304	; 0xa158
    9d20:	mov	ip, r8
    9d24:	movt	r3, #1
    9d28:	b	9d34 <fputs@plt+0xe0c>
    9d2c:	cmp	r2, #0
    9d30:	beq	a3d4 <fputs@plt+0x14ac>
    9d34:	ldrb	r2, [ip, #1]!
    9d38:	ldrb	r1, [r3, #1]!
    9d3c:	ldrb	r0, [r5, r2]
    9d40:	ldrb	r1, [r5, r1]
    9d44:	cmp	r0, r1
    9d48:	beq	9d2c <fputs@plt+0xe04>
    9d4c:	movw	r3, #41316	; 0xa164
    9d50:	mov	ip, r8
    9d54:	movt	r3, #1
    9d58:	b	9d64 <fputs@plt+0xe3c>
    9d5c:	cmp	r2, #0
    9d60:	beq	a40c <fputs@plt+0x14e4>
    9d64:	ldrb	r2, [ip, #1]!
    9d68:	ldrb	r1, [r3, #1]!
    9d6c:	ldrb	r0, [r5, r2]
    9d70:	ldrb	r1, [r5, r1]
    9d74:	cmp	r0, r1
    9d78:	beq	9d5c <fputs@plt+0xe34>
    9d7c:	ldr	r2, [sp, #8]
    9d80:	cmp	lr, r2
    9d84:	beq	9ff0 <fputs@plt+0x10c8>
    9d88:	ldr	r1, [sp, #12]
    9d8c:	cmp	r1, r9
    9d90:	beq	a02c <fputs@plt+0x1104>
    9d94:	add	r9, sp, #32
    9d98:	mov	r1, r8
    9d9c:	mov	r0, r9
    9da0:	bl	17a7c <fputs@plt+0xeb54>
    9da4:	movw	r2, #40880	; 0x9fb0
    9da8:	movt	r2, #2
    9dac:	movw	r0, #41176	; 0xa0d8
    9db0:	mov	r1, r9
    9db4:	mov	r3, r2
    9db8:	movt	r0, #1
    9dbc:	bl	17f20 <fputs@plt+0xeff8>
    9dc0:	mov	r8, r4
    9dc4:	b	9a30 <fputs@plt+0xb08>
    9dc8:	add	r0, sp, #20
    9dcc:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    9dd0:	ldr	r3, [sp, #24]
    9dd4:	b	99f0 <fputs@plt+0xac8>
    9dd8:	ldrb	r3, [r4, #1]
    9ddc:	mov	r2, #0
    9de0:	add	fp, r4, #1
    9de4:	strb	r2, [r4]
    9de8:	cmp	r3, r2
    9dec:	cmpne	r3, #41	; 0x29
    9df0:	beq	a19c <fputs@plt+0x1274>
    9df4:	add	r4, r4, #2
    9df8:	mov	r9, r4
    9dfc:	ldrb	r3, [r4], #1
    9e00:	cmp	r3, #0
    9e04:	cmpne	r3, #41	; 0x29
    9e08:	bne	9df8 <fputs@plt+0xed0>
    9e0c:	cmp	r3, #0
    9e10:	addne	r4, r9, #1
    9e14:	movne	r3, #0
    9e18:	strbne	r3, [r9]
    9e1c:	beq	a0b8 <fputs@plt+0x1190>
    9e20:	ldrb	r3, [r8]
    9e24:	cmp	r3, #0
    9e28:	bne	9ad0 <fputs@plt+0xba8>
    9e2c:	cmp	fp, #0
    9e30:	beq	9dc0 <fputs@plt+0xe98>
    9e34:	movw	r1, #40880	; 0x9fb0
    9e38:	movt	r1, #2
    9e3c:	movw	r0, #40380	; 0x9dbc
    9e40:	movt	r0, #1
    9e44:	mov	r2, r1
    9e48:	mov	r3, r1
    9e4c:	bl	17f20 <fputs@plt+0xeff8>
    9e50:	mov	r8, r4
    9e54:	b	9a30 <fputs@plt+0xb08>
    9e58:	cmp	fp, #0
    9e5c:	beq	a1c4 <fputs@plt+0x129c>
    9e60:	ldrb	r3, [fp]
    9e64:	cmp	r3, #0
    9e68:	beq	9e80 <fputs@plt+0xf58>
    9e6c:	ldrb	r2, [fp, #1]
    9e70:	cmp	r2, #0
    9e74:	strbeq	r3, [sl, #10]
    9e78:	moveq	r8, r4
    9e7c:	beq	9a30 <fputs@plt+0xb08>
    9e80:	movw	r1, #40880	; 0x9fb0
    9e84:	movt	r1, #2
    9e88:	movw	r0, #40452	; 0x9e04
    9e8c:	movt	r0, #1
    9e90:	mov	r2, r1
    9e94:	mov	r3, r1
    9e98:	bl	17f20 <fputs@plt+0xeff8>
    9e9c:	mov	r8, r4
    9ea0:	b	9a30 <fputs@plt+0xb08>
    9ea4:	ldrb	r2, [r5, #100]	; 0x64
    9ea8:	cmp	r2, r9
    9eac:	str	r2, [sp, #8]
    9eb0:	bne	9b74 <fputs@plt+0xc4c>
    9eb4:	movw	r1, #41220	; 0xa104
    9eb8:	mov	r0, r8
    9ebc:	movt	r1, #1
    9ec0:	b	9ecc <fputs@plt+0xfa4>
    9ec4:	cmp	r2, #0
    9ec8:	beq	a0dc <fputs@plt+0x11b4>
    9ecc:	ldrb	r2, [r0, #1]!
    9ed0:	movw	r3, #37536	; 0x92a0
    9ed4:	ldrb	ip, [r1, #1]!
    9ed8:	movt	r3, #2
    9edc:	ldrb	lr, [r5, r2]
    9ee0:	ldrb	ip, [r5, ip]
    9ee4:	cmp	lr, ip
    9ee8:	beq	9ec4 <fputs@plt+0xf9c>
    9eec:	ldrb	r3, [r3, #99]	; 0x63
    9ef0:	cmp	r3, r9
    9ef4:	beq	9b80 <fputs@plt+0xc58>
    9ef8:	ldrb	r3, [r5, #101]	; 0x65
    9efc:	cmp	r3, r9
    9f00:	str	r3, [sp, #12]
    9f04:	bne	9bf8 <fputs@plt+0xcd0>
    9f08:	movw	r1, #41244	; 0xa11c
    9f0c:	mov	r0, r8
    9f10:	movt	r1, #1
    9f14:	b	9f20 <fputs@plt+0xff8>
    9f18:	cmp	r2, #0
    9f1c:	beq	a1e4 <fputs@plt+0x12bc>
    9f20:	ldrb	r2, [r0, #1]!
    9f24:	movw	r3, #37536	; 0x92a0
    9f28:	ldrb	ip, [r1, #1]!
    9f2c:	movt	r3, #2
    9f30:	ldrb	lr, [r5, r2]
    9f34:	ldrb	ip, [r5, ip]
    9f38:	cmp	lr, ip
    9f3c:	beq	9f18 <fputs@plt+0xff0>
    9f40:	ldrb	r3, [r3, #98]	; 0x62
    9f44:	cmp	r3, r9
    9f48:	beq	9c04 <fputs@plt+0xcdc>
    9f4c:	ldrb	r3, [r5, #102]	; 0x66
    9f50:	cmp	r3, r9
    9f54:	bne	9c48 <fputs@plt+0xd20>
    9f58:	movw	r2, #41256	; 0xa128
    9f5c:	mov	r1, r8
    9f60:	movt	r2, #1
    9f64:	b	9f70 <fputs@plt+0x1048>
    9f68:	cmp	r3, #0
    9f6c:	beq	a244 <fputs@plt+0x131c>
    9f70:	ldrb	r3, [r1, #1]!
    9f74:	ldrb	r0, [r2, #1]!
    9f78:	ldrb	ip, [r5, r3]
    9f7c:	ldrb	r0, [r5, r0]
    9f80:	cmp	ip, r0
    9f84:	beq	9f68 <fputs@plt+0x1040>
    9f88:	ldr	r2, [sp, #8]
    9f8c:	cmp	r2, r9
    9f90:	beq	9c54 <fputs@plt+0xd2c>
    9f94:	ldrb	r3, [r5, #97]	; 0x61
    9f98:	cmp	r3, r9
    9f9c:	bne	9cd8 <fputs@plt+0xdb0>
    9fa0:	movw	r3, #41288	; 0xa148
    9fa4:	mov	r1, r8
    9fa8:	movt	r3, #1
    9fac:	b	9fb8 <fputs@plt+0x1090>
    9fb0:	cmp	r2, #0
    9fb4:	beq	a2d4 <fputs@plt+0x13ac>
    9fb8:	ldrb	r2, [r1, #1]!
    9fbc:	movw	lr, #37536	; 0x92a0
    9fc0:	ldrb	r0, [r3, #1]!
    9fc4:	movt	lr, #2
    9fc8:	ldrb	ip, [r5, r2]
    9fcc:	ldrb	r0, [r5, r0]
    9fd0:	cmp	ip, r0
    9fd4:	beq	9fb0 <fputs@plt+0x1088>
    9fd8:	ldrb	lr, [lr, #110]	; 0x6e
    9fdc:	cmp	lr, r9
    9fe0:	beq	9ce4 <fputs@plt+0xdbc>
    9fe4:	ldr	r2, [sp, #8]
    9fe8:	cmp	r2, r9
    9fec:	bne	9d88 <fputs@plt+0xe60>
    9ff0:	movw	r3, #41324	; 0xa16c
    9ff4:	mov	r2, r8
    9ff8:	movt	r3, #1
    9ffc:	b	a008 <fputs@plt+0x10e0>
    a000:	cmp	r1, #0
    a004:	beq	a344 <fputs@plt+0x141c>
    a008:	ldrb	r1, [r2, #1]!
    a00c:	ldrb	r0, [r3, #1]!
    a010:	ldrb	ip, [r5, r1]
    a014:	ldrb	r0, [r5, r0]
    a018:	cmp	ip, r0
    a01c:	beq	a000 <fputs@plt+0x10d8>
    a020:	ldr	r3, [sp, #12]
    a024:	cmp	r3, r9
    a028:	bne	9d94 <fputs@plt+0xe6c>
    a02c:	movw	r3, #41340	; 0xa17c
    a030:	mov	r2, r8
    a034:	movt	r3, #1
    a038:	b	a044 <fputs@plt+0x111c>
    a03c:	cmp	r1, #0
    a040:	beq	a3b0 <fputs@plt+0x1488>
    a044:	ldrb	r1, [r2, #1]!
    a048:	ldrb	r0, [r3, #1]!
    a04c:	ldrb	ip, [r5, r1]
    a050:	ldrb	r0, [r5, r0]
    a054:	cmp	ip, r0
    a058:	beq	a03c <fputs@plt+0x1114>
    a05c:	b	9d94 <fputs@plt+0xe6c>
    a060:	cmp	fp, #0
    a064:	beq	a1a4 <fputs@plt+0x127c>
    a068:	movw	r1, #45448	; 0xb188
    a06c:	mov	r0, fp
    a070:	movt	r1, #1
    a074:	add	r2, sl, #4
    a078:	bl	8e08 <sscanf@plt>
    a07c:	cmp	r0, #1
    a080:	beq	a12c <fputs@plt+0x1204>
    a084:	add	r9, sp, #32
    a088:	mov	r1, fp
    a08c:	mov	r0, r9
    a090:	bl	17a7c <fputs@plt+0xeb54>
    a094:	movw	r2, #40880	; 0x9fb0
    a098:	movt	r2, #2
    a09c:	movw	r0, #40556	; 0x9e6c
    a0a0:	mov	r1, r9
    a0a4:	mov	r3, r2
    a0a8:	movt	r0, #1
    a0ac:	bl	17f20 <fputs@plt+0xeff8>
    a0b0:	mov	r8, r4
    a0b4:	b	9a30 <fputs@plt+0xb08>
    a0b8:	movw	r1, #40880	; 0x9fb0
    a0bc:	movt	r1, #2
    a0c0:	movw	r0, #40364	; 0x9dac
    a0c4:	movt	r0, #1
    a0c8:	mov	r2, r1
    a0cc:	mov	r3, r1
    a0d0:	bl	17f20 <fputs@plt+0xeff8>
    a0d4:	mov	r4, r9
    a0d8:	b	9e20 <fputs@plt+0xef8>
    a0dc:	cmp	fp, #0
    a0e0:	beq	a2b4 <fputs@plt+0x138c>
    a0e4:	ldrb	r3, [fp]
    a0e8:	cmp	r3, #0
    a0ec:	beq	a108 <fputs@plt+0x11e0>
    a0f0:	ldrb	r2, [fp, #1]
    a0f4:	cmp	r2, #0
    a0f8:	beq	a108 <fputs@plt+0x11e0>
    a0fc:	ldrb	r2, [fp, #2]
    a100:	cmp	r2, #0
    a104:	beq	a21c <fputs@plt+0x12f4>
    a108:	movw	r1, #40880	; 0x9fb0
    a10c:	movt	r1, #2
    a110:	movw	r0, #40652	; 0x9ecc
    a114:	movt	r0, #1
    a118:	mov	r2, r1
    a11c:	mov	r3, r1
    a120:	bl	17f20 <fputs@plt+0xeff8>
    a124:	mov	r8, r4
    a128:	b	9a30 <fputs@plt+0xb08>
    a12c:	ldr	r3, [sl, #4]
    a130:	cmp	r3, #0
    a134:	bgt	9dc0 <fputs@plt+0xe98>
    a138:	movw	r1, #40880	; 0x9fb0
    a13c:	movt	r1, #2
    a140:	movw	r0, #40576	; 0x9e80
    a144:	movt	r0, #1
    a148:	mov	r2, r1
    a14c:	mov	r3, r1
    a150:	bl	17f20 <fputs@plt+0xeff8>
    a154:	mov	r3, #0
    a158:	mov	r8, r4
    a15c:	str	r3, [sl, #4]
    a160:	b	9a30 <fputs@plt+0xb08>
    a164:	cmp	fp, #0
    a168:	beq	a188 <fputs@plt+0x1260>
    a16c:	movw	r1, #40880	; 0x9fb0
    a170:	movt	r1, #2
    a174:	movw	r0, #40704	; 0x9f00
    a178:	movt	r0, #1
    a17c:	mov	r2, r1
    a180:	mov	r3, r1
    a184:	bl	17f20 <fputs@plt+0xeff8>
    a188:	ldr	r3, [sl]
    a18c:	mov	r8, r4
    a190:	orr	r3, r3, #1
    a194:	str	r3, [sl]
    a198:	b	9a30 <fputs@plt+0xb08>
    a19c:	mov	r9, fp
    a1a0:	b	9e0c <fputs@plt+0xee4>
    a1a4:	movw	r1, #40880	; 0x9fb0
    a1a8:	movt	r1, #2
    a1ac:	movw	r0, #40504	; 0x9e38
    a1b0:	movt	r0, #1
    a1b4:	mov	r2, r1
    a1b8:	mov	r3, r1
    a1bc:	bl	17f20 <fputs@plt+0xeff8>
    a1c0:	b	9dc0 <fputs@plt+0xe98>
    a1c4:	movw	r1, #40880	; 0x9fb0
    a1c8:	movt	r1, #2
    a1cc:	movw	r0, #40404	; 0x9dd4
    a1d0:	movt	r0, #1
    a1d4:	mov	r2, r1
    a1d8:	mov	r3, r1
    a1dc:	bl	17f20 <fputs@plt+0xeff8>
    a1e0:	b	9dc0 <fputs@plt+0xe98>
    a1e4:	cmp	fp, #0
    a1e8:	beq	a208 <fputs@plt+0x12e0>
    a1ec:	movw	r1, #40880	; 0x9fb0
    a1f0:	movt	r1, #2
    a1f4:	movw	r0, #40748	; 0x9f2c
    a1f8:	movt	r0, #1
    a1fc:	mov	r2, r1
    a200:	mov	r3, r1
    a204:	bl	17f20 <fputs@plt+0xeff8>
    a208:	ldr	r3, [sl]
    a20c:	mov	r8, r4
    a210:	orr	r3, r3, #2
    a214:	str	r3, [sl]
    a218:	b	9a30 <fputs@plt+0xb08>
    a21c:	strb	r3, [sl, #8]
    a220:	mov	r8, r4
    a224:	ldrb	r3, [fp, #1]
    a228:	strb	r3, [sl, #9]
    a22c:	b	9a30 <fputs@plt+0xb08>
    a230:	movw	r1, #40300	; 0x9d6c
    a234:	mov	r0, #99	; 0x63
    a238:	movt	r1, #1
    a23c:	bl	17618 <fputs@plt+0xe6f0>
    a240:	b	9a14 <fputs@plt+0xaec>
    a244:	cmp	fp, #0
    a248:	beq	a268 <fputs@plt+0x1340>
    a24c:	movw	r1, #40880	; 0x9fb0
    a250:	movt	r1, #2
    a254:	movw	r0, #40792	; 0x9f58
    a258:	movt	r0, #1
    a25c:	mov	r2, r1
    a260:	mov	r3, r1
    a264:	bl	17f20 <fputs@plt+0xeff8>
    a268:	ldr	r3, [sl]
    a26c:	mov	r8, r4
    a270:	orr	r3, r3, #4
    a274:	str	r3, [sl]
    a278:	b	9a30 <fputs@plt+0xb08>
    a27c:	cmp	fp, #0
    a280:	beq	a2a0 <fputs@plt+0x1378>
    a284:	movw	r1, #40880	; 0x9fb0
    a288:	movt	r1, #2
    a28c:	movw	r0, #40832	; 0x9f80
    a290:	movt	r0, #1
    a294:	mov	r2, r1
    a298:	mov	r3, r1
    a29c:	bl	17f20 <fputs@plt+0xeff8>
    a2a0:	ldr	r3, [sl]
    a2a4:	mov	r8, r4
    a2a8:	orr	r3, r3, #16
    a2ac:	str	r3, [sl]
    a2b0:	b	9a30 <fputs@plt+0xb08>
    a2b4:	movw	r1, #40880	; 0x9fb0
    a2b8:	movt	r1, #2
    a2bc:	movw	r0, #40604	; 0x9e9c
    a2c0:	movt	r0, #1
    a2c4:	mov	r2, r1
    a2c8:	mov	r3, r1
    a2cc:	bl	17f20 <fputs@plt+0xeff8>
    a2d0:	b	9dc0 <fputs@plt+0xe98>
    a2d4:	cmp	fp, #0
    a2d8:	beq	a2f8 <fputs@plt+0x13d0>
    a2dc:	movw	r1, #40880	; 0x9fb0
    a2e0:	movt	r1, #2
    a2e4:	movw	r0, #40880	; 0x9fb0
    a2e8:	movt	r0, #1
    a2ec:	mov	r2, r1
    a2f0:	mov	r3, r1
    a2f4:	bl	17f20 <fputs@plt+0xeff8>
    a2f8:	ldr	r3, [sl]
    a2fc:	mov	r8, r4
    a300:	orr	r3, r3, #8
    a304:	str	r3, [sl]
    a308:	b	9a30 <fputs@plt+0xb08>
    a30c:	cmp	fp, #0
    a310:	beq	a330 <fputs@plt+0x1408>
    a314:	movw	r1, #40880	; 0x9fb0
    a318:	movt	r1, #2
    a31c:	movw	r0, #40924	; 0x9fdc
    a320:	movt	r0, #1
    a324:	mov	r2, r1
    a328:	mov	r3, r1
    a32c:	bl	17f20 <fputs@plt+0xeff8>
    a330:	ldr	r3, [sl]
    a334:	mov	r8, r4
    a338:	orr	r3, r3, #32
    a33c:	str	r3, [sl]
    a340:	b	9a30 <fputs@plt+0xb08>
    a344:	cmp	fp, #0
    a348:	beq	a384 <fputs@plt+0x145c>
    a34c:	ldrb	r3, [fp]
    a350:	cmp	r3, #0
    a354:	beq	a364 <fputs@plt+0x143c>
    a358:	ldrb	r2, [fp, #1]
    a35c:	cmp	r2, #0
    a360:	beq	a3a4 <fputs@plt+0x147c>
    a364:	movw	r1, #40880	; 0x9fb0
    a368:	movt	r1, #2
    a36c:	movw	r0, #41112	; 0xa098
    a370:	movt	r0, #1
    a374:	mov	r2, r1
    a378:	mov	r3, r1
    a37c:	bl	17f20 <fputs@plt+0xeff8>
    a380:	b	9dc0 <fputs@plt+0xe98>
    a384:	movw	r1, #40880	; 0x9fb0
    a388:	movt	r1, #2
    a38c:	movw	r0, #41056	; 0xa060
    a390:	movt	r0, #1
    a394:	mov	r2, r1
    a398:	mov	r3, r1
    a39c:	bl	17f20 <fputs@plt+0xeff8>
    a3a0:	b	9dc0 <fputs@plt+0xe98>
    a3a4:	strb	r3, [sl, #11]
    a3a8:	mov	r8, r4
    a3ac:	b	9a30 <fputs@plt+0xb08>
    a3b0:	ldr	r3, [sl]
    a3b4:	mov	r8, r4
    a3b8:	orr	r3, r3, #-2147483648	; 0x80000000
    a3bc:	str	r3, [sl]
    a3c0:	b	9a30 <fputs@plt+0xb08>
    a3c4:	add	r0, sp, #20
    a3c8:	bl	19458 <_ZdlPv@@Base+0x254>
    a3cc:	bl	8db4 <__cxa_end_cleanup@plt>
    a3d0:	bl	8e74 <__stack_chk_fail@plt>
    a3d4:	cmp	fp, #0
    a3d8:	beq	a3f8 <fputs@plt+0x14d0>
    a3dc:	movw	r1, #40880	; 0x9fb0
    a3e0:	movt	r1, #2
    a3e4:	movw	r0, #40968	; 0xa008
    a3e8:	movt	r0, #1
    a3ec:	mov	r2, r1
    a3f0:	mov	r3, r1
    a3f4:	bl	17f20 <fputs@plt+0xeff8>
    a3f8:	ldr	r3, [sl]
    a3fc:	mov	r8, r4
    a400:	orr	r3, r3, #64	; 0x40
    a404:	str	r3, [sl]
    a408:	b	9a30 <fputs@plt+0xb08>
    a40c:	cmp	fp, #0
    a410:	beq	a430 <fputs@plt+0x1508>
    a414:	movw	r1, #40880	; 0x9fb0
    a418:	movt	r1, #2
    a41c:	movw	r0, #41012	; 0xa034
    a420:	movt	r0, #1
    a424:	mov	r2, r1
    a428:	mov	r3, r1
    a42c:	bl	17f20 <fputs@plt+0xeff8>
    a430:	ldr	r3, [sl]
    a434:	mov	r8, r4
    a438:	orr	r3, r3, #128	; 0x80
    a43c:	str	r3, [sl]
    a440:	b	9a30 <fputs@plt+0xb08>
    a444:	push	{r3, r4, r5, lr}
    a448:	add	r5, r0, #8
    a44c:	mov	r4, r0
    a450:	mov	r0, r5
    a454:	bl	192f4 <_ZdlPv@@Base+0xf0>
    a458:	add	r0, r4, #20
    a45c:	bl	192f4 <_ZdlPv@@Base+0xf0>
    a460:	mov	r3, #0
    a464:	mov	r0, r4
    a468:	str	r3, [r4, #32]
    a46c:	strb	r3, [r4, #36]	; 0x24
    a470:	strb	r3, [r4, #37]	; 0x25
    a474:	strh	r3, [r4, #6]
    a478:	strh	r3, [r4, #4]
    a47c:	strh	r3, [r4, #2]
    a480:	strh	r3, [r4]
    a484:	pop	{r3, r4, r5, pc}
    a488:	mov	r0, r5
    a48c:	bl	19458 <_ZdlPv@@Base+0x254>
    a490:	bl	8db4 <__cxa_end_cleanup@plt>
    a494:	push	{r4, lr}
    a498:	mov	r4, r0
    a49c:	add	r0, r0, #20
    a4a0:	bl	19458 <_ZdlPv@@Base+0x254>
    a4a4:	add	r0, r4, #8
    a4a8:	bl	19458 <_ZdlPv@@Base+0x254>
    a4ac:	mov	r0, r4
    a4b0:	pop	{r4, pc}
    a4b4:	add	r0, r4, #8
    a4b8:	bl	19458 <_ZdlPv@@Base+0x254>
    a4bc:	bl	8db4 <__cxa_end_cleanup@plt>
    a4c0:	push	{r4, lr}
    a4c4:	mov	r4, r0
    a4c8:	bl	a444 <fputs@plt+0x151c>
    a4cc:	mov	r3, #0
    a4d0:	mov	r0, r4
    a4d4:	str	r3, [r4, #40]	; 0x28
    a4d8:	pop	{r4, pc}
    a4dc:	push	{r3, r4, r5, lr}
    a4e0:	mov	r4, r0
    a4e4:	mov	r5, r1
    a4e8:	bl	a444 <fputs@plt+0x151c>
    a4ec:	str	r5, [r4, #40]	; 0x28
    a4f0:	mov	r0, r4
    a4f4:	pop	{r3, r4, r5, pc}
    a4f8:	push	{r3, r4, r5, lr}
    a4fc:	mov	r4, r0
    a500:	ldr	r3, [r0, #40]	; 0x28
    a504:	cmp	r3, #8
    a508:	ldrls	pc, [pc, r3, lsl #2]
    a50c:	b	a818 <fputs@plt+0x18f0>
    a510:	ldrdeq	sl, [r0], -r0
    a514:	ldrdeq	sl, [r0], -r0
    a518:	andeq	sl, r0, r0, lsr #15
    a51c:			; <UNDEFINED> instruction: 0x0000a7b8
    a520:	andeq	sl, r0, r0, asr #14
    a524:	andeq	sl, r0, r8, asr r7
    a528:	andeq	sl, r0, r0, ror r7
    a52c:	andeq	sl, r0, r8, lsl #15
    a530:	andeq	sl, r0, r4, lsr r5
    a534:	movw	r3, #29008	; 0x7150
    a538:	movt	r3, #2
    a53c:	mov	r0, #61	; 0x3d
    a540:	ldr	r1, [r3]
    a544:	bl	8eec <_IO_putc@plt>
    a548:	ldrsh	r3, [r4, #2]
    a54c:	cmp	r3, #0
    a550:	bne	a5f0 <fputs@plt+0x16c8>
    a554:	ldrsh	r3, [r4, #6]
    a558:	cmp	r3, #0
    a55c:	bne	a644 <fputs@plt+0x171c>
    a560:	ldr	r3, [r4, #12]
    a564:	cmp	r3, #0
    a568:	bne	a698 <fputs@plt+0x1770>
    a56c:	ldr	r3, [r4, #24]
    a570:	cmp	r3, #0
    a574:	bne	a6d0 <fputs@plt+0x17a8>
    a578:	ldr	r3, [r4, #32]
    a57c:	cmp	r3, #1
    a580:	beq	a708 <fputs@plt+0x17e0>
    a584:	cmp	r3, #2
    a588:	bne	a5a0 <fputs@plt+0x1678>
    a58c:	movw	r3, #29008	; 0x7150
    a590:	movt	r3, #2
    a594:	mov	r0, #100	; 0x64
    a598:	ldr	r1, [r3]
    a59c:	bl	8eec <_IO_putc@plt>
    a5a0:	ldrb	r3, [r4, #36]	; 0x24
    a5a4:	cmp	r3, #0
    a5a8:	bne	a728 <fputs@plt+0x1800>
    a5ac:	ldrb	r3, [r4, #37]	; 0x25
    a5b0:	cmp	r3, #0
    a5b4:	popeq	{r3, r4, r5, pc}
    a5b8:	movw	r3, #29008	; 0x7150
    a5bc:	movt	r3, #2
    a5c0:	mov	r0, #117	; 0x75
    a5c4:	ldr	r1, [r3]
    a5c8:	pop	{r3, r4, r5, lr}
    a5cc:	b	8eec <_IO_putc@plt>
    a5d0:	movw	r3, #29008	; 0x7150
    a5d4:	movt	r3, #2
    a5d8:	mov	r0, #108	; 0x6c
    a5dc:	ldr	r1, [r3]
    a5e0:	bl	8eec <_IO_putc@plt>
    a5e4:	ldrsh	r3, [r4, #2]
    a5e8:	cmp	r3, #0
    a5ec:	beq	a554 <fputs@plt+0x162c>
    a5f0:	movw	r5, #29008	; 0x7150
    a5f4:	movt	r5, #2
    a5f8:	mov	r0, #112	; 0x70
    a5fc:	ldr	r1, [r5]
    a600:	bl	8eec <_IO_putc@plt>
    a604:	ldrh	r3, [r4]
    a608:	sxth	r2, r3
    a60c:	cmp	r2, #0
    a610:	ble	a800 <fputs@plt+0x18d8>
    a614:	mov	r0, #43	; 0x2b
    a618:	ldr	r1, [r5]
    a61c:	bl	8eec <_IO_putc@plt>
    a620:	ldrsh	r3, [r4, #2]
    a624:	movw	r2, #41356	; 0xa18c
    a628:	ldr	r0, [r5]
    a62c:	mov	r1, #1
    a630:	movt	r2, #1
    a634:	bl	8e80 <__fprintf_chk@plt>
    a638:	ldrsh	r3, [r4, #6]
    a63c:	cmp	r3, #0
    a640:	beq	a560 <fputs@plt+0x1638>
    a644:	movw	r5, #29008	; 0x7150
    a648:	movt	r5, #2
    a64c:	mov	r0, #118	; 0x76
    a650:	ldr	r1, [r5]
    a654:	bl	8eec <_IO_putc@plt>
    a658:	ldrh	r3, [r4, #4]
    a65c:	sxth	r2, r3
    a660:	cmp	r2, #0
    a664:	ble	a7e8 <fputs@plt+0x18c0>
    a668:	mov	r0, #43	; 0x2b
    a66c:	ldr	r1, [r5]
    a670:	bl	8eec <_IO_putc@plt>
    a674:	ldrsh	r3, [r4, #6]
    a678:	movw	r2, #41356	; 0xa18c
    a67c:	ldr	r0, [r5]
    a680:	mov	r1, #1
    a684:	movt	r2, #1
    a688:	bl	8e80 <__fprintf_chk@plt>
    a68c:	ldr	r3, [r4, #12]
    a690:	cmp	r3, #0
    a694:	beq	a56c <fputs@plt+0x1644>
    a698:	movw	r5, #29008	; 0x7150
    a69c:	movt	r5, #2
    a6a0:	mov	r0, #102	; 0x66
    a6a4:	ldr	r1, [r5]
    a6a8:	bl	8eec <_IO_putc@plt>
    a6ac:	ldr	r1, [r5]
    a6b0:	add	r0, r4, #8
    a6b4:	bl	19ba4 <_ZdlPv@@Base+0x9a0>
    a6b8:	ldr	r1, [r5]
    a6bc:	mov	r0, #32
    a6c0:	bl	8eec <_IO_putc@plt>
    a6c4:	ldr	r3, [r4, #24]
    a6c8:	cmp	r3, #0
    a6cc:	beq	a578 <fputs@plt+0x1650>
    a6d0:	movw	r5, #29008	; 0x7150
    a6d4:	movt	r5, #2
    a6d8:	mov	r0, #109	; 0x6d
    a6dc:	ldr	r1, [r5]
    a6e0:	bl	8eec <_IO_putc@plt>
    a6e4:	ldr	r1, [r5]
    a6e8:	add	r0, r4, #20
    a6ec:	bl	19ba4 <_ZdlPv@@Base+0x9a0>
    a6f0:	ldr	r1, [r5]
    a6f4:	mov	r0, #32
    a6f8:	bl	8eec <_IO_putc@plt>
    a6fc:	ldr	r3, [r4, #32]
    a700:	cmp	r3, #1
    a704:	bne	a584 <fputs@plt+0x165c>
    a708:	movw	r3, #29008	; 0x7150
    a70c:	movt	r3, #2
    a710:	mov	r0, #116	; 0x74
    a714:	ldr	r1, [r3]
    a718:	bl	8eec <_IO_putc@plt>
    a71c:	ldrb	r3, [r4, #36]	; 0x24
    a720:	cmp	r3, #0
    a724:	beq	a5ac <fputs@plt+0x1684>
    a728:	movw	r3, #29008	; 0x7150
    a72c:	movt	r3, #2
    a730:	mov	r0, #122	; 0x7a
    a734:	ldr	r1, [r3]
    a738:	bl	8eec <_IO_putc@plt>
    a73c:	b	a5ac <fputs@plt+0x1684>
    a740:	movw	r3, #29008	; 0x7150
    a744:	movt	r3, #2
    a748:	mov	r0, #97	; 0x61
    a74c:	ldr	r1, [r3]
    a750:	bl	8eec <_IO_putc@plt>
    a754:	b	a548 <fputs@plt+0x1620>
    a758:	movw	r3, #29008	; 0x7150
    a75c:	movt	r3, #2
    a760:	mov	r0, #115	; 0x73
    a764:	ldr	r1, [r3]
    a768:	bl	8eec <_IO_putc@plt>
    a76c:	b	a548 <fputs@plt+0x1620>
    a770:	movw	r3, #29008	; 0x7150
    a774:	movt	r3, #2
    a778:	mov	r0, #94	; 0x5e
    a77c:	ldr	r1, [r3]
    a780:	bl	8eec <_IO_putc@plt>
    a784:	b	a548 <fputs@plt+0x1620>
    a788:	movw	r3, #29008	; 0x7150
    a78c:	movt	r3, #2
    a790:	mov	r0, #95	; 0x5f
    a794:	ldr	r1, [r3]
    a798:	bl	8eec <_IO_putc@plt>
    a79c:	b	a548 <fputs@plt+0x1620>
    a7a0:	movw	r3, #29008	; 0x7150
    a7a4:	movt	r3, #2
    a7a8:	mov	r0, #114	; 0x72
    a7ac:	ldr	r1, [r3]
    a7b0:	bl	8eec <_IO_putc@plt>
    a7b4:	b	a548 <fputs@plt+0x1620>
    a7b8:	movw	r3, #29008	; 0x7150
    a7bc:	movt	r3, #2
    a7c0:	mov	r0, #110	; 0x6e
    a7c4:	ldr	r1, [r3]
    a7c8:	bl	8eec <_IO_putc@plt>
    a7cc:	b	a548 <fputs@plt+0x1620>
    a7d0:	movw	r3, #29008	; 0x7150
    a7d4:	movt	r3, #2
    a7d8:	mov	r0, #99	; 0x63
    a7dc:	ldr	r1, [r3]
    a7e0:	bl	8eec <_IO_putc@plt>
    a7e4:	b	a548 <fputs@plt+0x1620>
    a7e8:	cmp	r3, #0
    a7ec:	beq	a674 <fputs@plt+0x174c>
    a7f0:	ldr	r1, [r5]
    a7f4:	mov	r0, #45	; 0x2d
    a7f8:	bl	8eec <_IO_putc@plt>
    a7fc:	b	a674 <fputs@plt+0x174c>
    a800:	cmp	r3, #0
    a804:	beq	a620 <fputs@plt+0x16f8>
    a808:	ldr	r1, [r5]
    a80c:	mov	r0, #45	; 0x2d
    a810:	bl	8eec <_IO_putc@plt>
    a814:	b	a620 <fputs@plt+0x16f8>
    a818:	movw	r1, #40256	; 0x9d40
    a81c:	movw	r0, #579	; 0x243
    a820:	movt	r1, #1
    a824:	bl	17618 <fputs@plt+0xe6f0>
    a828:	b	a548 <fputs@plt+0x1620>
    a82c:	cmp	r2, #1
    a830:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a834:	mov	r7, r0
    a838:	stm	r0, {r1, r2}
    a83c:	ble	aa54 <fputs@plt+0x1b2c>
    a840:	sub	r2, r2, #1
    a844:	cmp	r2, #532676608	; 0x1fc00000
    a848:	lslls	r0, r2, #2
    a84c:	mvnhi	r0, #0
    a850:	bl	8e50 <_Znaj@plt>
    a854:	ldr	r6, [r7, #4]
    a858:	cmp	r6, #1
    a85c:	suble	r4, r6, #1
    a860:	str	r0, [r7, #8]
    a864:	ble	a88c <fputs@plt+0x1964>
    a868:	sub	r2, r0, #4
    a86c:	mov	r3, #0
    a870:	mvn	r1, #0
    a874:	str	r1, [r2, #4]!
    a878:	add	r3, r3, #1
    a87c:	ldr	r6, [r7, #4]
    a880:	sub	r4, r6, #1
    a884:	cmp	r4, r3
    a888:	bgt	a874 <fputs@plt+0x194c>
    a88c:	cmp	r6, #178257920	; 0xaa00000
    a890:	addls	r0, r6, r6, lsl #1
    a894:	mvnhi	r0, #0
    a898:	lslls	r0, r0, #2
    a89c:	addls	r0, r0, #8
    a8a0:	bl	8e50 <_Znaj@plt>
    a8a4:	cmn	r4, #1
    a8a8:	mov	r3, #12
    a8ac:	add	r8, r0, #8
    a8b0:	mov	r9, r0
    a8b4:	str	r6, [r0, #4]
    a8b8:	str	r3, [r0]
    a8bc:	movne	r5, r8
    a8c0:	beq	a8dc <fputs@plt+0x19b4>
    a8c4:	mov	r0, r5
    a8c8:	bl	192f4 <_ZdlPv@@Base+0xf0>
    a8cc:	sub	r4, r4, #1
    a8d0:	add	r5, r5, #12
    a8d4:	cmn	r4, #1
    a8d8:	bne	a8c4 <fputs@plt+0x199c>
    a8dc:	str	r8, [r7, #12]
    a8e0:	ldr	r0, [r7, #4]
    a8e4:	bl	8e50 <_Znaj@plt>
    a8e8:	str	r0, [r7, #16]
    a8ec:	ldr	r0, [r7, #4]
    a8f0:	bl	8e50 <_Znaj@plt>
    a8f4:	ldr	r3, [r7, #4]
    a8f8:	cmp	r3, #0
    a8fc:	movgt	r3, #0
    a900:	movgt	r2, r3
    a904:	str	r0, [r7, #20]
    a908:	ble	a92c <fputs@plt+0x1a04>
    a90c:	ldr	r1, [r7, #16]
    a910:	strb	r2, [r1, r3]
    a914:	ldr	r1, [r7, #20]
    a918:	strb	r2, [r1, r3]
    a91c:	add	r3, r3, #1
    a920:	ldr	r1, [r7, #4]
    a924:	cmp	r1, r3
    a928:	bgt	a90c <fputs@plt+0x19e4>
    a92c:	ldr	r3, [r7]
    a930:	cmp	r3, #532676608	; 0x1fc00000
    a934:	mvnhi	r0, #0
    a938:	lslls	r0, r3, #2
    a93c:	bl	8e50 <_Znaj@plt>
    a940:	ldr	r3, [r7]
    a944:	cmp	r3, #0
    a948:	str	r0, [r7, #24]
    a94c:	ble	a9cc <fputs@plt+0x1aa4>
    a950:	mov	r9, #0
    a954:	mov	r6, r9
    a958:	ldr	r8, [r7, #4]
    a95c:	cmp	r8, #48758784	; 0x2e80000
    a960:	sub	r5, r8, #1
    a964:	movls	r3, #44	; 0x2c
    a968:	mvnhi	r0, #0
    a96c:	mulls	r0, r3, r8
    a970:	addls	r0, r0, #8
    a974:	bl	8e50 <_Znaj@plt>
    a978:	cmn	r5, #1
    a97c:	mov	r3, #44	; 0x2c
    a980:	add	fp, r0, #8
    a984:	mov	sl, r0
    a988:	str	r3, [r0]
    a98c:	str	r8, [r0, #4]
    a990:	movne	r4, fp
    a994:	beq	a9b4 <fputs@plt+0x1a8c>
    a998:	mov	r0, r4
    a99c:	bl	a444 <fputs@plt+0x151c>
    a9a0:	sub	r5, r5, #1
    a9a4:	str	r6, [r4, #40]	; 0x28
    a9a8:	cmn	r5, #1
    a9ac:	add	r4, r4, #44	; 0x2c
    a9b0:	bne	a998 <fputs@plt+0x1a70>
    a9b4:	ldr	r2, [r7, #24]
    a9b8:	ldr	r3, [r7]
    a9bc:	str	fp, [r2, r9, lsl #2]
    a9c0:	add	r9, r9, #1
    a9c4:	cmp	r3, r9
    a9c8:	bgt	a958 <fputs@plt+0x1a30>
    a9cc:	cmp	r3, #532676608	; 0x1fc00000
    a9d0:	lslls	r0, r3, #2
    a9d4:	mvnhi	r0, #0
    a9d8:	bl	8e50 <_Znaj@plt>
    a9dc:	ldr	r3, [r7]
    a9e0:	cmp	r3, #0
    a9e4:	str	r0, [r7, #28]
    a9e8:	ble	aa4c <fputs@plt+0x1b24>
    a9ec:	ldr	r2, [r7, #4]
    a9f0:	mov	r6, #0
    a9f4:	mov	r8, r0
    a9f8:	mov	r5, r6
    a9fc:	add	r0, r2, #1
    aa00:	lsl	r4, r6, #2
    aa04:	bl	8e50 <_Znaj@plt>
    aa08:	ldr	r2, [r7, #4]
    aa0c:	cmp	r2, #0
    aa10:	movge	r3, #0
    aa14:	str	r0, [r8, r6, lsl #2]
    aa18:	blt	aa38 <fputs@plt+0x1b10>
    aa1c:	ldr	r2, [r7, #28]
    aa20:	ldr	r2, [r2, r4]
    aa24:	strb	r5, [r2, r3]
    aa28:	add	r3, r3, #1
    aa2c:	ldr	r2, [r7, #4]
    aa30:	cmp	r2, r3
    aa34:	bge	aa1c <fputs@plt+0x1af4>
    aa38:	ldr	r3, [r7]
    aa3c:	add	r6, r6, #1
    aa40:	cmp	r3, r6
    aa44:	ldrgt	r8, [r7, #28]
    aa48:	bgt	a9fc <fputs@plt+0x1ad4>
    aa4c:	mov	r0, r7
    aa50:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    aa54:	mov	r3, #0
    aa58:	mov	r6, r2
    aa5c:	sub	r4, r2, #1
    aa60:	str	r3, [r0, #8]
    aa64:	b	a88c <fputs@plt+0x1964>
    aa68:	cmp	fp, #0
    aa6c:	beq	aa9c <fputs@plt+0x1b74>
    aa70:	rsb	r5, r5, r8
    aa74:	mov	r4, #44	; 0x2c
    aa78:	mla	r4, r4, r5, fp
    aa7c:	sub	r4, r4, #44	; 0x2c
    aa80:	cmp	fp, r4
    aa84:	beq	aa9c <fputs@plt+0x1b74>
    aa88:	sub	r4, r4, #44	; 0x2c
    aa8c:	mov	r0, r4
    aa90:	bl	a494 <fputs@plt+0x156c>
    aa94:	cmp	fp, r4
    aa98:	bne	aa88 <fputs@plt+0x1b60>
    aa9c:	mov	r0, sl
    aaa0:	bl	8e98 <_ZdaPv@plt>
    aaa4:	bl	8db4 <__cxa_end_cleanup@plt>
    aaa8:	cmp	r8, #0
    aaac:	beq	aadc <fputs@plt+0x1bb4>
    aab0:	rsb	r4, r4, r6
    aab4:	add	r4, r4, r4, lsl #1
    aab8:	add	r4, r8, r4, lsl #2
    aabc:	sub	r4, r4, #12
    aac0:	cmp	r8, r4
    aac4:	beq	aadc <fputs@plt+0x1bb4>
    aac8:	sub	r4, r4, #12
    aacc:	mov	r0, r4
    aad0:	bl	19458 <_ZdlPv@@Base+0x254>
    aad4:	cmp	r8, r4
    aad8:	bne	aac8 <fputs@plt+0x1ba0>
    aadc:	mov	r0, r9
    aae0:	bl	8e98 <_ZdaPv@plt>
    aae4:	bl	8db4 <__cxa_end_cleanup@plt>
    aae8:	ldr	r3, [r0]
    aaec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    aaf0:	add	r3, r1, r3
    aaf4:	cmp	r3, #532676608	; 0x1fc00000
    aaf8:	sub	sp, sp, #12
    aafc:	mov	r7, r0
    ab00:	ldr	r4, [r0, #28]
    ab04:	lslls	r0, r3, #2
    ab08:	mvnhi	r0, #0
    ab0c:	str	r1, [sp, #4]
    ab10:	bl	8e50 <_Znaj@plt>
    ab14:	ldr	r1, [r7]
    ab18:	cmp	r1, #0
    ab1c:	lslgt	lr, r1, #2
    ab20:	movgt	r3, #0
    ab24:	str	r0, [r7, #28]
    ab28:	movgt	ip, r0
    ab2c:	bgt	ab38 <fputs@plt+0x1c10>
    ab30:	b	ab4c <fputs@plt+0x1c24>
    ab34:	ldr	ip, [r7, #28]
    ab38:	ldr	r2, [r4, r3]
    ab3c:	str	r2, [ip, r3]
    ab40:	add	r3, r3, #4
    ab44:	cmp	r3, lr
    ab48:	bne	ab34 <fputs@plt+0x1c0c>
    ab4c:	cmp	r4, #0
    ab50:	beq	ab60 <fputs@plt+0x1c38>
    ab54:	mov	r0, r4
    ab58:	bl	8e98 <_ZdaPv@plt>
    ab5c:	ldr	r1, [r7]
    ab60:	ldr	r0, [sp, #4]
    ab64:	cmp	r0, #0
    ab68:	ble	abd8 <fputs@plt+0x1cb0>
    ab6c:	ldr	r2, [r7, #4]
    ab70:	mov	r4, #0
    ab74:	mov	r5, r4
    ab78:	add	r0, r2, #1
    ab7c:	add	r8, r4, r1
    ab80:	ldr	r6, [r7, #28]
    ab84:	bl	8e50 <_Znaj@plt>
    ab88:	ldr	r2, [r7, #4]
    ab8c:	cmp	r2, #0
    ab90:	movge	r3, #0
    ab94:	str	r0, [r6, r8, lsl #2]
    ab98:	blt	abc0 <fputs@plt+0x1c98>
    ab9c:	ldr	r1, [r7]
    aba0:	ldr	r2, [r7, #28]
    aba4:	add	r1, r4, r1
    aba8:	ldr	r2, [r2, r1, lsl #2]
    abac:	strb	r5, [r2, r3]
    abb0:	add	r3, r3, #1
    abb4:	ldr	r2, [r7, #4]
    abb8:	cmp	r2, r3
    abbc:	bge	ab9c <fputs@plt+0x1c74>
    abc0:	ldr	r3, [sp, #4]
    abc4:	add	r4, r4, #1
    abc8:	cmp	r4, r3
    abcc:	ldrne	r1, [r7]
    abd0:	bne	ab78 <fputs@plt+0x1c50>
    abd4:	ldr	r1, [r7]
    abd8:	ldr	r0, [sp, #4]
    abdc:	ldr	r4, [r7, #24]
    abe0:	add	r1, r0, r1
    abe4:	cmp	r1, #532676608	; 0x1fc00000
    abe8:	lslls	r0, r1, #2
    abec:	mvnhi	r0, #0
    abf0:	bl	8e50 <_Znaj@plt>
    abf4:	ldr	ip, [r7]
    abf8:	cmp	ip, #0
    abfc:	lslgt	ip, ip, #2
    ac00:	movgt	r3, #0
    ac04:	str	r0, [r7, #24]
    ac08:	movgt	r1, r0
    ac0c:	bgt	ac18 <fputs@plt+0x1cf0>
    ac10:	b	ac2c <fputs@plt+0x1d04>
    ac14:	ldr	r1, [r7, #24]
    ac18:	ldr	r2, [r4, r3]
    ac1c:	str	r2, [r1, r3]
    ac20:	add	r3, r3, #4
    ac24:	cmp	r3, ip
    ac28:	bne	ac14 <fputs@plt+0x1cec>
    ac2c:	cmp	r4, #0
    ac30:	beq	ac3c <fputs@plt+0x1d14>
    ac34:	mov	r0, r4
    ac38:	bl	8e98 <_ZdaPv@plt>
    ac3c:	ldr	r2, [sp, #4]
    ac40:	cmp	r2, #0
    ac44:	ldrle	r3, [r7]
    ac48:	ble	acd0 <fputs@plt+0x1da8>
    ac4c:	mov	r9, #0
    ac50:	mov	r6, r9
    ac54:	ldr	r8, [r7, #4]
    ac58:	cmp	r8, #48758784	; 0x2e80000
    ac5c:	sub	r5, r8, #1
    ac60:	movls	r3, #44	; 0x2c
    ac64:	mvnhi	r0, #0
    ac68:	mulls	r0, r3, r8
    ac6c:	addls	r0, r0, #8
    ac70:	bl	8e50 <_Znaj@plt>
    ac74:	cmn	r5, #1
    ac78:	mov	sl, r0
    ac7c:	add	fp, sl, #8
    ac80:	mov	r0, #44	; 0x2c
    ac84:	str	r8, [sl, #4]
    ac88:	str	r0, [sl]
    ac8c:	movne	r4, fp
    ac90:	beq	acb0 <fputs@plt+0x1d88>
    ac94:	mov	r0, r4
    ac98:	bl	a444 <fputs@plt+0x151c>
    ac9c:	sub	r5, r5, #1
    aca0:	str	r6, [r4, #40]	; 0x28
    aca4:	cmn	r5, #1
    aca8:	add	r4, r4, #44	; 0x2c
    acac:	bne	ac94 <fputs@plt+0x1d6c>
    acb0:	ldr	r3, [r7]
    acb4:	ldr	r0, [sp, #4]
    acb8:	add	r1, r3, r9
    acbc:	ldr	r2, [r7, #24]
    acc0:	add	r9, r9, #1
    acc4:	cmp	r9, r0
    acc8:	str	fp, [r2, r1, lsl #2]
    accc:	bne	ac54 <fputs@plt+0x1d2c>
    acd0:	ldr	r2, [sp, #4]
    acd4:	add	r3, r2, r3
    acd8:	str	r3, [r7]
    acdc:	add	sp, sp, #12
    ace0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ace4:	cmp	fp, #0
    ace8:	beq	ad18 <fputs@plt+0x1df0>
    acec:	rsb	r5, r5, r8
    acf0:	mov	r4, #44	; 0x2c
    acf4:	mla	r4, r4, r5, fp
    acf8:	sub	r4, r4, #44	; 0x2c
    acfc:	cmp	fp, r4
    ad00:	beq	ad18 <fputs@plt+0x1df0>
    ad04:	sub	r4, r4, #44	; 0x2c
    ad08:	mov	r0, r4
    ad0c:	bl	a494 <fputs@plt+0x156c>
    ad10:	cmp	fp, r4
    ad14:	bne	ad04 <fputs@plt+0x1ddc>
    ad18:	mov	r0, sl
    ad1c:	bl	8e98 <_ZdaPv@plt>
    ad20:	bl	8db4 <__cxa_end_cleanup@plt>
    ad24:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    ad28:	mov	r9, r0
    ad2c:	ldr	r0, [r0, #8]
    ad30:	cmp	r0, #0
    ad34:	beq	ad3c <fputs@plt+0x1e14>
    ad38:	bl	8e98 <_ZdaPv@plt>
    ad3c:	ldr	r0, [r9, #12]
    ad40:	cmp	r0, #0
    ad44:	beq	ad84 <fputs@plt+0x1e5c>
    ad48:	ldr	r4, [r0, #-4]
    ad4c:	add	r4, r4, r4, lsl #1
    ad50:	add	r4, r0, r4, lsl #2
    ad54:	cmp	r0, r4
    ad58:	beq	ad7c <fputs@plt+0x1e54>
    ad5c:	sub	r4, r4, #12
    ad60:	mov	r0, r4
    ad64:	mov	r5, r4
    ad68:	bl	19458 <_ZdlPv@@Base+0x254>
    ad6c:	ldr	r0, [r9, #12]
    ad70:	cmp	r0, r4
    ad74:	sub	r4, r4, #12
    ad78:	bne	ad60 <fputs@plt+0x1e38>
    ad7c:	sub	r0, r0, #8
    ad80:	bl	8e98 <_ZdaPv@plt>
    ad84:	ldr	r0, [r9, #16]
    ad88:	cmp	r0, #0
    ad8c:	beq	ad94 <fputs@plt+0x1e6c>
    ad90:	bl	8e98 <_ZdaPv@plt>
    ad94:	ldr	r0, [r9, #20]
    ad98:	cmp	r0, #0
    ad9c:	beq	ada4 <fputs@plt+0x1e7c>
    ada0:	bl	8e98 <_ZdaPv@plt>
    ada4:	ldr	r3, [r9]
    ada8:	cmp	r3, #0
    adac:	movgt	r7, #0
    adb0:	movgt	r8, #44	; 0x2c
    adb4:	ble	ae2c <fputs@plt+0x1f04>
    adb8:	ldr	r3, [r9, #28]
    adbc:	lsl	r6, r7, #2
    adc0:	ldr	r0, [r3, r7, lsl #2]
    adc4:	cmp	r0, #0
    adc8:	beq	add0 <fputs@plt+0x1ea8>
    adcc:	bl	8e98 <_ZdaPv@plt>
    add0:	ldr	r3, [r9, #24]
    add4:	ldr	r0, [r3, r6]
    add8:	cmp	r0, #0
    addc:	beq	ae1c <fputs@plt+0x1ef4>
    ade0:	ldr	r4, [r0, #-4]
    ade4:	mla	r4, r8, r4, r0
    ade8:	cmp	r0, r4
    adec:	beq	ae14 <fputs@plt+0x1eec>
    adf0:	sub	r4, r4, #44	; 0x2c
    adf4:	mov	r0, r4
    adf8:	mov	r5, r4
    adfc:	bl	a494 <fputs@plt+0x156c>
    ae00:	ldr	r3, [r9, #24]
    ae04:	ldr	r0, [r3, r6]
    ae08:	cmp	r0, r4
    ae0c:	sub	r4, r4, #44	; 0x2c
    ae10:	bne	adf4 <fputs@plt+0x1ecc>
    ae14:	sub	r0, r0, #8
    ae18:	bl	8e98 <_ZdaPv@plt>
    ae1c:	ldr	r3, [r9]
    ae20:	add	r7, r7, #1
    ae24:	cmp	r3, r7
    ae28:	bgt	adb8 <fputs@plt+0x1e90>
    ae2c:	ldr	r0, [r9, #28]
    ae30:	cmp	r0, #0
    ae34:	beq	ae3c <fputs@plt+0x1f14>
    ae38:	bl	8e98 <_ZdaPv@plt>
    ae3c:	ldr	r0, [r9, #24]
    ae40:	cmp	r0, #0
    ae44:	beq	ae4c <fputs@plt+0x1f24>
    ae48:	bl	8e98 <_ZdaPv@plt>
    ae4c:	mov	r0, r9
    ae50:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    ae54:	push	{r4, r5, r6, lr}
    ae58:	mov	r4, r0
    ae5c:	mov	r5, r1
    ae60:	mov	r6, r2
    ae64:	bl	a444 <fputs@plt+0x151c>
    ae68:	str	r5, [r4, #40]	; 0x28
    ae6c:	add	r0, r4, #48	; 0x30
    ae70:	str	r6, [r4, #44]	; 0x2c
    ae74:	bl	192f4 <_ZdlPv@@Base+0xf0>
    ae78:	mov	r3, #0
    ae7c:	mvn	r2, #0
    ae80:	str	r3, [r4, #72]	; 0x48
    ae84:	mov	r0, r4
    ae88:	str	r2, [r4, #60]	; 0x3c
    ae8c:	str	r3, [r4, #64]	; 0x40
    ae90:	str	r3, [r4, #68]	; 0x44
    ae94:	str	r3, [r4, #76]	; 0x4c
    ae98:	str	r3, [r4, #80]	; 0x50
    ae9c:	pop	{r4, r5, r6, pc}
    aea0:	mov	r0, r4
    aea4:	bl	a494 <fputs@plt+0x156c>
    aea8:	bl	8db4 <__cxa_end_cleanup@plt>
    aeac:	push	{r4, lr}
    aeb0:	mov	r4, r0
    aeb4:	add	r0, r0, #48	; 0x30
    aeb8:	bl	19458 <_ZdlPv@@Base+0x254>
    aebc:	mov	r0, r4
    aec0:	bl	a494 <fputs@plt+0x156c>
    aec4:	mov	r0, r4
    aec8:	pop	{r4, pc}
    aecc:	mov	r0, r4
    aed0:	bl	a494 <fputs@plt+0x156c>
    aed4:	bl	8db4 <__cxa_end_cleanup@plt>
    aed8:	push	{r3, r4, r5, lr}
    aedc:	subs	r4, r0, #0
    aee0:	popeq	{r3, r4, r5, pc}
    aee4:	ldr	r5, [r4, #44]	; 0x2c
    aee8:	mov	r0, r4
    aeec:	bl	aeac <fputs@plt+0x1f84>
    aef0:	mov	r0, r4
    aef4:	bl	19204 <_ZdlPv@@Base>
    aef8:	cmp	r5, #0
    aefc:	mov	r4, r5
    af00:	bne	aee4 <fputs@plt+0x1fbc>
    af04:	pop	{r3, r4, r5, pc}
    af08:	ldr	r3, [r0, #68]	; 0x44
    af0c:	push	{r4, r5, r6, lr}
    af10:	cmp	r3, #0
    af14:	mov	r6, r0
    af18:	movwgt	r4, #29008	; 0x7150
    af1c:	movgt	r5, #0
    af20:	movtgt	r4, #2
    af24:	ble	af44 <fputs@plt+0x201c>
    af28:	mov	r0, #124	; 0x7c
    af2c:	ldr	r1, [r4]
    af30:	bl	8eec <_IO_putc@plt>
    af34:	ldr	r3, [r6, #68]	; 0x44
    af38:	add	r5, r5, #1
    af3c:	cmp	r3, r5
    af40:	bgt	af28 <fputs@plt+0x2000>
    af44:	mov	r0, r6
    af48:	bl	a4f8 <fputs@plt+0x15d0>
    af4c:	ldr	r3, [r6, #52]	; 0x34
    af50:	cmp	r3, #0
    af54:	bne	b020 <fputs@plt+0x20f8>
    af58:	ldr	r3, [r6, #76]	; 0x4c
    af5c:	cmp	r3, #0
    af60:	bne	b008 <fputs@plt+0x20e0>
    af64:	ldr	r3, [r6, #80]	; 0x50
    af68:	cmp	r3, #0
    af6c:	bne	aff0 <fputs@plt+0x20c8>
    af70:	ldr	r3, [r6, #60]	; 0x3c
    af74:	cmp	r3, #0
    af78:	blt	af98 <fputs@plt+0x2070>
    af7c:	movw	r4, #29008	; 0x7150
    af80:	movt	r4, #2
    af84:	movw	r2, #45448	; 0xb188
    af88:	mov	r1, #1
    af8c:	ldr	r0, [r4]
    af90:	movt	r2, #1
    af94:	bl	8e80 <__fprintf_chk@plt>
    af98:	ldr	r3, [r6, #64]	; 0x40
    af9c:	cmp	r3, #0
    afa0:	movwgt	r4, #29008	; 0x7150
    afa4:	movgt	r5, #0
    afa8:	movtgt	r4, #2
    afac:	ble	afcc <fputs@plt+0x20a4>
    afb0:	mov	r0, #124	; 0x7c
    afb4:	ldr	r1, [r4]
    afb8:	bl	8eec <_IO_putc@plt>
    afbc:	ldr	r3, [r6, #64]	; 0x40
    afc0:	add	r5, r5, #1
    afc4:	cmp	r3, r5
    afc8:	bgt	afb0 <fputs@plt+0x2088>
    afcc:	ldr	r3, [r6, #72]	; 0x48
    afd0:	cmp	r3, #0
    afd4:	popeq	{r4, r5, r6, pc}
    afd8:	movw	r3, #29008	; 0x7150
    afdc:	movt	r3, #2
    afe0:	mov	r0, #44	; 0x2c
    afe4:	ldr	r1, [r3]
    afe8:	pop	{r4, r5, r6, lr}
    afec:	b	8eec <_IO_putc@plt>
    aff0:	movw	r4, #29008	; 0x7150
    aff4:	movt	r4, #2
    aff8:	mov	r0, #120	; 0x78
    affc:	ldr	r1, [r4]
    b000:	bl	8eec <_IO_putc@plt>
    b004:	b	af70 <fputs@plt+0x2048>
    b008:	movw	r4, #29008	; 0x7150
    b00c:	movt	r4, #2
    b010:	mov	r0, #101	; 0x65
    b014:	ldr	r1, [r4]
    b018:	bl	8eec <_IO_putc@plt>
    b01c:	b	af64 <fputs@plt+0x203c>
    b020:	movw	r4, #29008	; 0x7150
    b024:	movt	r4, #2
    b028:	mov	r0, #119	; 0x77
    b02c:	ldr	r1, [r4]
    b030:	bl	8eec <_IO_putc@plt>
    b034:	ldr	r1, [r4]
    b038:	mov	r0, #40	; 0x28
    b03c:	bl	8eec <_IO_putc@plt>
    b040:	ldr	r1, [r4]
    b044:	add	r0, r6, #48	; 0x30
    b048:	bl	19ba4 <_ZdlPv@@Base+0x9a0>
    b04c:	ldr	r1, [r4]
    b050:	mov	r0, #41	; 0x29
    b054:	bl	8eec <_IO_putc@plt>
    b058:	b	af58 <fputs@plt+0x2030>
    b05c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b060:	movw	r3, #28944	; 0x7110
    b064:	sub	sp, sp, #52	; 0x34
    b068:	movt	r3, #2
    b06c:	mov	fp, r1
    b070:	mov	r6, r0
    b074:	str	r3, [sp, #4]
    b078:	movw	r7, #38572	; 0x96ac
    b07c:	ldr	r3, [r3]
    b080:	movt	r7, #2
    b084:	str	r2, [sp, #8]
    b088:	mov	r9, #0
    b08c:	str	r3, [sp, #44]	; 0x2c
    b090:	bl	94c4 <fputs@plt+0x59c>
    b094:	mov	r4, r0
    b098:	cmn	r4, #1
    b09c:	beq	b29c <fputs@plt+0x2374>
    b0a0:	mov	r8, #0
    b0a4:	sub	r3, r4, #9
    b0a8:	cmp	r3, #115	; 0x73
    b0ac:	ldrls	pc, [pc, r3, lsl #2]
    b0b0:	b	bad0 <fputs@plt+0x2ba8>
    b0b4:	andeq	fp, r0, r8, lsl #5
    b0b8:	andeq	fp, r0, r8, lsl #5
    b0bc:	ldrdeq	fp, [r0], -r0
    b0c0:	ldrdeq	fp, [r0], -r0
    b0c4:	ldrdeq	fp, [r0], -r0
    b0c8:	ldrdeq	fp, [r0], -r0
    b0cc:	ldrdeq	fp, [r0], -r0
    b0d0:	ldrdeq	fp, [r0], -r0
    b0d4:	ldrdeq	fp, [r0], -r0
    b0d8:	ldrdeq	fp, [r0], -r0
    b0dc:	ldrdeq	fp, [r0], -r0
    b0e0:	ldrdeq	fp, [r0], -r0
    b0e4:	ldrdeq	fp, [r0], -r0
    b0e8:	ldrdeq	fp, [r0], -r0
    b0ec:	ldrdeq	fp, [r0], -r0
    b0f0:	ldrdeq	fp, [r0], -r0
    b0f4:	ldrdeq	fp, [r0], -r0
    b0f8:	ldrdeq	fp, [r0], -r0
    b0fc:	ldrdeq	fp, [r0], -r0
    b100:	ldrdeq	fp, [r0], -r0
    b104:	ldrdeq	fp, [r0], -r0
    b108:	ldrdeq	fp, [r0], -r0
    b10c:	ldrdeq	fp, [r0], -r0
    b110:	andeq	fp, r0, r8, lsl #5
    b114:	ldrdeq	fp, [r0], -r0
    b118:	ldrdeq	fp, [r0], -r0
    b11c:	ldrdeq	fp, [r0], -r0
    b120:	ldrdeq	fp, [r0], -r0
    b124:	ldrdeq	fp, [r0], -r0
    b128:	ldrdeq	fp, [r0], -r0
    b12c:	ldrdeq	fp, [r0], -r0
    b130:	ldrdeq	fp, [r0], -r0
    b134:	ldrdeq	fp, [r0], -r0
    b138:	ldrdeq	fp, [r0], -r0
    b13c:	ldrdeq	fp, [r0], -r0
    b140:	ldrdeq	fp, [r0], -r0
    b144:			; <UNDEFINED> instruction: 0x0000b6bc
    b148:	andeq	fp, r0, r0, asr #24
    b14c:	ldrdeq	fp, [r0], -r0
    b150:	ldrdeq	fp, [r0], -r0
    b154:	ldrdeq	fp, [r0], -r0
    b158:	ldrdeq	fp, [r0], -r0
    b15c:	ldrdeq	fp, [r0], -r0
    b160:	ldrdeq	fp, [r0], -r0
    b164:	ldrdeq	fp, [r0], -r0
    b168:	ldrdeq	fp, [r0], -r0
    b16c:	ldrdeq	fp, [r0], -r0
    b170:	ldrdeq	fp, [r0], -r0
    b174:	ldrdeq	fp, [r0], -r0
    b178:	ldrdeq	fp, [r0], -r0
    b17c:	ldrdeq	fp, [r0], -r0
    b180:	ldrdeq	fp, [r0], -r0
    b184:			; <UNDEFINED> instruction: 0x0000b6b4
    b188:	ldrdeq	fp, [r0], -r0
    b18c:	ldrdeq	fp, [r0], -r0
    b190:	ldrdeq	fp, [r0], -r0
    b194:	andeq	fp, r0, ip, lsr #13
    b198:	ldrdeq	fp, [r0], -r0
    b19c:	andeq	fp, r0, r0, ror #5
    b1a0:	ldrdeq	fp, [r0], -r0
    b1a4:	ldrdeq	fp, [r0], -r0
    b1a8:	ldrdeq	fp, [r0], -r0
    b1ac:	ldrdeq	fp, [r0], -r0
    b1b0:	ldrdeq	fp, [r0], -r0
    b1b4:	ldrdeq	fp, [r0], -r0
    b1b8:	ldrdeq	fp, [r0], -r0
    b1bc:	ldrdeq	fp, [r0], -r0
    b1c0:	strdeq	fp, [r0], -r0
    b1c4:	ldrdeq	fp, [r0], -r0
    b1c8:	ldrdeq	fp, [r0], -ip
    b1cc:	ldrdeq	fp, [r0], -r0
    b1d0:	ldrdeq	fp, [r0], -r0
    b1d4:	ldrdeq	fp, [r0], -r0
    b1d8:	ldrdeq	fp, [r0], -r4
    b1dc:	andeq	fp, r0, ip, asr #13
    b1e0:	ldrdeq	fp, [r0], -r0
    b1e4:	ldrdeq	fp, [r0], -r0
    b1e8:	ldrdeq	fp, [r0], -r0
    b1ec:	ldrdeq	fp, [r0], -r0
    b1f0:	ldrdeq	fp, [r0], -r0
    b1f4:	ldrdeq	fp, [r0], -r0
    b1f8:	ldrdeq	fp, [r0], -r0
    b1fc:	ldrdeq	fp, [r0], -r0
    b200:	ldrdeq	fp, [r0], -r0
    b204:	ldrdeq	fp, [r0], -r0
    b208:	andeq	fp, r0, r4, asr #13
    b20c:			; <UNDEFINED> instruction: 0x0000b6bc
    b210:	ldrdeq	fp, [r0], -r0
    b214:	andeq	fp, r0, ip, lsr #13
    b218:	ldrdeq	fp, [r0], -r0
    b21c:	andeq	fp, r0, r0, ror #5
    b220:	ldrdeq	fp, [r0], -r0
    b224:	ldrdeq	fp, [r0], -r0
    b228:	ldrdeq	fp, [r0], -r0
    b22c:	ldrdeq	fp, [r0], -r0
    b230:	ldrdeq	fp, [r0], -r0
    b234:	ldrdeq	fp, [r0], -r0
    b238:	ldrdeq	fp, [r0], -r0
    b23c:	ldrdeq	fp, [r0], -r0
    b240:	strdeq	fp, [r0], -r0
    b244:	ldrdeq	fp, [r0], -r0
    b248:	ldrdeq	fp, [r0], -ip
    b24c:	ldrdeq	fp, [r0], -r0
    b250:	ldrdeq	fp, [r0], -r0
    b254:	ldrdeq	fp, [r0], -r0
    b258:	ldrdeq	fp, [r0], -r4
    b25c:	andeq	fp, r0, ip, asr #13
    b260:	ldrdeq	fp, [r0], -r0
    b264:	ldrdeq	fp, [r0], -r0
    b268:	ldrdeq	fp, [r0], -r0
    b26c:	ldrdeq	fp, [r0], -r0
    b270:	ldrdeq	fp, [r0], -r0
    b274:	ldrdeq	fp, [r0], -r0
    b278:	ldrdeq	fp, [r0], -r0
    b27c:	ldrdeq	fp, [r0], -r0
    b280:	andeq	fp, r0, r4, lsl #5
    b284:	add	r8, r8, #1
    b288:	mov	r0, r6
    b28c:	bl	94c4 <fputs@plt+0x59c>
    b290:	cmn	r0, #1
    b294:	mov	r4, r0
    b298:	bne	b0a4 <fputs@plt+0x217c>
    b29c:	movw	r1, #40880	; 0x9fb0
    b2a0:	movw	r0, #41360	; 0xa190
    b2a4:	movt	r1, #2
    b2a8:	movt	r0, #1
    b2ac:	mov	r2, r1
    b2b0:	mov	r3, r1
    b2b4:	bl	17f20 <fputs@plt+0xeff8>
    b2b8:	mov	r0, r9
    b2bc:	bl	aed8 <fputs@plt+0x1fb0>
    b2c0:	mov	r0, #0
    b2c4:	ldr	r1, [sp, #4]
    b2c8:	ldr	r2, [sp, #44]	; 0x2c
    b2cc:	ldr	r3, [r1]
    b2d0:	cmp	r2, r3
    b2d4:	bne	c210 <fputs@plt+0x32e8>
    b2d8:	add	sp, sp, #52	; 0x34
    b2dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b2e0:	mov	sl, #1
    b2e4:	mov	r0, r6
    b2e8:	bl	94c4 <fputs@plt+0x59c>
    b2ec:	mov	r4, r0
    b2f0:	mov	r0, #84	; 0x54
    b2f4:	bl	191b4 <_Znwj@@Base>
    b2f8:	mov	r1, sl
    b2fc:	mov	r2, r9
    b300:	mov	r5, r0
    b304:	bl	ae54 <fputs@plt+0x1f2c>
    b308:	cmp	r8, #0
    b30c:	strne	r8, [r5, #68]	; 0x44
    b310:	sub	r3, r4, #9
    b314:	cmp	r3, #115	; 0x73
    b318:	ldrls	pc, [pc, r3, lsl #2]
    b31c:	b	b6f8 <fputs@plt+0x27d0>
    b320:	andeq	fp, r0, r4, lsl #14
    b324:	strdeq	fp, [r0], -r8
    b328:	strdeq	fp, [r0], -r8
    b32c:	strdeq	fp, [r0], -r8
    b330:	strdeq	fp, [r0], -r8
    b334:	strdeq	fp, [r0], -r8
    b338:	strdeq	fp, [r0], -r8
    b33c:	strdeq	fp, [r0], -r8
    b340:	strdeq	fp, [r0], -r8
    b344:	strdeq	fp, [r0], -r8
    b348:	strdeq	fp, [r0], -r8
    b34c:	strdeq	fp, [r0], -r8
    b350:	strdeq	fp, [r0], -r8
    b354:	strdeq	fp, [r0], -r8
    b358:	strdeq	fp, [r0], -r8
    b35c:	strdeq	fp, [r0], -r8
    b360:	strdeq	fp, [r0], -r8
    b364:	strdeq	fp, [r0], -r8
    b368:	strdeq	fp, [r0], -r8
    b36c:	strdeq	fp, [r0], -r8
    b370:	strdeq	fp, [r0], -r8
    b374:	strdeq	fp, [r0], -r8
    b378:	strdeq	fp, [r0], -r8
    b37c:	andeq	fp, r0, r4, lsl #14
    b380:	strdeq	fp, [r0], -r8
    b384:	strdeq	fp, [r0], -r8
    b388:	strdeq	fp, [r0], -r8
    b38c:	strdeq	fp, [r0], -r8
    b390:	strdeq	fp, [r0], -r8
    b394:	strdeq	fp, [r0], -r8
    b398:	strdeq	fp, [r0], -r8
    b39c:	strdeq	fp, [r0], -r8
    b3a0:	strdeq	fp, [r0], -r8
    b3a4:	strdeq	fp, [r0], -r8
    b3a8:	strdeq	fp, [r0], -r8
    b3ac:	strdeq	fp, [r0], -r8
    b3b0:	strdeq	fp, [r0], -r8
    b3b4:	strdeq	fp, [r0], -r8
    b3b8:	strdeq	fp, [r0], -r8
    b3bc:	andeq	fp, r0, r4, lsr r7
    b3c0:	andeq	fp, r0, r4, lsr r7
    b3c4:	andeq	fp, r0, r4, lsr r7
    b3c8:	andeq	fp, r0, r4, lsr r7
    b3cc:	andeq	fp, r0, r4, lsr r7
    b3d0:	andeq	fp, r0, r4, lsr r7
    b3d4:	andeq	fp, r0, r4, lsr r7
    b3d8:	andeq	fp, r0, r4, lsr r7
    b3dc:	andeq	fp, r0, r4, lsr r7
    b3e0:	andeq	fp, r0, r4, lsr r7
    b3e4:	strdeq	fp, [r0], -r8
    b3e8:	strdeq	fp, [r0], -r8
    b3ec:	strdeq	fp, [r0], -r8
    b3f0:	strdeq	fp, [r0], -r8
    b3f4:	strdeq	fp, [r0], -r8
    b3f8:	strdeq	fp, [r0], -r8
    b3fc:	strdeq	fp, [r0], -r8
    b400:	strdeq	fp, [r0], -r8
    b404:	andeq	fp, r0, r8, lsl #15
    b408:	strdeq	fp, [r0], -r8
    b40c:	andeq	fp, r0, r0, ror r7
    b410:	andeq	fp, r0, r4, lsl r7
    b414:	strdeq	fp, [r0], -r0
    b418:	strdeq	fp, [r0], -r8
    b41c:	strdeq	fp, [r0], -r8
    b420:	andeq	fp, r0, ip, asr sl
    b424:	strdeq	fp, [r0], -r8
    b428:	strdeq	fp, [r0], -r8
    b42c:	strdeq	fp, [r0], -r8
    b430:	andeq	fp, r0, r0, lsr #12
    b434:	strdeq	fp, [r0], -r8
    b438:	strdeq	fp, [r0], -r8
    b43c:	andeq	fp, r0, ip, asr #18
    b440:	strdeq	fp, [r0], -r8
    b444:	strdeq	fp, [r0], -r8
    b448:	strdeq	fp, [r0], -r8
    b44c:	andeq	fp, r0, r4, lsr r9
    b450:	andeq	fp, r0, ip, lsl r9
    b454:	ldrdeq	fp, [r0], -ip
    b458:	muleq	r0, r8, r5
    b45c:	andeq	fp, r0, ip, ror #17
    b460:	strdeq	fp, [r0], -r8
    b464:	andeq	fp, r0, r4, asr #15
    b468:	strdeq	fp, [r0], -r8
    b46c:	strdeq	fp, [r0], -r8
    b470:	strdeq	fp, [r0], -r8
    b474:	strdeq	fp, [r0], -r8
    b478:	strdeq	fp, [r0], -r8
    b47c:	strdeq	fp, [r0], -r8
    b480:	strdeq	fp, [r0], -r8
    b484:	andeq	fp, r0, r8, lsl #15
    b488:	strdeq	fp, [r0], -r8
    b48c:	andeq	fp, r0, r0, ror r7
    b490:	andeq	fp, r0, r4, lsl r7
    b494:	strdeq	fp, [r0], -r0
    b498:	strdeq	fp, [r0], -r8
    b49c:	strdeq	fp, [r0], -r8
    b4a0:	andeq	fp, r0, ip, asr sl
    b4a4:	strdeq	fp, [r0], -r8
    b4a8:	strdeq	fp, [r0], -r8
    b4ac:	strdeq	fp, [r0], -r8
    b4b0:	andeq	fp, r0, r0, lsr #12
    b4b4:	strdeq	fp, [r0], -r8
    b4b8:	strdeq	fp, [r0], -r8
    b4bc:	andeq	fp, r0, ip, asr #18
    b4c0:	strdeq	fp, [r0], -r8
    b4c4:	strdeq	fp, [r0], -r8
    b4c8:	strdeq	fp, [r0], -r8
    b4cc:	andeq	fp, r0, r4, lsr r9
    b4d0:	andeq	fp, r0, ip, lsl r9
    b4d4:	ldrdeq	fp, [r0], -ip
    b4d8:	muleq	r0, r8, r5
    b4dc:	andeq	fp, r0, ip, ror #17
    b4e0:	strdeq	fp, [r0], -r8
    b4e4:	andeq	fp, r0, r4, asr #15
    b4e8:	strdeq	fp, [r0], -r8
    b4ec:	andeq	fp, r0, r8, lsr #15
    b4f0:	mov	r0, r6
    b4f4:	bl	94c4 <fputs@plt+0x59c>
    b4f8:	cmp	r0, #32
    b4fc:	cmpne	r0, #9
    b500:	mov	r4, r0
    b504:	beq	b4f0 <fputs@plt+0x25c8>
    b508:	cmn	r0, #1
    b50c:	beq	bfd4 <fputs@plt+0x30ac>
    b510:	cmp	r0, #40	; 0x28
    b514:	bne	bb34 <fputs@plt+0x2c0c>
    b518:	add	r8, r5, #8
    b51c:	b	b560 <fputs@plt+0x2638>
    b520:	cmp	r0, #9
    b524:	beq	b578 <fputs@plt+0x2650>
    b528:	cmp	r0, #41	; 0x29
    b52c:	beq	b704 <fputs@plt+0x27dc>
    b530:	ldr	r3, [r5, #12]
    b534:	uxtb	r4, r0
    b538:	ldr	r2, [r5, #16]
    b53c:	cmp	r3, r2
    b540:	blt	b550 <fputs@plt+0x2628>
    b544:	mov	r0, r8
    b548:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    b54c:	ldr	r3, [r5, #12]
    b550:	ldr	r2, [r5, #8]
    b554:	add	r1, r3, #1
    b558:	str	r1, [r5, #12]
    b55c:	strb	r4, [r2, r3]
    b560:	mov	r0, r6
    b564:	bl	94c4 <fputs@plt+0x59c>
    b568:	cmn	r0, #1
    b56c:	cmpne	r0, #32
    b570:	mov	r4, r0
    b574:	bne	b520 <fputs@plt+0x25f8>
    b578:	movw	r1, #40880	; 0x9fb0
    b57c:	movt	r1, #2
    b580:	movw	r0, #40364	; 0x9dac
    b584:	movt	r0, #1
    b588:	mov	r2, r1
    b58c:	mov	r3, r1
    b590:	bl	17f20 <fputs@plt+0xeff8>
    b594:	b	b310 <fputs@plt+0x23e8>
    b598:	mov	r0, r6
    b59c:	bl	94c4 <fputs@plt+0x59c>
    b5a0:	cmp	r0, #32
    b5a4:	cmpne	r0, #9
    b5a8:	mov	r4, r0
    b5ac:	beq	b598 <fputs@plt+0x2670>
    b5b0:	cmp	r0, #40	; 0x28
    b5b4:	beq	bff4 <fputs@plt+0x30cc>
    b5b8:	cmp	r0, #43	; 0x2b
    b5bc:	cmpne	r0, #45	; 0x2d
    b5c0:	add	r9, r5, #48	; 0x30
    b5c4:	bne	bc2c <fputs@plt+0x2d04>
    b5c8:	uxtb	r1, r0
    b5cc:	mov	r0, r9
    b5d0:	bl	1952c <_ZdlPv@@Base+0x328>
    b5d4:	mov	r0, r6
    b5d8:	bl	94c4 <fputs@plt+0x59c>
    b5dc:	mov	r4, r0
    b5e0:	cmn	r4, #1
    b5e4:	beq	b5f8 <fputs@plt+0x26d0>
    b5e8:	uxtb	r8, r4
    b5ec:	ldrb	r3, [r7, r8]
    b5f0:	cmp	r3, #0
    b5f4:	bne	ba7c <fputs@plt+0x2b54>
    b5f8:	movw	r1, #40880	; 0x9fb0
    b5fc:	movt	r1, #2
    b600:	movw	r0, #42044	; 0xa43c
    b604:	movt	r0, #1
    b608:	mov	r2, r1
    b60c:	mov	r3, r1
    b610:	bl	17f20 <fputs@plt+0xeff8>
    b614:	mov	r3, #0
    b618:	str	r3, [r5, #80]	; 0x50
    b61c:	b	b310 <fputs@plt+0x23e8>
    b620:	mov	r0, r6
    b624:	bl	94c4 <fputs@plt+0x59c>
    b628:	cmp	r0, #32
    b62c:	cmpne	r0, #9
    b630:	mov	r4, r0
    b634:	beq	b620 <fputs@plt+0x26f8>
    b638:	cmn	r0, #1
    b63c:	beq	bfb4 <fputs@plt+0x308c>
    b640:	cmp	r0, #40	; 0x28
    b644:	bne	bbb0 <fputs@plt+0x2c88>
    b648:	add	r8, r5, #20
    b64c:	b	b690 <fputs@plt+0x2768>
    b650:	cmp	r0, #9
    b654:	beq	b578 <fputs@plt+0x2650>
    b658:	cmp	r0, #41	; 0x29
    b65c:	beq	b704 <fputs@plt+0x27dc>
    b660:	ldr	r3, [r5, #24]
    b664:	uxtb	r4, r0
    b668:	ldr	r2, [r5, #28]
    b66c:	cmp	r3, r2
    b670:	blt	b680 <fputs@plt+0x2758>
    b674:	mov	r0, r8
    b678:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    b67c:	ldr	r3, [r5, #24]
    b680:	ldr	r2, [r5, #20]
    b684:	add	r1, r3, #1
    b688:	str	r1, [r5, #24]
    b68c:	strb	r4, [r2, r3]
    b690:	mov	r0, r6
    b694:	bl	94c4 <fputs@plt+0x59c>
    b698:	cmn	r0, #1
    b69c:	cmpne	r0, #32
    b6a0:	mov	r4, r0
    b6a4:	bne	b650 <fputs@plt+0x2728>
    b6a8:	b	b578 <fputs@plt+0x2650>
    b6ac:	mov	sl, #4
    b6b0:	b	b2e4 <fputs@plt+0x23bc>
    b6b4:	mov	sl, #8
    b6b8:	b	b2e4 <fputs@plt+0x23bc>
    b6bc:	mov	sl, #7
    b6c0:	b	b2e4 <fputs@plt+0x23bc>
    b6c4:	mov	sl, #6
    b6c8:	b	b2e4 <fputs@plt+0x23bc>
    b6cc:	mov	sl, #5
    b6d0:	b	b2e4 <fputs@plt+0x23bc>
    b6d4:	mov	sl, #2
    b6d8:	b	b2e4 <fputs@plt+0x23bc>
    b6dc:	mov	r0, r6
    b6e0:	mov	sl, #3
    b6e4:	bl	94c4 <fputs@plt+0x59c>
    b6e8:	mov	r4, r0
    b6ec:	b	b2f0 <fputs@plt+0x23c8>
    b6f0:	mov	sl, #0
    b6f4:	b	b2e4 <fputs@plt+0x23bc>
    b6f8:	ldrb	r3, [fp, #10]
    b6fc:	cmp	r3, r4
    b700:	bne	bb14 <fputs@plt+0x2bec>
    b704:	mov	r0, r6
    b708:	bl	94c4 <fputs@plt+0x59c>
    b70c:	mov	r4, r0
    b710:	b	b310 <fputs@plt+0x23e8>
    b714:	mov	r0, r6
    b718:	bl	94c4 <fputs@plt+0x59c>
    b71c:	mov	r2, #1
    b720:	mov	r3, #0
    b724:	str	r2, [r5, #76]	; 0x4c
    b728:	str	r3, [r5, #80]	; 0x50
    b72c:	mov	r4, r0
    b730:	b	b310 <fputs@plt+0x23e8>
    b734:	mov	r8, #0
    b738:	mov	r0, r6
    b73c:	add	r8, r8, r8, lsl #2
    b740:	bl	94c4 <fputs@plt+0x59c>
    b744:	sub	r4, r4, #48	; 0x30
    b748:	add	r8, r4, r8, lsl #1
    b74c:	cmn	r0, #1
    b750:	mov	r4, r0
    b754:	beq	b768 <fputs@plt+0x2840>
    b758:	uxtb	r3, r0
    b75c:	ldrb	r3, [r7, r3]
    b760:	cmp	r3, #0
    b764:	bne	b738 <fputs@plt+0x2810>
    b768:	str	r8, [r5, #60]	; 0x3c
    b76c:	b	b310 <fputs@plt+0x23e8>
    b770:	mov	r0, r6
    b774:	bl	94c4 <fputs@plt+0x59c>
    b778:	mov	r3, #2
    b77c:	str	r3, [r5, #32]
    b780:	mov	r4, r0
    b784:	b	b310 <fputs@plt+0x23e8>
    b788:	mov	r0, r6
    b78c:	bl	94c4 <fputs@plt+0x59c>
    b790:	movw	r1, #41428	; 0xa1d4
    b794:	movt	r1, #1
    b798:	mov	r4, r0
    b79c:	add	r0, r5, #8
    b7a0:	bl	194b8 <_ZdlPv@@Base+0x2b4>
    b7a4:	b	b310 <fputs@plt+0x23e8>
    b7a8:	mov	r0, r6
    b7ac:	bl	94c4 <fputs@plt+0x59c>
    b7b0:	ldr	r3, [r5, #64]	; 0x40
    b7b4:	add	r3, r3, #1
    b7b8:	str	r3, [r5, #64]	; 0x40
    b7bc:	mov	r4, r0
    b7c0:	b	b310 <fputs@plt+0x23e8>
    b7c4:	mov	r0, r6
    b7c8:	bl	94c4 <fputs@plt+0x59c>
    b7cc:	mov	r3, #1
    b7d0:	strb	r3, [r5, #36]	; 0x24
    b7d4:	mov	r4, r0
    b7d8:	b	b310 <fputs@plt+0x23e8>
    b7dc:	mov	r0, r6
    b7e0:	bl	94c4 <fputs@plt+0x59c>
    b7e4:	mov	r1, #0
    b7e8:	strh	r1, [r5, #6]
    b7ec:	subs	r2, r0, #43	; 0x2b
    b7f0:	mov	r4, r0
    b7f4:	rsbs	r3, r2, #0
    b7f8:	adcs	r3, r3, r2
    b7fc:	cmp	r0, #45	; 0x2d
    b800:	movne	r2, r3
    b804:	orreq	r2, r3, #1
    b808:	cmp	r2, r1
    b80c:	strheq	r2, [r5, #4]
    b810:	beq	b834 <fputs@plt+0x290c>
    b814:	cmp	r3, #0
    b818:	movw	r2, #65535	; 0xffff
    b81c:	mov	r0, r6
    b820:	moveq	r3, r2
    b824:	movne	r3, #1
    b828:	strh	r3, [r5, #4]
    b82c:	bl	94c4 <fputs@plt+0x59c>
    b830:	mov	r4, r0
    b834:	cmn	r4, #1
    b838:	beq	b84c <fputs@plt+0x2924>
    b83c:	uxtb	r3, r4
    b840:	ldrb	r3, [r7, r3]
    b844:	cmp	r3, #0
    b848:	bne	b8b0 <fputs@plt+0x2988>
    b84c:	movw	r1, #40880	; 0x9fb0
    b850:	movt	r1, #2
    b854:	movw	r0, #42004	; 0xa414
    b858:	movt	r0, #1
    b85c:	mov	r3, r1
    b860:	mov	r2, r1
    b864:	bl	17f20 <fputs@plt+0xeff8>
    b868:	mov	r3, #0
    b86c:	strh	r3, [r5, #4]
    b870:	ldrh	r3, [r5, #6]
    b874:	add	r3, r3, #72	; 0x48
    b878:	uxth	r3, r3
    b87c:	cmp	r3, #144	; 0x90
    b880:	bls	b310 <fputs@plt+0x23e8>
    b884:	movw	r1, #40880	; 0x9fb0
    b888:	movt	r1, #2
    b88c:	movw	r0, #41500	; 0xa21c
    b890:	movt	r0, #1
    b894:	mov	r3, r1
    b898:	mov	r2, r1
    b89c:	bl	17f20 <fputs@plt+0xeff8>
    b8a0:	mov	r3, #0
    b8a4:	strh	r3, [r5, #6]
    b8a8:	strh	r3, [r5, #4]
    b8ac:	b	b310 <fputs@plt+0x23e8>
    b8b0:	ldrh	r3, [r5, #6]
    b8b4:	sub	r4, r4, #48	; 0x30
    b8b8:	mov	r0, r6
    b8bc:	add	r3, r3, r3, lsl #2
    b8c0:	add	r3, r4, r3, lsl #1
    b8c4:	strh	r3, [r5, #6]
    b8c8:	bl	94c4 <fputs@plt+0x59c>
    b8cc:	cmn	r0, #1
    b8d0:	mov	r4, r0
    b8d4:	beq	b870 <fputs@plt+0x2948>
    b8d8:	uxtb	r3, r0
    b8dc:	ldrb	r3, [r7, r3]
    b8e0:	cmp	r3, #0
    b8e4:	bne	b8b0 <fputs@plt+0x2988>
    b8e8:	b	b870 <fputs@plt+0x2948>
    b8ec:	mov	r0, r6
    b8f0:	bl	94c4 <fputs@plt+0x59c>
    b8f4:	mov	r2, #1
    b8f8:	mov	r3, #0
    b8fc:	str	r2, [r5, #80]	; 0x50
    b900:	movw	r1, #48828	; 0xbebc
    b904:	str	r3, [r5, #76]	; 0x4c
    b908:	movt	r1, #1
    b90c:	mov	r4, r0
    b910:	add	r0, r5, #48	; 0x30
    b914:	bl	194b8 <_ZdlPv@@Base+0x2b4>
    b918:	b	b310 <fputs@plt+0x23e8>
    b91c:	mov	r0, r6
    b920:	bl	94c4 <fputs@plt+0x59c>
    b924:	mov	r3, #1
    b928:	strb	r3, [r5, #37]	; 0x25
    b92c:	mov	r4, r0
    b930:	b	b310 <fputs@plt+0x23e8>
    b934:	mov	r0, r6
    b938:	bl	94c4 <fputs@plt+0x59c>
    b93c:	mov	r3, #1
    b940:	str	r3, [r5, #32]
    b944:	mov	r4, r0
    b948:	b	b310 <fputs@plt+0x23e8>
    b94c:	mov	r0, r6
    b950:	bl	94c4 <fputs@plt+0x59c>
    b954:	subs	r1, r0, #43	; 0x2b
    b958:	mov	r4, r0
    b95c:	rsbs	r3, r1, #0
    b960:	adcs	r3, r3, r1
    b964:	mov	r1, #0
    b968:	cmp	r0, #45	; 0x2d
    b96c:	movne	r2, r3
    b970:	orreq	r2, r3, #1
    b974:	strh	r1, [r5, #2]
    b978:	cmp	r2, r1
    b97c:	strheq	r2, [r5]
    b980:	beq	b9a4 <fputs@plt+0x2a7c>
    b984:	cmp	r3, #0
    b988:	movw	r2, #65535	; 0xffff
    b98c:	mov	r0, r6
    b990:	moveq	r3, r2
    b994:	movne	r3, #1
    b998:	strh	r3, [r5]
    b99c:	bl	94c4 <fputs@plt+0x59c>
    b9a0:	mov	r4, r0
    b9a4:	cmn	r4, #1
    b9a8:	beq	b9bc <fputs@plt+0x2a94>
    b9ac:	uxtb	r3, r4
    b9b0:	ldrb	r3, [r7, r3]
    b9b4:	cmp	r3, #0
    b9b8:	bne	ba20 <fputs@plt+0x2af8>
    b9bc:	movw	r1, #40880	; 0x9fb0
    b9c0:	movt	r1, #2
    b9c4:	movw	r0, #41964	; 0xa3ec
    b9c8:	movt	r0, #1
    b9cc:	mov	r3, r1
    b9d0:	mov	r2, r1
    b9d4:	bl	17f20 <fputs@plt+0xeff8>
    b9d8:	mov	r3, #0
    b9dc:	strh	r3, [r5]
    b9e0:	ldrh	r3, [r5, #2]
    b9e4:	add	r3, r3, #99	; 0x63
    b9e8:	uxth	r3, r3
    b9ec:	cmp	r3, #198	; 0xc6
    b9f0:	bls	b310 <fputs@plt+0x23e8>
    b9f4:	movw	r1, #40880	; 0x9fb0
    b9f8:	movt	r1, #2
    b9fc:	movw	r0, #41476	; 0xa204
    ba00:	movt	r0, #1
    ba04:	mov	r3, r1
    ba08:	mov	r2, r1
    ba0c:	bl	17f20 <fputs@plt+0xeff8>
    ba10:	mov	r3, #0
    ba14:	strh	r3, [r5, #2]
    ba18:	strh	r3, [r5]
    ba1c:	b	b310 <fputs@plt+0x23e8>
    ba20:	ldrh	r3, [r5, #2]
    ba24:	sub	r4, r4, #48	; 0x30
    ba28:	mov	r0, r6
    ba2c:	add	r3, r3, r3, lsl #2
    ba30:	add	r3, r4, r3, lsl #1
    ba34:	strh	r3, [r5, #2]
    ba38:	bl	94c4 <fputs@plt+0x59c>
    ba3c:	cmn	r0, #1
    ba40:	mov	r4, r0
    ba44:	beq	b9e0 <fputs@plt+0x2ab8>
    ba48:	uxtb	r3, r0
    ba4c:	ldrb	r3, [r7, r3]
    ba50:	cmp	r3, #0
    ba54:	bne	ba20 <fputs@plt+0x2af8>
    ba58:	b	b9e0 <fputs@plt+0x2ab8>
    ba5c:	mov	r0, r6
    ba60:	bl	94c4 <fputs@plt+0x59c>
    ba64:	movw	r1, #41452	; 0xa1ec
    ba68:	movt	r1, #1
    ba6c:	mov	r4, r0
    ba70:	add	r0, r5, #8
    ba74:	bl	194b8 <_ZdlPv@@Base+0x2b4>
    ba78:	b	b310 <fputs@plt+0x23e8>
    ba7c:	ldr	r3, [r5, #52]	; 0x34
    ba80:	ldr	r2, [r5, #56]	; 0x38
    ba84:	cmp	r3, r2
    ba88:	blt	ba98 <fputs@plt+0x2b70>
    ba8c:	mov	r0, r9
    ba90:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    ba94:	ldr	r3, [r5, #52]	; 0x34
    ba98:	ldr	r2, [r5, #48]	; 0x30
    ba9c:	add	r1, r3, #1
    baa0:	mov	r0, r6
    baa4:	str	r1, [r5, #52]	; 0x34
    baa8:	strb	r8, [r2, r3]
    baac:	bl	94c4 <fputs@plt+0x59c>
    bab0:	cmn	r0, #1
    bab4:	mov	r4, r0
    bab8:	beq	b614 <fputs@plt+0x26ec>
    babc:	uxtb	r8, r0
    bac0:	ldrb	r3, [r7, r8]
    bac4:	cmp	r3, #0
    bac8:	bne	ba7c <fputs@plt+0x2b54>
    bacc:	b	b614 <fputs@plt+0x26ec>
    bad0:	ldrb	r3, [fp, #10]
    bad4:	cmp	r3, r4
    bad8:	beq	b288 <fputs@plt+0x2360>
    badc:	uxtb	r1, r4
    bae0:	add	r0, sp, #24
    bae4:	bl	17ac8 <fputs@plt+0xeba0>
    bae8:	movw	r2, #40880	; 0x9fb0
    baec:	movt	r2, #2
    baf0:	add	r1, sp, #24
    baf4:	movw	r0, #41400	; 0xa1b8
    baf8:	movt	r0, #1
    bafc:	mov	r3, r2
    bb00:	bl	17f20 <fputs@plt+0xeff8>
    bb04:	mov	r0, r9
    bb08:	bl	aed8 <fputs@plt+0x1fb0>
    bb0c:	mov	r0, #0
    bb10:	b	b2c4 <fputs@plt+0x239c>
    bb14:	ldr	r3, [r5, #64]	; 0x40
    bb18:	cmp	r3, #2
    bb1c:	bgt	bf8c <fputs@plt+0x3064>
    bb20:	cmp	r4, #10
    bb24:	cmpne	r4, #44	; 0x2c
    bb28:	beq	bf74 <fputs@plt+0x304c>
    bb2c:	mov	r9, r5
    bb30:	b	b098 <fputs@plt+0x2170>
    bb34:	uxtb	r8, r0
    bb38:	add	r9, r5, #8
    bb3c:	mov	r1, r8
    bb40:	mov	r0, r9
    bb44:	bl	1952c <_ZdlPv@@Base+0x328>
    bb48:	mov	r0, r6
    bb4c:	bl	94c4 <fputs@plt+0x59c>
    bb50:	ldrb	r3, [r7, r8]
    bb54:	cmp	r3, #0
    bb58:	mov	r4, r0
    bb5c:	bne	b310 <fputs@plt+0x23e8>
    bb60:	cmp	r0, #32
    bb64:	cmnne	r0, #1
    bb68:	beq	b310 <fputs@plt+0x23e8>
    bb6c:	sub	r3, r0, #9
    bb70:	cmp	r0, #46	; 0x2e
    bb74:	cmpne	r3, #1
    bb78:	bls	b310 <fputs@plt+0x23e8>
    bb7c:	ldr	r3, [r5, #12]
    bb80:	uxtb	r4, r0
    bb84:	ldr	r2, [r5, #16]
    bb88:	cmp	r3, r2
    bb8c:	bge	c0a4 <fputs@plt+0x317c>
    bb90:	ldr	r2, [r5, #8]
    bb94:	add	r1, r3, #1
    bb98:	mov	r0, r6
    bb9c:	str	r1, [r5, #12]
    bba0:	strb	r4, [r2, r3]
    bba4:	bl	94c4 <fputs@plt+0x59c>
    bba8:	mov	r4, r0
    bbac:	b	b310 <fputs@plt+0x23e8>
    bbb0:	uxtb	r8, r0
    bbb4:	add	r9, r5, #20
    bbb8:	mov	r1, r8
    bbbc:	mov	r0, r9
    bbc0:	bl	1952c <_ZdlPv@@Base+0x328>
    bbc4:	mov	r0, r6
    bbc8:	bl	94c4 <fputs@plt+0x59c>
    bbcc:	ldrb	r3, [r7, r8]
    bbd0:	cmp	r3, #0
    bbd4:	mov	r4, r0
    bbd8:	bne	b310 <fputs@plt+0x23e8>
    bbdc:	cmp	r0, #32
    bbe0:	cmnne	r0, #1
    bbe4:	beq	b310 <fputs@plt+0x23e8>
    bbe8:	sub	r3, r0, #9
    bbec:	cmp	r0, #46	; 0x2e
    bbf0:	cmpne	r3, #1
    bbf4:	bls	b310 <fputs@plt+0x23e8>
    bbf8:	ldr	r3, [r5, #24]
    bbfc:	uxtb	r4, r0
    bc00:	ldr	r2, [r5, #28]
    bc04:	cmp	r3, r2
    bc08:	bge	c094 <fputs@plt+0x316c>
    bc0c:	ldr	r2, [r5, #20]
    bc10:	add	r1, r3, #1
    bc14:	mov	r0, r6
    bc18:	str	r1, [r5, #24]
    bc1c:	strb	r4, [r2, r3]
    bc20:	bl	94c4 <fputs@plt+0x59c>
    bc24:	mov	r4, r0
    bc28:	b	b310 <fputs@plt+0x23e8>
    bc2c:	movw	r1, #48828	; 0xbebc
    bc30:	mov	r0, r9
    bc34:	movt	r1, #1
    bc38:	bl	194b8 <_ZdlPv@@Base+0x2b4>
    bc3c:	b	b5e0 <fputs@plt+0x26b8>
    bc40:	mov	r0, r6
    bc44:	bl	94c4 <fputs@plt+0x59c>
    bc48:	cmp	r0, #32
    bc4c:	cmpne	r0, #9
    bc50:	movne	r4, #0
    bc54:	moveq	r4, #1
    bc58:	beq	bc40 <fputs@plt+0x2d18>
    bc5c:	cmp	r0, #10
    bc60:	movwne	r1, #40880	; 0x9fb0
    bc64:	movwne	r0, #41580	; 0xa26c
    bc68:	movtne	r1, #2
    bc6c:	movtne	r0, #1
    bc70:	bne	b2ac <fputs@plt+0x2384>
    bc74:	cmp	r9, #0
    bc78:	movweq	r1, #40880	; 0x9fb0
    bc7c:	movweq	r0, #41612	; 0xa28c
    bc80:	movteq	r1, #2
    bc84:	movteq	r0, #1
    bc88:	beq	b2ac <fputs@plt+0x2384>
    bc8c:	mov	r3, #1
    bc90:	str	r3, [r9, #72]	; 0x48
    bc94:	b	bca0 <fputs@plt+0x2d78>
    bc98:	mov	r4, r9
    bc9c:	mov	r9, r3
    bca0:	ldr	r3, [r9, #44]	; 0x2c
    bca4:	str	r4, [r9, #44]	; 0x2c
    bca8:	cmp	r3, #0
    bcac:	bne	bc98 <fputs@plt+0x2d70>
    bcb0:	str	r9, [sp, #16]
    bcb4:	mov	r6, r3
    bcb8:	mov	sl, r3
    bcbc:	mov	r2, r9
    bcc0:	b	bccc <fputs@plt+0x2da4>
    bcc4:	mov	r2, r4
    bcc8:	ldr	r4, [r4, #44]	; 0x2c
    bccc:	ldr	r2, [r2, #72]	; 0x48
    bcd0:	cmp	r2, #0
    bcd4:	addeq	r3, r3, #1
    bcd8:	beq	bcec <fputs@plt+0x2dc4>
    bcdc:	cmp	r3, sl
    bce0:	add	r6, r6, #1
    bce4:	addge	sl, r3, #1
    bce8:	mov	r3, #0
    bcec:	cmp	r4, #0
    bcf0:	bne	bcc4 <fputs@plt+0x2d9c>
    bcf4:	ldr	r1, [sp, #8]
    bcf8:	cmp	r1, #0
    bcfc:	beq	c1c0 <fputs@plt+0x3298>
    bd00:	ldr	r3, [r1, #4]
    bd04:	cmp	r3, sl
    bd08:	movwlt	r1, #40880	; 0x9fb0
    bd0c:	movwlt	r0, #41624	; 0xa298
    bd10:	movtlt	r1, #2
    bd14:	movtlt	r0, #1
    bd18:	blt	b2ac <fputs@plt+0x2384>
    bd1c:	ldr	r0, [sp, #8]
    bd20:	mov	r1, r6
    bd24:	mov	r5, r0
    bd28:	ldr	r6, [r0]
    bd2c:	bl	aae8 <fputs@plt+0x1bc0>
    bd30:	mov	r4, #0
    bd34:	sub	r8, sl, #1
    bd38:	str	r4, [sp, #12]
    bd3c:	str	sl, [sp, #20]
    bd40:	b	bee0 <fputs@plt+0x2fb8>
    bd44:	ldr	r3, [r5, #8]
    bd48:	lsl	r0, r4, #2
    bd4c:	ldr	r2, [r9, #60]	; 0x3c
    bd50:	ldr	r1, [r3, r4, lsl #2]
    bd54:	cmp	r2, r1
    bd58:	ble	bd88 <fputs@plt+0x2e60>
    bd5c:	ldr	r1, [sp, #8]
    bd60:	cmp	r1, #0
    bd64:	streq	r2, [r3, r0]
    bd68:	beq	bd88 <fputs@plt+0x2e60>
    bd6c:	movw	r1, #40880	; 0x9fb0
    bd70:	movt	r1, #2
    bd74:	movw	r0, #41684	; 0xa2d4
    bd78:	movt	r0, #1
    bd7c:	mov	r2, r1
    bd80:	mov	r3, r1
    bd84:	bl	17f20 <fputs@plt+0xeff8>
    bd88:	ldr	r3, [r9, #76]	; 0x4c
    bd8c:	cmp	r3, #0
    bd90:	beq	bdd0 <fputs@plt+0x2ea8>
    bd94:	ldr	r3, [r5, #16]
    bd98:	add	r2, r3, r4
    bd9c:	ldrb	r3, [r3, r4]
    bda0:	cmp	r3, #0
    bda4:	bne	bdd0 <fputs@plt+0x2ea8>
    bda8:	ldr	r3, [sp, #8]
    bdac:	cmp	r3, #0
    bdb0:	beq	c16c <fputs@plt+0x3244>
    bdb4:	movw	r1, #40880	; 0x9fb0
    bdb8:	movt	r1, #2
    bdbc:	movw	r0, #41780	; 0xa334
    bdc0:	movt	r0, #1
    bdc4:	mov	r2, r1
    bdc8:	mov	r3, r1
    bdcc:	bl	17f20 <fputs@plt+0xeff8>
    bdd0:	ldr	r3, [r9, #80]	; 0x50
    bdd4:	cmp	r3, #0
    bdd8:	beq	be18 <fputs@plt+0x2ef0>
    bddc:	ldr	r3, [r5, #20]
    bde0:	add	r2, r3, r4
    bde4:	ldrb	r3, [r3, r4]
    bde8:	cmp	r3, #0
    bdec:	bne	be18 <fputs@plt+0x2ef0>
    bdf0:	ldr	r1, [sp, #8]
    bdf4:	cmp	r1, #0
    bdf8:	beq	c178 <fputs@plt+0x3250>
    bdfc:	movw	r1, #40880	; 0x9fb0
    be00:	movt	r1, #2
    be04:	movw	r0, #41840	; 0xa370
    be08:	movt	r0, #1
    be0c:	mov	r2, r1
    be10:	mov	r3, r1
    be14:	bl	17f20 <fputs@plt+0xeff8>
    be18:	ldr	r2, [r9, #52]	; 0x34
    be1c:	cmp	r2, #0
    be20:	beq	be8c <fputs@plt+0x2f64>
    be24:	add	r0, r4, r4, lsl #1
    be28:	ldr	r1, [r5, #12]
    be2c:	lsl	sl, r0, #2
    be30:	add	r3, r1, sl
    be34:	ldr	lr, [r3, #4]
    be38:	cmp	lr, #0
    be3c:	beq	be80 <fputs@plt+0x2f58>
    be40:	cmp	r2, lr
    be44:	ldr	r0, [r1, r0, lsl #2]
    be48:	ldr	r1, [r9, #48]	; 0x30
    be4c:	beq	c1a8 <fputs@plt+0x3280>
    be50:	add	r1, r4, #1
    be54:	add	r0, sp, #24
    be58:	bl	17aa8 <fputs@plt+0xeb80>
    be5c:	movw	r2, #40880	; 0x9fb0
    be60:	movt	r2, #2
    be64:	add	r1, sp, #24
    be68:	movw	r0, #42076	; 0xa45c
    be6c:	movt	r0, #1
    be70:	mov	r3, r2
    be74:	bl	17f20 <fputs@plt+0xeff8>
    be78:	ldr	r3, [r5, #12]
    be7c:	add	r3, r3, sl
    be80:	mov	r0, r3
    be84:	add	r1, r9, #48	; 0x30
    be88:	bl	19478 <_ZdlPv@@Base+0x274>
    be8c:	ldr	r3, [r9, #68]	; 0x44
    be90:	cmp	r3, #0
    be94:	beq	beac <fputs@plt+0x2f84>
    be98:	cmp	r4, #0
    be9c:	bne	c0c4 <fputs@plt+0x319c>
    bea0:	ldr	r2, [r5, #28]
    bea4:	ldr	r2, [r2, r7]
    bea8:	strb	r3, [r2, r4]
    beac:	ldr	r3, [r5, #28]
    beb0:	ldr	r2, [r9, #64]	; 0x40
    beb4:	ldr	r3, [r3, r7]
    beb8:	add	r3, r3, r4
    bebc:	strb	r2, [r3, #1]
    bec0:	ldr	r3, [r9, #72]	; 0x48
    bec4:	ldr	r9, [r9, #44]	; 0x2c
    bec8:	cmp	r3, #0
    becc:	addne	r6, r6, #1
    bed0:	addeq	r4, r4, #1
    bed4:	movne	r4, #0
    bed8:	cmp	r9, #0
    bedc:	beq	c0dc <fputs@plt+0x31b4>
    bee0:	ldr	r3, [r5, #24]
    bee4:	mov	r2, #44	; 0x2c
    bee8:	mul	r2, r2, r4
    beec:	ldr	lr, [r9]
    bef0:	ldr	r0, [r3, r6, lsl #2]
    bef4:	add	r1, r9, #8
    bef8:	ldr	ip, [r9, #4]
    befc:	lsl	r7, r6, #2
    bf00:	add	sl, r0, r2
    bf04:	str	lr, [r0, r2]
    bf08:	add	r0, sl, #8
    bf0c:	str	ip, [sl, #4]
    bf10:	bl	19478 <_ZdlPv@@Base+0x274>
    bf14:	add	r1, r9, #20
    bf18:	add	r0, sl, #20
    bf1c:	bl	19478 <_ZdlPv@@Base+0x274>
    bf20:	ldrb	r2, [r9, #37]	; 0x25
    bf24:	ldrb	r0, [r9, #36]	; 0x24
    bf28:	cmp	r4, r8
    bf2c:	ldr	r1, [r9, #32]
    bf30:	strb	r2, [sl, #37]	; 0x25
    bf34:	strb	r0, [sl, #36]	; 0x24
    bf38:	ldr	r2, [r9, #40]	; 0x28
    bf3c:	str	r1, [sl, #32]
    bf40:	str	r2, [sl, #40]	; 0x28
    bf44:	blt	bd44 <fputs@plt+0x2e1c>
    bf48:	ldr	r3, [r9, #60]	; 0x3c
    bf4c:	cmp	r3, #0
    bf50:	blt	bd88 <fputs@plt+0x2e60>
    bf54:	movw	r1, #40880	; 0x9fb0
    bf58:	movt	r1, #2
    bf5c:	movw	r0, #41736	; 0xa308
    bf60:	movt	r0, #1
    bf64:	mov	r2, r1
    bf68:	mov	r3, r1
    bf6c:	bl	17f20 <fputs@plt+0xeff8>
    bf70:	b	bd88 <fputs@plt+0x2e60>
    bf74:	mov	r0, r6
    bf78:	bl	94c4 <fputs@plt+0x59c>
    bf7c:	mov	r3, #1
    bf80:	str	r3, [r5, #72]	; 0x48
    bf84:	mov	r4, r0
    bf88:	b	bb2c <fputs@plt+0x2c04>
    bf8c:	movw	r1, #40880	; 0x9fb0
    bf90:	movt	r1, #2
    bf94:	mov	ip, #2
    bf98:	movw	r0, #41532	; 0xa23c
    bf9c:	mov	r2, r1
    bfa0:	mov	r3, r1
    bfa4:	str	ip, [r5, #64]	; 0x40
    bfa8:	movt	r0, #1
    bfac:	bl	17f20 <fputs@plt+0xeff8>
    bfb0:	b	bb20 <fputs@plt+0x2bf8>
    bfb4:	movw	r1, #40880	; 0x9fb0
    bfb8:	movt	r1, #2
    bfbc:	movw	r0, #41456	; 0xa1f0
    bfc0:	movt	r0, #1
    bfc4:	mov	r2, r1
    bfc8:	mov	r3, r1
    bfcc:	bl	17f20 <fputs@plt+0xeff8>
    bfd0:	b	b310 <fputs@plt+0x23e8>
    bfd4:	movw	r1, #40880	; 0x9fb0
    bfd8:	movt	r1, #2
    bfdc:	movw	r0, #41432	; 0xa1d8
    bfe0:	movt	r0, #1
    bfe4:	mov	r2, r1
    bfe8:	mov	r3, r1
    bfec:	bl	17f20 <fputs@plt+0xeff8>
    bff0:	b	b310 <fputs@plt+0x23e8>
    bff4:	add	r8, r5, #48	; 0x30
    bff8:	movw	r1, #48828	; 0xbebc
    bffc:	movt	r1, #1
    c000:	mov	r0, r8
    c004:	bl	194b8 <_ZdlPv@@Base+0x2b4>
    c008:	mov	r0, r6
    c00c:	bl	94c4 <fputs@plt+0x59c>
    c010:	cmp	r0, #41	; 0x29
    c014:	bne	c05c <fputs@plt+0x3134>
    c018:	b	c0b4 <fputs@plt+0x318c>
    c01c:	ldr	r3, [r5, #52]	; 0x34
    c020:	uxtb	r4, r0
    c024:	ldr	r2, [r5, #56]	; 0x38
    c028:	cmp	r3, r2
    c02c:	blt	c03c <fputs@plt+0x3114>
    c030:	mov	r0, r8
    c034:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    c038:	ldr	r3, [r5, #52]	; 0x34
    c03c:	ldr	r2, [r5, #48]	; 0x30
    c040:	add	r1, r3, #1
    c044:	mov	r0, r6
    c048:	str	r1, [r5, #52]	; 0x34
    c04c:	strb	r4, [r2, r3]
    c050:	bl	94c4 <fputs@plt+0x59c>
    c054:	cmp	r0, #41	; 0x29
    c058:	beq	c0b4 <fputs@plt+0x318c>
    c05c:	cmn	r0, #1
    c060:	cmpne	r0, #10
    c064:	bne	c01c <fputs@plt+0x30f4>
    c068:	movw	r1, #40880	; 0x9fb0
    c06c:	movt	r1, #2
    c070:	movw	r0, #40364	; 0x9dac
    c074:	movt	r0, #1
    c078:	mov	r2, r1
    c07c:	mov	r3, r1
    c080:	bl	17f20 <fputs@plt+0xeff8>
    c084:	mov	r0, r5
    c088:	bl	aed8 <fputs@plt+0x1fb0>
    c08c:	mov	r0, #0
    c090:	b	b2c4 <fputs@plt+0x239c>
    c094:	mov	r0, r9
    c098:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    c09c:	ldr	r3, [r5, #24]
    c0a0:	b	bc0c <fputs@plt+0x2ce4>
    c0a4:	mov	r0, r9
    c0a8:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    c0ac:	ldr	r3, [r5, #12]
    c0b0:	b	bb90 <fputs@plt+0x2c68>
    c0b4:	mov	r0, r6
    c0b8:	bl	94c4 <fputs@plt+0x59c>
    c0bc:	mov	r4, r0
    c0c0:	b	b614 <fputs@plt+0x26ec>
    c0c4:	movw	r1, #40256	; 0x9d40
    c0c8:	movw	r0, #1205	; 0x4b5
    c0cc:	movt	r1, #1
    c0d0:	bl	17618 <fputs@plt+0xe6f0>
    c0d4:	ldr	r3, [r9, #68]	; 0x44
    c0d8:	b	bea0 <fputs@plt+0x2f78>
    c0dc:	ldr	sl, [sp, #20]
    c0e0:	ldr	r0, [sp, #16]
    c0e4:	bl	aed8 <fputs@plt+0x1fb0>
    c0e8:	cmp	sl, #0
    c0ec:	beq	c220 <fputs@plt+0x32f8>
    c0f0:	ldr	r2, [r5]
    c0f4:	ldr	r3, [r5, #24]
    c0f8:	sub	r2, r2, #-1073741823	; 0xc0000001
    c0fc:	ldr	r3, [r3, r2, lsl #2]
    c100:	ldr	r2, [r3, #40]	; 0x28
    c104:	sub	r1, r2, #7
    c108:	cmp	r2, #5
    c10c:	cmpne	r1, #1
    c110:	bls	c130 <fputs@plt+0x3208>
    c114:	b	c188 <fputs@plt+0x3260>
    c118:	ldr	r2, [r3, #84]	; 0x54
    c11c:	add	r3, r3, #44	; 0x2c
    c120:	sub	r1, r2, #7
    c124:	cmp	r2, #5
    c128:	cmpne	r1, #1
    c12c:	bhi	c188 <fputs@plt+0x3260>
    c130:	add	r9, r9, #1
    c134:	cmp	r9, sl
    c138:	bne	c118 <fputs@plt+0x31f0>
    c13c:	movw	r1, #40880	; 0x9fb0
    c140:	movt	r1, #2
    c144:	movw	r0, #42108	; 0xa47c
    c148:	movt	r0, #1
    c14c:	mov	r2, r1
    c150:	mov	r3, r1
    c154:	bl	17f20 <fputs@plt+0xeff8>
    c158:	mov	r0, r5
    c15c:	bl	ad24 <fputs@plt+0x1dfc>
    c160:	mov	r0, r5
    c164:	bl	19204 <_ZdlPv@@Base>
    c168:	b	b2c0 <fputs@plt+0x2398>
    c16c:	mov	r3, #1
    c170:	strb	r3, [r2]
    c174:	b	bdd0 <fputs@plt+0x2ea8>
    c178:	mov	r3, #1
    c17c:	strb	r3, [r2]
    c180:	str	r3, [sp, #12]
    c184:	b	be18 <fputs@plt+0x2ef0>
    c188:	ldr	r2, [sp, #12]
    c18c:	cmp	r2, #0
    c190:	beq	c1a0 <fputs@plt+0x3278>
    c194:	ldr	r3, [fp]
    c198:	tst	r3, #2
    c19c:	bne	c1e0 <fputs@plt+0x32b8>
    c1a0:	mov	r0, r5
    c1a4:	b	b2c4 <fputs@plt+0x239c>
    c1a8:	str	r3, [sp]
    c1ac:	bl	8d3c <memcmp@plt>
    c1b0:	ldr	r3, [sp]
    c1b4:	cmp	r0, #0
    c1b8:	bne	be50 <fputs@plt+0x2f28>
    c1bc:	b	be80 <fputs@plt+0x2f58>
    c1c0:	mov	r0, #32
    c1c4:	bl	191b4 <_Znwj@@Base>
    c1c8:	mov	r1, r6
    c1cc:	mov	r2, sl
    c1d0:	mov	r5, r0
    c1d4:	bl	a82c <fputs@plt+0x1904>
    c1d8:	mov	r6, #0
    c1dc:	b	bd30 <fputs@plt+0x2e08>
    c1e0:	movw	r1, #40880	; 0x9fb0
    c1e4:	movt	r1, #2
    c1e8:	movw	r0, #41904	; 0xa3b0
    c1ec:	movt	r0, #1
    c1f0:	mov	r3, r1
    c1f4:	mov	r2, r1
    c1f8:	bl	17f20 <fputs@plt+0xeff8>
    c1fc:	ldr	r3, [fp]
    c200:	mov	r0, r5
    c204:	bic	r3, r3, #2
    c208:	str	r3, [fp]
    c20c:	b	b2c4 <fputs@plt+0x239c>
    c210:	bl	8e74 <__stack_chk_fail@plt>
    c214:	mov	r0, r5
    c218:	bl	19204 <_ZdlPv@@Base>
    c21c:	bl	8db4 <__cxa_end_cleanup@plt>
    c220:	movw	r1, #40880	; 0x9fb0
    c224:	movt	r1, #2
    c228:	movw	r0, #42108	; 0xa47c
    c22c:	movt	r0, #1
    c230:	mov	r2, r1
    c234:	mov	r3, r1
    c238:	bl	17f20 <fputs@plt+0xeff8>
    c23c:	cmp	r5, #0
    c240:	beq	b2c0 <fputs@plt+0x2398>
    c244:	b	c158 <fputs@plt+0x3230>
    c248:	b	c214 <fputs@plt+0x32ec>
    c24c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c250:	movw	r3, #28944	; 0x7110
    c254:	sub	sp, sp, #108	; 0x6c
    c258:	movt	r3, #2
    c25c:	ldrb	ip, [r2, #10]
    c260:	mov	r9, r1
    c264:	str	r3, [sp, #60]	; 0x3c
    c268:	ldr	r3, [r3]
    c26c:	str	r0, [sp, #32]
    c270:	mov	r0, #84	; 0x54
    c274:	str	r2, [sp, #48]	; 0x30
    c278:	str	ip, [sp, #44]	; 0x2c
    c27c:	ldr	r8, [r1, #4]
    c280:	str	r3, [sp, #100]	; 0x64
    c284:	bl	191b4 <_Znwj@@Base>
    c288:	ldr	lr, [sp, #48]	; 0x30
    c28c:	mov	r1, r8
    c290:	ldrb	ip, [lr, #11]
    c294:	ldr	r2, [lr]
    c298:	ldr	r3, [lr, #4]
    c29c:	str	ip, [sp]
    c2a0:	str	r0, [sp, #28]
    c2a4:	bl	e23c <fputs@plt+0x5314>
    c2a8:	ldr	r2, [sp, #48]	; 0x30
    c2ac:	ldrb	r1, [r2, #8]
    c2b0:	cmp	r1, #0
    c2b4:	bne	cfa8 <fputs@plt+0x4080>
    c2b8:	movw	sl, #40900	; 0x9fc4
    c2bc:	movt	sl, #2
    c2c0:	mov	r3, #0
    c2c4:	str	r3, [sp, #40]	; 0x28
    c2c8:	str	r3, [sp, #24]
    c2cc:	ldr	r0, [sp, #32]
    c2d0:	bl	94c4 <fputs@plt+0x59c>
    c2d4:	cmn	r0, #1
    c2d8:	mov	r5, r0
    c2dc:	beq	ca5c <fputs@plt+0x3b34>
    c2e0:	cmp	r0, #46	; 0x2e
    c2e4:	beq	c700 <fputs@plt+0x37d8>
    c2e8:	subs	r3, r0, #95	; 0x5f
    c2ec:	rsbs	r4, r3, #0
    c2f0:	adcs	r4, r4, r3
    c2f4:	cmp	r0, #95	; 0x5f
    c2f8:	cmpne	r0, #61	; 0x3d
    c2fc:	beq	c6d8 <fputs@plt+0x37b0>
    c300:	add	r0, sp, #68	; 0x44
    c304:	bl	192f4 <_ZdlPv@@Base+0xf0>
    c308:	ldr	r3, [r9]
    c30c:	ldr	lr, [sp, #40]	; 0x28
    c310:	cmp	lr, r3
    c314:	blt	c758 <fputs@plt+0x3830>
    c318:	ldr	r2, [r9, #24]
    c31c:	sub	r3, r3, #1
    c320:	str	r3, [sp, #40]	; 0x28
    c324:	lsl	lr, r3, #2
    c328:	str	lr, [sp, #52]	; 0x34
    c32c:	ldr	r2, [r2, r3, lsl #2]
    c330:	str	r2, [sp, #20]
    c334:	mov	lr, #0
    c338:	str	lr, [sp, #56]	; 0x38
    c33c:	mov	r4, lr
    c340:	ldr	r1, [sp, #44]	; 0x2c
    c344:	cmp	r5, r1
    c348:	beq	c5d0 <fputs@plt+0x36a8>
    c34c:	cmp	r5, #10
    c350:	bne	c5a8 <fputs@plt+0x3680>
    c354:	movw	r6, #40996	; 0xa024
    c358:	movt	r6, #2
    c35c:	ldr	r6, [r6]
    c360:	str	r6, [sp, #36]	; 0x24
    c364:	ldr	ip, [sp, #48]	; 0x30
    c368:	ldr	r2, [sp, #36]	; 0x24
    c36c:	ldr	r3, [ip]
    c370:	sub	r2, r2, #1
    c374:	str	r2, [sp, #36]	; 0x24
    c378:	tst	r3, #64	; 0x40
    c37c:	bne	c5f8 <fputs@plt+0x36d0>
    c380:	cmp	r4, r8
    c384:	bge	c418 <fputs@plt+0x34f0>
    c388:	mov	r6, #44	; 0x2c
    c38c:	ldr	lr, [sp, #20]
    c390:	mul	r6, r6, r4
    c394:	add	fp, lr, r6
    c398:	ldr	r3, [fp, #40]	; 0x28
    c39c:	cmp	r3, #5
    c3a0:	bne	c418 <fputs@plt+0x34f0>
    c3a4:	ldr	r1, [sp, #20]
    c3a8:	add	r6, r6, #44	; 0x2c
    c3ac:	add	r7, sp, #80	; 0x50
    c3b0:	add	r6, r1, r6
    c3b4:	b	c3cc <fputs@plt+0x34a4>
    c3b8:	mov	fp, r6
    c3bc:	add	r6, r6, #44	; 0x2c
    c3c0:	ldr	r3, [r6, #-4]
    c3c4:	cmp	r3, #5
    c3c8:	bne	c418 <fputs@plt+0x34f0>
    c3cc:	movw	r1, #48828	; 0xbebc
    c3d0:	mov	r0, r7
    c3d4:	movt	r1, #1
    c3d8:	bl	1936c <_ZdlPv@@Base+0x168>
    c3dc:	ldr	r3, [sl]
    c3e0:	ldr	r2, [sp, #36]	; 0x24
    c3e4:	ldr	r0, [sp, #28]
    c3e8:	str	r3, [sp, #4]
    c3ec:	mov	r3, r7
    c3f0:	str	r2, [sp, #8]
    c3f4:	mov	r2, r4
    c3f8:	str	fp, [sp]
    c3fc:	ldr	r1, [sp, #24]
    c400:	bl	ecec <fputs@plt+0x5dc4>
    c404:	mov	r0, r7
    c408:	bl	19458 <_ZdlPv@@Base+0x254>
    c40c:	add	r4, r4, #1
    c410:	cmp	r4, r8
    c414:	bne	c3b8 <fputs@plt+0x3490>
    c418:	cmp	r5, #10
    c41c:	beq	c648 <fputs@plt+0x3720>
    c420:	cmp	r8, r4
    c424:	bgt	c604 <fputs@plt+0x36dc>
    c428:	ldr	r3, [sp, #72]	; 0x48
    c42c:	cmp	r3, #0
    c430:	beq	c598 <fputs@plt+0x3670>
    c434:	cmp	r3, #1
    c438:	ble	c44c <fputs@plt+0x3524>
    c43c:	ldr	r3, [sp, #68]	; 0x44
    c440:	ldrb	r2, [r3]
    c444:	cmp	r2, #92	; 0x5c
    c448:	beq	c584 <fputs@plt+0x365c>
    c44c:	ldr	r1, [sp, #56]	; 0x38
    c450:	cmp	r1, #0
    c454:	bne	c598 <fputs@plt+0x3670>
    c458:	cmp	r5, #10
    c45c:	beq	c87c <fputs@plt+0x3954>
    c460:	ldr	r3, [sp, #72]	; 0x48
    c464:	ldr	r2, [sp, #76]	; 0x4c
    c468:	cmp	r3, r2
    c46c:	bge	c748 <fputs@plt+0x3820>
    c470:	ldr	r2, [sp, #68]	; 0x44
    c474:	add	r7, sp, #80	; 0x50
    c478:	add	r1, r3, #1
    c47c:	str	r1, [sp, #72]	; 0x48
    c480:	mov	r1, #0
    c484:	mov	r0, r7
    c488:	strb	r1, [r2, r3]
    c48c:	ldr	r1, [sp, #68]	; 0x44
    c490:	bl	17a7c <fputs@plt+0xeb54>
    c494:	movw	r2, #40880	; 0x9fb0
    c498:	movt	r2, #2
    c49c:	movw	r0, #42184	; 0xa4c8
    c4a0:	mov	r1, r7
    c4a4:	mov	r3, r2
    c4a8:	movt	r0, #1
    c4ac:	bl	17f20 <fputs@plt+0xeff8>
    c4b0:	cmp	r5, #10
    c4b4:	beq	ca2c <fputs@plt+0x3b04>
    c4b8:	add	r4, r4, #1
    c4bc:	movw	r1, #48828	; 0xbebc
    c4c0:	add	r0, sp, #68	; 0x44
    c4c4:	movt	r1, #1
    c4c8:	bl	194b8 <_ZdlPv@@Base+0x2b4>
    c4cc:	ldr	r0, [sp, #32]
    c4d0:	bl	94c4 <fputs@plt+0x59c>
    c4d4:	cmn	r0, #1
    c4d8:	mov	r5, r0
    c4dc:	bne	c340 <fputs@plt+0x3418>
    c4e0:	movw	r1, #48828	; 0xbebc
    c4e4:	add	r0, sp, #68	; 0x44
    c4e8:	movt	r1, #1
    c4ec:	bl	194b8 <_ZdlPv@@Base+0x2b4>
    c4f0:	cmp	r4, r8
    c4f4:	bge	c548 <fputs@plt+0x3620>
    c4f8:	ldr	lr, [sp, #20]
    c4fc:	mov	r5, #44	; 0x2c
    c500:	movw	r6, #40996	; 0xa024
    c504:	movt	r6, #2
    c508:	mla	r5, r5, r4, lr
    c50c:	ldr	ip, [sl]
    c510:	ldr	r3, [r6]
    c514:	mov	r2, r4
    c518:	ldr	r0, [sp, #28]
    c51c:	sub	r3, r3, #1
    c520:	ldr	r1, [sp, #24]
    c524:	str	r3, [sp, #8]
    c528:	add	r3, sp, #68	; 0x44
    c52c:	str	r5, [sp]
    c530:	str	ip, [sp, #4]
    c534:	bl	ecec <fputs@plt+0x5dc4>
    c538:	add	r4, r4, #1
    c53c:	add	r5, r5, #44	; 0x2c
    c540:	cmp	r4, r8
    c544:	bne	c50c <fputs@plt+0x35e4>
    c548:	ldr	r3, [r9, #28]
    c54c:	ldr	ip, [sp, #52]	; 0x34
    c550:	ldr	r0, [sp, #28]
    c554:	ldr	r1, [sp, #24]
    c558:	ldr	r2, [r3, ip]
    c55c:	bl	f5a0 <fputs@plt+0x6678>
    c560:	ldr	r1, [sp, #24]
    c564:	add	r0, sp, #68	; 0x44
    c568:	ldr	r2, [sp, #40]	; 0x28
    c56c:	add	r1, r1, #1
    c570:	str	r1, [sp, #24]
    c574:	add	r2, r2, #1
    c578:	str	r2, [sp, #40]	; 0x28
    c57c:	bl	19458 <_ZdlPv@@Base+0x254>
    c580:	b	c2cc <fputs@plt+0x33a4>
    c584:	ldrb	r3, [r3, #1]
    c588:	cmp	r3, #34	; 0x22
    c58c:	bne	c44c <fputs@plt+0x3524>
    c590:	mov	r3, #1
    c594:	str	r3, [sp, #56]	; 0x38
    c598:	cmp	r5, #10
    c59c:	add	r4, r4, #1
    c5a0:	bne	c4bc <fputs@plt+0x3594>
    c5a4:	b	c4e0 <fputs@plt+0x35b8>
    c5a8:	ldr	r3, [sp, #72]	; 0x48
    c5ac:	uxtb	r5, r5
    c5b0:	ldr	r2, [sp, #76]	; 0x4c
    c5b4:	cmp	r3, r2
    c5b8:	bge	c6c8 <fputs@plt+0x37a0>
    c5bc:	ldr	r2, [sp, #68]	; 0x44
    c5c0:	add	r1, r3, #1
    c5c4:	str	r1, [sp, #72]	; 0x48
    c5c8:	strb	r5, [r2, r3]
    c5cc:	b	c4cc <fputs@plt+0x35a4>
    c5d0:	movw	r6, #40996	; 0xa024
    c5d4:	movt	r6, #2
    c5d8:	cmp	r5, #10
    c5dc:	ldr	r6, [r6]
    c5e0:	str	r6, [sp, #36]	; 0x24
    c5e4:	beq	c364 <fputs@plt+0x343c>
    c5e8:	ldr	ip, [sp, #48]	; 0x30
    c5ec:	ldr	r3, [ip]
    c5f0:	tst	r3, #64	; 0x40
    c5f4:	beq	c380 <fputs@plt+0x3458>
    c5f8:	add	r0, sp, #68	; 0x44
    c5fc:	bl	19a94 <_ZdlPv@@Base+0x890>
    c600:	b	c380 <fputs@plt+0x3458>
    c604:	ldr	r1, [sp, #20]
    c608:	mov	ip, #44	; 0x2c
    c60c:	ldr	r3, [sl]
    c610:	ldr	r2, [sp, #36]	; 0x24
    c614:	mla	ip, ip, r4, r1
    c618:	str	r3, [sp, #4]
    c61c:	str	r2, [sp, #8]
    c620:	add	r3, sp, #68	; 0x44
    c624:	ldr	r0, [sp, #28]
    c628:	mov	r2, r4
    c62c:	ldr	r1, [sp, #24]
    c630:	str	ip, [sp]
    c634:	bl	ecec <fputs@plt+0x5dc4>
    c638:	cmp	r5, #10
    c63c:	add	r4, r4, #1
    c640:	bne	c4bc <fputs@plt+0x3594>
    c644:	b	c4e0 <fputs@plt+0x35b8>
    c648:	ldr	r3, [sp, #72]	; 0x48
    c64c:	cmp	r3, #2
    c650:	bne	c420 <fputs@plt+0x34f8>
    c654:	ldr	r3, [sp, #68]	; 0x44
    c658:	ldrb	r2, [r3]
    c65c:	cmp	r2, #84	; 0x54
    c660:	bne	c420 <fputs@plt+0x34f8>
    c664:	ldrb	r3, [r3, #1]
    c668:	cmp	r3, #123	; 0x7b
    c66c:	bne	c420 <fputs@plt+0x34f8>
    c670:	movw	r1, #48828	; 0xbebc
    c674:	add	r0, sp, #68	; 0x44
    c678:	movt	r1, #1
    c67c:	bl	194b8 <_ZdlPv@@Base+0x2b4>
    c680:	movw	fp, #29016	; 0x7158
    c684:	movt	fp, #2
    c688:	mov	r6, #0
    c68c:	ldr	r0, [sp, #32]
    c690:	bl	94c4 <fputs@plt+0x59c>
    c694:	cmn	r0, #1
    c698:	mov	r5, r0
    c69c:	beq	cd58 <fputs@plt+0x3e30>
    c6a0:	cmp	r6, #6
    c6a4:	ldrls	pc, [pc, r6, lsl #2]
    c6a8:	b	ce00 <fputs@plt+0x3ed8>
    c6ac:	andeq	ip, r0, r8, lsl #26
    c6b0:	ldrdeq	ip, [r0], -r0
    c6b4:	andeq	ip, r0, ip, lsl #27
    c6b8:			; <UNDEFINED> instruction: 0x0000ccb0
    c6bc:	andeq	ip, r0, r0, ror #24
    c6c0:	andeq	ip, r0, r8, lsl ip
    c6c4:	muleq	r0, r0, fp
    c6c8:	add	r0, sp, #68	; 0x44
    c6cc:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    c6d0:	ldr	r3, [sp, #72]	; 0x48
    c6d4:	b	c5bc <fputs@plt+0x3694>
    c6d8:	ldr	r0, [sp, #32]
    c6dc:	bl	94c4 <fputs@plt+0x59c>
    c6e0:	cmp	r0, #10
    c6e4:	bne	c738 <fputs@plt+0x3810>
    c6e8:	cmp	r4, #0
    c6ec:	bne	ca1c <fputs@plt+0x3af4>
    c6f0:	ldr	r0, [sp, #28]
    c6f4:	ldr	r1, [sp, #24]
    c6f8:	bl	e7cc <fputs@plt+0x58a4>
    c6fc:	b	c2cc <fputs@plt+0x33a4>
    c700:	ldr	r0, [sp, #32]
    c704:	bl	94c4 <fputs@plt+0x59c>
    c708:	cmn	r0, #1
    c70c:	moveq	r1, #255	; 0xff
    c710:	beq	c88c <fputs@plt+0x3964>
    c714:	uxtb	r1, r0
    c718:	movw	r3, #38572	; 0x96ac
    c71c:	movt	r3, #2
    c720:	ldrb	r3, [r3, r1]
    c724:	cmp	r3, #0
    c728:	beq	c88c <fputs@plt+0x3964>
    c72c:	ldr	r0, [sp, #32]
    c730:	bl	9458 <fputs@plt+0x530>
    c734:	b	c300 <fputs@plt+0x33d8>
    c738:	uxtb	r1, r0
    c73c:	ldr	r0, [sp, #32]
    c740:	bl	9458 <fputs@plt+0x530>
    c744:	b	c300 <fputs@plt+0x33d8>
    c748:	add	r0, sp, #68	; 0x44
    c74c:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    c750:	ldr	r3, [sp, #72]	; 0x48
    c754:	b	c470 <fputs@plt+0x3548>
    c758:	ldr	r1, [sp, #40]	; 0x28
    c75c:	sub	r3, r3, #1
    c760:	cmp	r1, r3
    c764:	bge	cfb8 <fputs@plt+0x4090>
    c768:	ldr	r3, [sp, #40]	; 0x28
    c76c:	movw	r7, #40996	; 0xa024
    c770:	movt	r7, #2
    c774:	mov	fp, #44	; 0x2c
    c778:	lsl	r6, r3, #2
    c77c:	cmp	r8, #0
    c780:	ble	c81c <fputs@plt+0x38f4>
    c784:	ldr	r3, [r9, #24]
    c788:	ldr	r3, [r3, r6]
    c78c:	str	r3, [sp, #20]
    c790:	ldr	r3, [r3, #40]	; 0x28
    c794:	sub	r3, r3, #7
    c798:	cmp	r3, #1
    c79c:	bhi	c874 <fputs@plt+0x394c>
    c7a0:	ldr	r2, [sp, #20]
    c7a4:	mov	r3, #0
    c7a8:	b	c7c0 <fputs@plt+0x3898>
    c7ac:	ldr	r1, [r2, #84]	; 0x54
    c7b0:	add	r2, r2, #44	; 0x2c
    c7b4:	sub	r1, r1, #7
    c7b8:	cmp	r1, #1
    c7bc:	bhi	c874 <fputs@plt+0x394c>
    c7c0:	add	r3, r3, #1
    c7c4:	cmp	r3, r8
    c7c8:	bne	c7ac <fputs@plt+0x3884>
    c7cc:	mov	r4, #0
    c7d0:	b	c7e0 <fputs@plt+0x38b8>
    c7d4:	ldr	r3, [r9, #24]
    c7d8:	ldr	r3, [r3, r6]
    c7dc:	str	r3, [sp, #20]
    c7e0:	ldr	lr, [sp, #20]
    c7e4:	ldr	r3, [r7]
    c7e8:	ldr	r2, [sl]
    c7ec:	mla	ip, fp, r4, lr
    c7f0:	str	r3, [sp, #8]
    c7f4:	str	r2, [sp, #4]
    c7f8:	add	r3, sp, #68	; 0x44
    c7fc:	ldr	r0, [sp, #28]
    c800:	mov	r2, r4
    c804:	ldr	r1, [sp, #24]
    c808:	str	ip, [sp]
    c80c:	bl	ecec <fputs@plt+0x5dc4>
    c810:	add	r4, r4, #1
    c814:	cmp	r4, r8
    c818:	bne	c7d4 <fputs@plt+0x38ac>
    c81c:	ldr	r3, [r9, #28]
    c820:	ldr	r0, [sp, #28]
    c824:	ldr	r1, [sp, #24]
    c828:	ldr	r2, [r3, r6]
    c82c:	bl	f5a0 <fputs@plt+0x6678>
    c830:	ldr	r1, [sp, #40]	; 0x28
    c834:	add	r6, r6, #4
    c838:	ldr	r3, [r9]
    c83c:	add	r1, r1, #1
    c840:	ldr	r2, [sp, #24]
    c844:	sub	r3, r3, #1
    c848:	str	r1, [sp, #40]	; 0x28
    c84c:	cmp	r3, r1
    c850:	add	r2, r2, #1
    c854:	str	r2, [sp, #24]
    c858:	bgt	c77c <fputs@plt+0x3854>
    c85c:	ldr	r3, [r9, #24]
    c860:	lsl	ip, r1, #2
    c864:	str	ip, [sp, #52]	; 0x34
    c868:	ldr	r3, [r3, r1, lsl #2]
    c86c:	str	r3, [sp, #20]
    c870:	b	c334 <fputs@plt+0x340c>
    c874:	str	r6, [sp, #52]	; 0x34
    c878:	b	c334 <fputs@plt+0x340c>
    c87c:	ldr	r0, [sp, #32]
    c880:	mov	r1, r5
    c884:	bl	9458 <fputs@plt+0x530>
    c888:	b	c460 <fputs@plt+0x3538>
    c88c:	add	r7, sp, #80	; 0x50
    c890:	ldr	r0, [sp, #32]
    c894:	movw	r6, #40996	; 0xa024
    c898:	movt	r6, #2
    c89c:	bl	9458 <fputs@plt+0x530>
    c8a0:	mov	r0, r7
    c8a4:	bl	192f4 <_ZdlPv@@Base+0xf0>
    c8a8:	ldr	r6, [r6]
    c8ac:	b	c8dc <fputs@plt+0x39b4>
    c8b0:	ldr	r2, [sp, #80]	; 0x50
    c8b4:	cmp	r5, #10
    c8b8:	add	r1, r3, #1
    c8bc:	str	r1, [sp, #84]	; 0x54
    c8c0:	strb	r4, [r2, r3]
    c8c4:	beq	c900 <fputs@plt+0x39d8>
    c8c8:	ldr	r0, [sp, #32]
    c8cc:	bl	94c4 <fputs@plt+0x59c>
    c8d0:	cmn	r0, #1
    c8d4:	mov	r5, r0
    c8d8:	beq	c900 <fputs@plt+0x39d8>
    c8dc:	ldr	r3, [sp, #84]	; 0x54
    c8e0:	uxtb	r4, r5
    c8e4:	ldr	r2, [sp, #88]	; 0x58
    c8e8:	cmp	r3, r2
    c8ec:	blt	c8b0 <fputs@plt+0x3988>
    c8f0:	mov	r0, r7
    c8f4:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    c8f8:	ldr	r3, [sp, #84]	; 0x54
    c8fc:	b	c8b0 <fputs@plt+0x3988>
    c900:	ldr	r3, [sl]
    c904:	mov	r2, r7
    c908:	ldr	r0, [sp, #28]
    c90c:	str	r6, [sp]
    c910:	ldr	r1, [sp, #24]
    c914:	bl	e6d8 <fputs@plt+0x57b0>
    c918:	ldr	r3, [sp, #84]	; 0x54
    c91c:	cmp	r3, #3
    c920:	bgt	c964 <fputs@plt+0x3a3c>
    c924:	mov	r4, #0
    c928:	cmp	r3, #2
    c92c:	bgt	c9b8 <fputs@plt+0x3a90>
    c930:	mov	r0, r7
    c934:	bl	19458 <_ZdlPv@@Base+0x254>
    c938:	cmp	r4, #0
    c93c:	beq	c2cc <fputs@plt+0x33a4>
    c940:	ldr	r3, [sp, #28]
    c944:	cmp	r3, #0
    c948:	beq	ca3c <fputs@plt+0x3b14>
    c94c:	mov	r0, r3
    c950:	bl	e3ec <fputs@plt+0x54c4>
    c954:	ldr	r0, [sp, #28]
    c958:	bl	19204 <_ZdlPv@@Base>
    c95c:	mov	r0, #0
    c960:	b	ca40 <fputs@plt+0x3b18>
    c964:	ldr	r2, [sp, #80]	; 0x50
    c968:	ldrb	r1, [r2]
    c96c:	cmp	r1, #46	; 0x2e
    c970:	bne	c924 <fputs@plt+0x39fc>
    c974:	ldrb	r1, [r2, #1]
    c978:	cmp	r1, #84	; 0x54
    c97c:	bne	c924 <fputs@plt+0x39fc>
    c980:	ldrb	r2, [r2, #2]
    c984:	cmp	r2, #38	; 0x26
    c988:	bne	c924 <fputs@plt+0x39fc>
    c98c:	ldr	r0, [sp, #32]
    c990:	mov	r2, r9
    c994:	ldr	r1, [sp, #48]	; 0x30
    c998:	bl	b05c <fputs@plt+0x2134>
    c99c:	cmp	r0, #0
    c9a0:	beq	d020 <fputs@plt+0x40f8>
    c9a4:	ldr	r3, [sp, #84]	; 0x54
    c9a8:	mov	r9, r0
    c9ac:	mov	r4, #0
    c9b0:	cmp	r3, #2
    c9b4:	ble	c930 <fputs@plt+0x3a08>
    c9b8:	ldr	r3, [sp, #80]	; 0x50
    c9bc:	ldrb	r2, [r3]
    c9c0:	cmp	r2, #46	; 0x2e
    c9c4:	bne	c930 <fputs@plt+0x3a08>
    c9c8:	ldrb	r2, [r3, #1]
    c9cc:	cmp	r2, #108	; 0x6c
    c9d0:	bne	c930 <fputs@plt+0x3a08>
    c9d4:	ldr	r2, [sp, #84]	; 0x54
    c9d8:	cmp	r2, #2
    c9dc:	ble	cfe4 <fputs@plt+0x40bc>
    c9e0:	ldrb	r2, [r3, #2]
    c9e4:	cmp	r2, #102	; 0x66
    c9e8:	bne	c930 <fputs@plt+0x3a08>
    c9ec:	ldr	r2, [sp, #84]	; 0x54
    c9f0:	ldr	r1, [sp, #88]	; 0x58
    c9f4:	cmp	r2, r1
    c9f8:	bge	cfd0 <fputs@plt+0x40a8>
    c9fc:	add	r1, r2, #1
    ca00:	str	r1, [sp, #84]	; 0x54
    ca04:	mov	r1, #0
    ca08:	strb	r1, [r3, r2]
    ca0c:	ldr	r0, [sp, #80]	; 0x50
    ca10:	add	r0, r0, #3
    ca14:	bl	18fc4 <fputs@plt+0x1009c>
    ca18:	b	c930 <fputs@plt+0x3a08>
    ca1c:	ldr	r0, [sp, #28]
    ca20:	ldr	r1, [sp, #24]
    ca24:	bl	e76c <fputs@plt+0x5844>
    ca28:	b	c2cc <fputs@plt+0x33a4>
    ca2c:	ldr	r0, [sp, #32]
    ca30:	bl	94c4 <fputs@plt+0x59c>
    ca34:	add	r4, r4, #1
    ca38:	b	c4e0 <fputs@plt+0x35b8>
    ca3c:	ldr	r0, [sp, #28]
    ca40:	ldr	ip, [sp, #60]	; 0x3c
    ca44:	ldr	r2, [sp, #100]	; 0x64
    ca48:	ldr	r3, [ip]
    ca4c:	cmp	r2, r3
    ca50:	bne	d044 <fputs@plt+0x411c>
    ca54:	add	sp, sp, #108	; 0x6c
    ca58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ca5c:	ldr	ip, [sp, #24]
    ca60:	cmp	ip, #0
    ca64:	beq	cb64 <fputs@plt+0x3c3c>
    ca68:	cmp	r8, #1
    ca6c:	subgt	r5, r8, #1
    ca70:	movgt	r4, #0
    ca74:	ble	caa0 <fputs@plt+0x3b78>
    ca78:	ldr	r3, [r9, #8]
    ca7c:	ldr	r2, [r3, r4, lsl #2]
    ca80:	cmp	r2, #0
    ca84:	blt	ca94 <fputs@plt+0x3b6c>
    ca88:	ldr	r0, [sp, #28]
    ca8c:	mov	r1, r4
    ca90:	bl	e5e4 <fputs@plt+0x56bc>
    ca94:	add	r4, r4, #1
    ca98:	cmp	r4, r5
    ca9c:	bne	ca78 <fputs@plt+0x3b50>
    caa0:	cmp	r8, #0
    caa4:	movgt	r5, #0
    caa8:	movgt	r4, r5
    caac:	bgt	cac4 <fputs@plt+0x3b9c>
    cab0:	b	ca3c <fputs@plt+0x3b14>
    cab4:	add	r4, r4, #1
    cab8:	add	r5, r5, #12
    cabc:	cmp	r4, r8
    cac0:	beq	caf4 <fputs@plt+0x3bcc>
    cac4:	ldr	r2, [r9, #12]
    cac8:	add	r2, r2, r5
    cacc:	ldr	r3, [r2, #4]
    cad0:	cmp	r3, #0
    cad4:	beq	cab4 <fputs@plt+0x3b8c>
    cad8:	mov	r1, r4
    cadc:	ldr	r0, [sp, #28]
    cae0:	add	r4, r4, #1
    cae4:	bl	e598 <fputs@plt+0x5670>
    cae8:	cmp	r4, r8
    caec:	add	r5, r5, #12
    caf0:	bne	cac4 <fputs@plt+0x3b9c>
    caf4:	mov	r4, #0
    caf8:	b	cb08 <fputs@plt+0x3be0>
    cafc:	add	r4, r4, #1
    cb00:	cmp	r4, r8
    cb04:	beq	cb30 <fputs@plt+0x3c08>
    cb08:	ldr	r3, [r9, #16]
    cb0c:	ldrb	r3, [r3, r4]
    cb10:	cmp	r3, #0
    cb14:	beq	cafc <fputs@plt+0x3bd4>
    cb18:	mov	r1, r4
    cb1c:	ldr	r0, [sp, #28]
    cb20:	add	r4, r4, #1
    cb24:	bl	e628 <fputs@plt+0x5700>
    cb28:	cmp	r4, r8
    cb2c:	bne	cb08 <fputs@plt+0x3be0>
    cb30:	mov	r4, #0
    cb34:	b	cb44 <fputs@plt+0x3c1c>
    cb38:	add	r4, r4, #1
    cb3c:	cmp	r4, r8
    cb40:	beq	ca3c <fputs@plt+0x3b14>
    cb44:	ldr	r3, [r9, #20]
    cb48:	ldrb	r3, [r3, r4]
    cb4c:	cmp	r3, #0
    cb50:	beq	cb38 <fputs@plt+0x3c10>
    cb54:	ldr	r0, [sp, #28]
    cb58:	mov	r1, r4
    cb5c:	bl	e668 <fputs@plt+0x5740>
    cb60:	b	cb38 <fputs@plt+0x3c10>
    cb64:	movw	r1, #40880	; 0x9fb0
    cb68:	movt	r1, #2
    cb6c:	movw	r0, #42220	; 0xa4ec
    cb70:	movt	r0, #1
    cb74:	mov	r3, r1
    cb78:	mov	r2, r1
    cb7c:	bl	17f20 <fputs@plt+0xeff8>
    cb80:	ldr	r3, [sp, #28]
    cb84:	cmp	r3, #0
    cb88:	bne	c94c <fputs@plt+0x3a24>
    cb8c:	b	ca3c <fputs@plt+0x3b14>
    cb90:	cmp	r0, #10
    cb94:	cmpne	r0, #32
    cb98:	beq	cba8 <fputs@plt+0x3c80>
    cb9c:	ldr	r3, [fp]
    cba0:	cmp	r3, #0
    cba4:	beq	cf24 <fputs@plt+0x3ffc>
    cba8:	add	r7, sp, #80	; 0x50
    cbac:	mov	r0, r7
    cbb0:	bl	192f4 <_ZdlPv@@Base+0xf0>
    cbb4:	movw	r1, #42180	; 0xa4c4
    cbb8:	add	r0, sp, #68	; 0x44
    cbbc:	movt	r1, #1
    cbc0:	bl	195d8 <_ZdlPv@@Base+0x3d4>
    cbc4:	b	cbf4 <fputs@plt+0x3ccc>
    cbc8:	ldr	r2, [sp, #80]	; 0x50
    cbcc:	cmp	r5, #10
    cbd0:	add	r1, r3, #1
    cbd4:	str	r1, [sp, #84]	; 0x54
    cbd8:	strb	r6, [r2, r3]
    cbdc:	beq	ce14 <fputs@plt+0x3eec>
    cbe0:	ldr	r0, [sp, #32]
    cbe4:	bl	94c4 <fputs@plt+0x59c>
    cbe8:	cmn	r0, #1
    cbec:	mov	r5, r0
    cbf0:	beq	ce14 <fputs@plt+0x3eec>
    cbf4:	ldr	r3, [sp, #84]	; 0x54
    cbf8:	uxtb	r6, r5
    cbfc:	ldr	r2, [sp, #88]	; 0x58
    cc00:	cmp	r3, r2
    cc04:	blt	cbc8 <fputs@plt+0x3ca0>
    cc08:	mov	r0, r7
    cc0c:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    cc10:	ldr	r3, [sp, #84]	; 0x54
    cc14:	b	cbc8 <fputs@plt+0x3ca0>
    cc18:	cmp	r0, #102	; 0x66
    cc1c:	beq	ce78 <fputs@plt+0x3f50>
    cc20:	movw	r1, #42176	; 0xa4c0
    cc24:	add	r0, sp, #68	; 0x44
    cc28:	movt	r1, #1
    cc2c:	bl	195d8 <_ZdlPv@@Base+0x3d4>
    cc30:	ldr	r3, [sp, #72]	; 0x48
    cc34:	uxtb	r7, r5
    cc38:	ldr	r2, [sp, #76]	; 0x4c
    cc3c:	cmp	r3, r2
    cc40:	bge	cca0 <fputs@plt+0x3d78>
    cc44:	ldr	r2, [sp, #68]	; 0x44
    cc48:	subs	r6, r5, #10
    cc4c:	add	r1, r3, #1
    cc50:	str	r1, [sp, #72]	; 0x48
    cc54:	movne	r6, #1
    cc58:	strb	r7, [r2, r3]
    cc5c:	b	c68c <fputs@plt+0x3764>
    cc60:	cmp	r0, #108	; 0x6c
    cc64:	beq	ce68 <fputs@plt+0x3f40>
    cc68:	ldr	r3, [sp, #72]	; 0x48
    cc6c:	ldr	r2, [sp, #76]	; 0x4c
    cc70:	cmp	r3, r2
    cc74:	bge	cf58 <fputs@plt+0x4030>
    cc78:	ldr	r2, [sp, #68]	; 0x44
    cc7c:	add	r1, r3, #1
    cc80:	str	r1, [sp, #72]	; 0x48
    cc84:	mov	r1, #46	; 0x2e
    cc88:	uxtb	r7, r5
    cc8c:	strb	r1, [r2, r3]
    cc90:	ldr	r3, [sp, #72]	; 0x48
    cc94:	ldr	r2, [sp, #76]	; 0x4c
    cc98:	cmp	r3, r2
    cc9c:	blt	cc44 <fputs@plt+0x3d1c>
    cca0:	add	r0, sp, #68	; 0x44
    cca4:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    cca8:	ldr	r3, [sp, #72]	; 0x48
    ccac:	b	cc44 <fputs@plt+0x3d1c>
    ccb0:	ldr	lr, [sp, #48]	; 0x30
    ccb4:	ldr	r3, [lr]
    ccb8:	tst	r3, #64	; 0x40
    ccbc:	beq	cce4 <fputs@plt+0x3dbc>
    ccc0:	cmp	r0, #32
    ccc4:	bne	cce4 <fputs@plt+0x3dbc>
    ccc8:	ldr	r0, [sp, #32]
    cccc:	bl	94c4 <fputs@plt+0x59c>
    ccd0:	cmp	r0, #32
    ccd4:	mov	r5, r0
    ccd8:	beq	ccc8 <fputs@plt+0x3da0>
    ccdc:	cmn	r0, #1
    cce0:	beq	cd48 <fputs@plt+0x3e20>
    cce4:	cmp	r5, #10
    cce8:	beq	ccf8 <fputs@plt+0x3dd0>
    ccec:	ldr	r1, [sp, #44]	; 0x2c
    ccf0:	cmp	r5, r1
    ccf4:	bne	ce98 <fputs@plt+0x3f70>
    ccf8:	ldr	lr, [sp, #36]	; 0x24
    ccfc:	add	lr, lr, #1
    cd00:	str	lr, [sp, #36]	; 0x24
    cd04:	b	c420 <fputs@plt+0x34f8>
    cd08:	cmp	r0, #84	; 0x54
    cd0c:	beq	cf1c <fputs@plt+0x3ff4>
    cd10:	cmp	r0, #46	; 0x2e
    cd14:	beq	ce90 <fputs@plt+0x3f68>
    cd18:	ldr	r3, [sp, #72]	; 0x48
    cd1c:	uxtb	r7, r0
    cd20:	ldr	r2, [sp, #76]	; 0x4c
    cd24:	cmp	r3, r2
    cd28:	bge	cf78 <fputs@plt+0x4050>
    cd2c:	ldr	r2, [sp, #68]	; 0x44
    cd30:	cmp	r5, #10
    cd34:	add	r1, r3, #1
    cd38:	str	r1, [sp, #72]	; 0x48
    cd3c:	movne	r6, #1
    cd40:	strb	r7, [r2, r3]
    cd44:	bne	c68c <fputs@plt+0x3764>
    cd48:	cmp	r6, #7
    cd4c:	bne	c68c <fputs@plt+0x3764>
    cd50:	cmn	r5, #1
    cd54:	bne	ccf8 <fputs@plt+0x3dd0>
    cd58:	movw	r1, #40880	; 0x9fb0
    cd5c:	movt	r1, #2
    cd60:	movw	r0, #42140	; 0xa49c
    cd64:	movt	r0, #1
    cd68:	mov	r2, r1
    cd6c:	mov	r3, r1
    cd70:	bl	17f20 <fputs@plt+0xeff8>
    cd74:	add	r0, sp, #68	; 0x44
    cd78:	bl	19458 <_ZdlPv@@Base+0x254>
    cd7c:	ldr	r3, [sp, #28]
    cd80:	cmp	r3, #0
    cd84:	bne	c94c <fputs@plt+0x3a24>
    cd88:	b	ca3c <fputs@plt+0x3b14>
    cd8c:	cmp	r0, #125	; 0x7d
    cd90:	beq	ce70 <fputs@plt+0x3f48>
    cd94:	ldr	r3, [sp, #72]	; 0x48
    cd98:	ldr	r2, [sp, #76]	; 0x4c
    cd9c:	cmp	r3, r2
    cda0:	bge	cf68 <fputs@plt+0x4040>
    cda4:	ldr	r2, [sp, #68]	; 0x44
    cda8:	add	r1, r3, #1
    cdac:	mov	ip, #84	; 0x54
    cdb0:	str	r1, [sp, #72]	; 0x48
    cdb4:	uxtb	r7, r5
    cdb8:	strb	ip, [r2, r3]
    cdbc:	ldr	r3, [sp, #72]	; 0x48
    cdc0:	ldr	r2, [sp, #76]	; 0x4c
    cdc4:	cmp	r3, r2
    cdc8:	blt	cc44 <fputs@plt+0x3d1c>
    cdcc:	b	cca0 <fputs@plt+0x3d78>
    cdd0:	cmp	r0, #10
    cdd4:	ldr	r3, [sp, #72]	; 0x48
    cdd8:	ldr	r2, [sp, #76]	; 0x4c
    cddc:	uxtb	r7, r0
    cde0:	moveq	r6, #0
    cde4:	cmp	r3, r2
    cde8:	bge	ce80 <fputs@plt+0x3f58>
    cdec:	ldr	r2, [sp, #68]	; 0x44
    cdf0:	add	r1, r3, #1
    cdf4:	str	r1, [sp, #72]	; 0x48
    cdf8:	strb	r7, [r2, r3]
    cdfc:	b	cd48 <fputs@plt+0x3e20>
    ce00:	movw	r1, #40256	; 0x9d40
    ce04:	movw	r0, #1421	; 0x58d
    ce08:	movt	r1, #1
    ce0c:	bl	17618 <fputs@plt+0xe6f0>
    ce10:	b	cd48 <fputs@plt+0x3e20>
    ce14:	ldr	r3, [sp, #84]	; 0x54
    ce18:	ldr	r2, [sp, #88]	; 0x58
    ce1c:	cmp	r3, r2
    ce20:	bge	cf0c <fputs@plt+0x3fe4>
    ce24:	ldr	r2, [sp, #80]	; 0x50
    ce28:	add	r1, r3, #1
    ce2c:	str	r1, [sp, #84]	; 0x54
    ce30:	mov	r1, #0
    ce34:	strb	r1, [r2, r3]
    ce38:	ldr	r0, [sp, #80]	; 0x50
    ce3c:	bl	18fc4 <fputs@plt+0x1009c>
    ce40:	ldr	r1, [sp, #84]	; 0x54
    ce44:	mov	r0, r7
    ce48:	sub	r1, r1, #1
    ce4c:	bl	19984 <_ZdlPv@@Base+0x780>
    ce50:	add	r0, sp, #68	; 0x44
    ce54:	mov	r1, r7
    ce58:	bl	19650 <_ZdlPv@@Base+0x44c>
    ce5c:	mov	r0, r7
    ce60:	bl	19458 <_ZdlPv@@Base+0x254>
    ce64:	b	c688 <fputs@plt+0x3760>
    ce68:	mov	r6, #5
    ce6c:	b	c68c <fputs@plt+0x3764>
    ce70:	mov	r6, #3
    ce74:	b	c68c <fputs@plt+0x3764>
    ce78:	mov	r6, #6
    ce7c:	b	c68c <fputs@plt+0x3764>
    ce80:	add	r0, sp, #68	; 0x44
    ce84:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    ce88:	ldr	r3, [sp, #72]	; 0x48
    ce8c:	b	cdec <fputs@plt+0x3ec4>
    ce90:	mov	r6, #4
    ce94:	b	c68c <fputs@plt+0x3764>
    ce98:	ldr	r3, [sp, #72]	; 0x48
    ce9c:	ldr	r2, [sp, #76]	; 0x4c
    cea0:	cmp	r3, r2
    cea4:	bge	cf98 <fputs@plt+0x4070>
    cea8:	ldr	r2, [sp, #68]	; 0x44
    ceac:	add	r1, r3, #1
    ceb0:	mov	ip, #84	; 0x54
    ceb4:	str	r1, [sp, #72]	; 0x48
    ceb8:	strb	ip, [r2, r3]
    cebc:	ldr	r3, [sp, #72]	; 0x48
    cec0:	ldr	r2, [sp, #76]	; 0x4c
    cec4:	cmp	r3, r2
    cec8:	bge	cf88 <fputs@plt+0x4060>
    cecc:	ldr	r2, [sp, #68]	; 0x44
    ced0:	add	r1, r3, #1
    ced4:	str	r1, [sp, #72]	; 0x48
    ced8:	mov	r1, #125	; 0x7d
    cedc:	uxtb	r5, r5
    cee0:	strb	r1, [r2, r3]
    cee4:	ldr	r3, [sp, #72]	; 0x48
    cee8:	ldr	r2, [sp, #76]	; 0x4c
    ceec:	cmp	r3, r2
    cef0:	bge	cf48 <fputs@plt+0x4020>
    cef4:	ldr	r2, [sp, #68]	; 0x44
    cef8:	add	r1, r3, #1
    cefc:	mov	r6, #1
    cf00:	str	r1, [sp, #72]	; 0x48
    cf04:	strb	r5, [r2, r3]
    cf08:	b	c68c <fputs@plt+0x3764>
    cf0c:	mov	r0, r7
    cf10:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    cf14:	ldr	r3, [sp, #84]	; 0x54
    cf18:	b	ce24 <fputs@plt+0x3efc>
    cf1c:	mov	r6, #2
    cf20:	b	c68c <fputs@plt+0x3764>
    cf24:	movw	r1, #42180	; 0xa4c4
    cf28:	add	r0, sp, #68	; 0x44
    cf2c:	movt	r1, #1
    cf30:	bl	195d8 <_ZdlPv@@Base+0x3d4>
    cf34:	ldr	r3, [sp, #72]	; 0x48
    cf38:	uxtb	r5, r5
    cf3c:	ldr	r2, [sp, #76]	; 0x4c
    cf40:	cmp	r3, r2
    cf44:	blt	cef4 <fputs@plt+0x3fcc>
    cf48:	add	r0, sp, #68	; 0x44
    cf4c:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    cf50:	ldr	r3, [sp, #72]	; 0x48
    cf54:	b	cef4 <fputs@plt+0x3fcc>
    cf58:	add	r0, sp, #68	; 0x44
    cf5c:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    cf60:	ldr	r3, [sp, #72]	; 0x48
    cf64:	b	cc78 <fputs@plt+0x3d50>
    cf68:	add	r0, sp, #68	; 0x44
    cf6c:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    cf70:	ldr	r3, [sp, #72]	; 0x48
    cf74:	b	cda4 <fputs@plt+0x3e7c>
    cf78:	add	r0, sp, #68	; 0x44
    cf7c:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    cf80:	ldr	r3, [sp, #72]	; 0x48
    cf84:	b	cd2c <fputs@plt+0x3e04>
    cf88:	add	r0, sp, #68	; 0x44
    cf8c:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    cf90:	ldr	r3, [sp, #72]	; 0x48
    cf94:	b	cecc <fputs@plt+0x3fa4>
    cf98:	add	r0, sp, #68	; 0x44
    cf9c:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    cfa0:	ldr	r3, [sp, #72]	; 0x48
    cfa4:	b	cea8 <fputs@plt+0x3f80>
    cfa8:	ldr	r0, [sp, #28]
    cfac:	ldrb	r2, [r2, #9]
    cfb0:	bl	e58c <fputs@plt+0x5664>
    cfb4:	b	c2b8 <fputs@plt+0x3390>
    cfb8:	ldr	r3, [r9, #24]
    cfbc:	lsl	r2, r1, #2
    cfc0:	str	r2, [sp, #52]	; 0x34
    cfc4:	ldr	r3, [r3, r1, lsl #2]
    cfc8:	str	r3, [sp, #20]
    cfcc:	b	c334 <fputs@plt+0x340c>
    cfd0:	mov	r0, r7
    cfd4:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    cfd8:	ldr	r3, [sp, #80]	; 0x50
    cfdc:	ldr	r2, [sp, #84]	; 0x54
    cfe0:	b	c9fc <fputs@plt+0x3ad4>
    cfe4:	movw	r1, #40300	; 0x9d6c
    cfe8:	mov	r0, #99	; 0x63
    cfec:	movt	r1, #1
    cff0:	bl	17618 <fputs@plt+0xe6f0>
    cff4:	ldr	r3, [sp, #80]	; 0x50
    cff8:	b	c9e0 <fputs@plt+0x3ab8>
    cffc:	ldr	r0, [sp, #28]
    d000:	bl	19204 <_ZdlPv@@Base>
    d004:	bl	8db4 <__cxa_end_cleanup@plt>
    d008:	mov	r0, r7
    d00c:	bl	19458 <_ZdlPv@@Base+0x254>
    d010:	add	r0, sp, #68	; 0x44
    d014:	bl	19458 <_ZdlPv@@Base+0x254>
    d018:	bl	8db4 <__cxa_end_cleanup@plt>
    d01c:	b	d010 <fputs@plt+0x40e8>
    d020:	ldr	r3, [sp, #84]	; 0x54
    d024:	mov	r4, #1
    d028:	b	c928 <fputs@plt+0x3a00>
    d02c:	mov	r0, r7
    d030:	bl	19458 <_ZdlPv@@Base+0x254>
    d034:	bl	8db4 <__cxa_end_cleanup@plt>
    d038:	mov	r0, r7
    d03c:	bl	19458 <_ZdlPv@@Base+0x254>
    d040:	b	d010 <fputs@plt+0x40e8>
    d044:	bl	8e74 <__stack_chk_fail@plt>
    d048:	push	{r4, r5, r6, r7, r8, lr}
    d04c:	mov	r4, r0
    d050:	bl	9860 <fputs@plt+0x938>
    d054:	subs	r6, r0, #0
    d058:	beq	d0f0 <fputs@plt+0x41c8>
    d05c:	mov	r0, r4
    d060:	mov	r1, r6
    d064:	mov	r2, #0
    d068:	bl	b05c <fputs@plt+0x2134>
    d06c:	subs	r5, r0, #0
    d070:	beq	d0f0 <fputs@plt+0x41c8>
    d074:	mov	r0, r4
    d078:	mov	r1, r5
    d07c:	mov	r2, r6
    d080:	bl	c24c <fputs@plt+0x3324>
    d084:	subs	r7, r0, #0
    d088:	beq	d0f4 <fputs@plt+0x41cc>
    d08c:	bl	16e34 <fputs@plt+0xdf0c>
    d090:	mov	r0, r7
    d094:	bl	e3ec <fputs@plt+0x54c4>
    d098:	mov	r0, r7
    d09c:	bl	19204 <_ZdlPv@@Base>
    d0a0:	mov	r0, r6
    d0a4:	bl	19204 <_ZdlPv@@Base>
    d0a8:	mov	r0, r5
    d0ac:	bl	ad24 <fputs@plt+0x1dfc>
    d0b0:	mov	r0, r5
    d0b4:	bl	19204 <_ZdlPv@@Base>
    d0b8:	ldr	r3, [r4, #12]
    d0bc:	cmp	r3, #0
    d0c0:	bne	d0d0 <fputs@plt+0x41a8>
    d0c4:	ldr	r3, [r4, #4]
    d0c8:	cmp	r3, #9
    d0cc:	popeq	{r4, r5, r6, r7, r8, pc}
    d0d0:	movw	r1, #40880	; 0x9fb0
    d0d4:	movt	r1, #2
    d0d8:	movw	r0, #42260	; 0xa514
    d0dc:	movt	r0, #1
    d0e0:	mov	r2, r1
    d0e4:	mov	r3, r1
    d0e8:	pop	{r4, r5, r6, r7, r8, lr}
    d0ec:	b	17f20 <fputs@plt+0xeff8>
    d0f0:	mov	r5, #0
    d0f4:	movw	r1, #40880	; 0x9fb0
    d0f8:	movt	r1, #2
    d0fc:	movw	r0, #42236	; 0xa4fc
    d100:	movt	r0, #1
    d104:	mov	r2, r1
    d108:	mov	r3, r1
    d10c:	bl	17f20 <fputs@plt+0xeff8>
    d110:	mov	r0, r4
    d114:	bl	94c4 <fputs@plt+0x59c>
    d118:	cmn	r0, #1
    d11c:	bne	d110 <fputs@plt+0x41e8>
    d120:	mov	r0, r6
    d124:	bl	19204 <_ZdlPv@@Base>
    d128:	cmp	r5, #0
    d12c:	beq	d0b8 <fputs@plt+0x4190>
    d130:	mov	r0, r5
    d134:	bl	ad24 <fputs@plt+0x1dfc>
    d138:	mov	r0, r5
    d13c:	bl	19204 <_ZdlPv@@Base>
    d140:	b	d0b8 <fputs@plt+0x4190>
    d144:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    d148:	movw	sl, #28944	; 0x7110
    d14c:	movt	sl, #2
    d150:	sub	sp, sp, #24
    d154:	movw	r8, #40996	; 0xa024
    d158:	movw	r9, #29016	; 0x7158
    d15c:	ldr	r3, [sl]
    d160:	movw	r7, #29004	; 0x714c
    d164:	movt	r8, #2
    d168:	movt	r9, #2
    d16c:	movt	r7, #2
    d170:	mov	r5, r0
    d174:	mov	r6, #0
    d178:	str	r3, [sp, #20]
    d17c:	mov	r0, r5
    d180:	bl	8d90 <_IO_getc@plt>
    d184:	cmn	r0, #1
    d188:	mov	r4, r0
    d18c:	beq	d4cc <fputs@plt+0x45a4>
    d190:	cmp	r6, #6
    d194:	ldrls	pc, [pc, r6, lsl #2]
    d198:	b	d3e8 <fputs@plt+0x44c0>
    d19c:	andeq	sp, r0, r0, lsl #7
    d1a0:	ldrdeq	sp, [r0], -r0
    d1a4:	andeq	sp, r0, r8, ror r2
    d1a8:			; <UNDEFINED> instruction: 0x0000d3b0
    d1ac:	muleq	r0, r8, r2
    d1b0:	andeq	sp, r0, ip, lsr #4
    d1b4:			; <UNDEFINED> instruction: 0x0000d1b8
    d1b8:	cmp	r4, #10
    d1bc:	cmpne	r4, #32
    d1c0:	beq	d1d0 <fputs@plt+0x42a8>
    d1c4:	ldr	r3, [r9]
    d1c8:	cmp	r3, #0
    d1cc:	beq	d49c <fputs@plt+0x4574>
    d1d0:	mov	r0, sp
    d1d4:	bl	192f4 <_ZdlPv@@Base+0xf0>
    d1d8:	b	d208 <fputs@plt+0x42e0>
    d1dc:	ldr	r2, [sp]
    d1e0:	cmp	r4, #10
    d1e4:	add	r1, r3, #1
    d1e8:	str	r1, [sp, #4]
    d1ec:	strb	r6, [r2, r3]
    d1f0:	beq	d3fc <fputs@plt+0x44d4>
    d1f4:	mov	r0, r5
    d1f8:	bl	8d90 <_IO_getc@plt>
    d1fc:	cmn	r0, #1
    d200:	mov	r4, r0
    d204:	beq	d408 <fputs@plt+0x44e0>
    d208:	ldr	r3, [sp, #4]
    d20c:	uxtb	r6, r4
    d210:	ldr	r2, [sp, #8]
    d214:	cmp	r3, r2
    d218:	blt	d1dc <fputs@plt+0x42b4>
    d21c:	mov	r0, sp
    d220:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    d224:	ldr	r3, [sp, #4]
    d228:	b	d1dc <fputs@plt+0x42b4>
    d22c:	cmp	r4, #102	; 0x66
    d230:	moveq	r6, #6
    d234:	beq	d17c <fputs@plt+0x4254>
    d238:	mov	r0, #46	; 0x2e
    d23c:	ldr	r1, [r7]
    d240:	bl	8eec <_IO_putc@plt>
    d244:	mov	r0, #108	; 0x6c
    d248:	ldr	r1, [r7]
    d24c:	bl	8eec <_IO_putc@plt>
    d250:	mov	r0, r4
    d254:	ldr	r1, [r7]
    d258:	bl	8eec <_IO_putc@plt>
    d25c:	cmp	r4, #10
    d260:	movne	r6, #1
    d264:	ldreq	r3, [r8]
    d268:	moveq	r6, #0
    d26c:	addeq	r3, r3, #1
    d270:	streq	r3, [r8]
    d274:	b	d17c <fputs@plt+0x4254>
    d278:	cmp	r4, #84	; 0x54
    d27c:	moveq	r6, #3
    d280:	beq	d17c <fputs@plt+0x4254>
    d284:	cmp	r4, #108	; 0x6c
    d288:	moveq	r6, #5
    d28c:	beq	d17c <fputs@plt+0x4254>
    d290:	mov	r0, #46	; 0x2e
    d294:	b	d248 <fputs@plt+0x4320>
    d298:	cmp	r4, #10
    d29c:	cmpne	r4, #32
    d2a0:	beq	d2b0 <fputs@plt+0x4388>
    d2a4:	ldr	r3, [r9]
    d2a8:	cmp	r3, #0
    d2ac:	beq	d4bc <fputs@plt+0x4594>
    d2b0:	ldr	r1, [r7]
    d2b4:	mov	r0, #46	; 0x2e
    d2b8:	bl	8eec <_IO_putc@plt>
    d2bc:	ldr	r1, [r7]
    d2c0:	mov	r0, #84	; 0x54
    d2c4:	movw	r6, #29004	; 0x714c
    d2c8:	bl	8eec <_IO_putc@plt>
    d2cc:	mov	r0, #83	; 0x53
    d2d0:	ldr	r1, [r7]
    d2d4:	movt	r6, #2
    d2d8:	bl	8eec <_IO_putc@plt>
    d2dc:	cmp	r4, #10
    d2e0:	bne	d35c <fputs@plt+0x4434>
    d2e4:	ldr	r1, [r7]
    d2e8:	mov	r0, #10
    d2ec:	bl	8eec <_IO_putc@plt>
    d2f0:	ldr	r2, [r8]
    d2f4:	add	r0, sp, #8
    d2f8:	mov	r3, #0
    d2fc:	add	r2, r2, #1
    d300:	str	r5, [sp]
    d304:	str	r2, [r8]
    d308:	str	r3, [sp, #4]
    d30c:	bl	192f4 <_ZdlPv@@Base+0xf0>
    d310:	mov	r0, sp
    d314:	bl	d048 <fputs@plt+0x4120>
    d318:	movw	r3, #40900	; 0x9fc4
    d31c:	movt	r3, #2
    d320:	ldr	r1, [r8]
    d324:	ldr	r0, [r3]
    d328:	bl	14bcc <fputs@plt+0xbca4>
    d32c:	ldr	r3, [sp, #12]
    d330:	cmp	r3, #0
    d334:	bne	d344 <fputs@plt+0x441c>
    d338:	ldr	r3, [sp, #4]
    d33c:	cmp	r3, #9
    d340:	beq	d534 <fputs@plt+0x460c>
    d344:	add	r0, sp, #8
    d348:	mov	r6, #0
    d34c:	bl	19458 <_ZdlPv@@Base+0x254>
    d350:	b	d17c <fputs@plt+0x4254>
    d354:	cmn	r4, #1
    d358:	beq	d458 <fputs@plt+0x4530>
    d35c:	mov	r0, r4
    d360:	ldr	r1, [r7]
    d364:	bl	8eec <_IO_putc@plt>
    d368:	mov	r0, r5
    d36c:	bl	8d90 <_IO_getc@plt>
    d370:	cmp	r0, #10
    d374:	mov	r4, r0
    d378:	bne	d354 <fputs@plt+0x442c>
    d37c:	b	d2e4 <fputs@plt+0x43bc>
    d380:	cmp	r4, #46	; 0x2e
    d384:	moveq	r6, #2
    d388:	beq	d17c <fputs@plt+0x4254>
    d38c:	cmp	r4, #10
    d390:	ldreq	r3, [r8]
    d394:	movne	r6, #1
    d398:	addeq	r3, r3, #1
    d39c:	streq	r3, [r8]
    d3a0:	mov	r0, r4
    d3a4:	ldr	r1, [r7]
    d3a8:	bl	8eec <_IO_putc@plt>
    d3ac:	b	d17c <fputs@plt+0x4254>
    d3b0:	cmp	r4, #83	; 0x53
    d3b4:	moveq	r6, #4
    d3b8:	beq	d17c <fputs@plt+0x4254>
    d3bc:	mov	r0, #46	; 0x2e
    d3c0:	ldr	r1, [r7]
    d3c4:	bl	8eec <_IO_putc@plt>
    d3c8:	mov	r0, #84	; 0x54
    d3cc:	b	d248 <fputs@plt+0x4320>
    d3d0:	cmp	r4, #10
    d3d4:	ldreq	r3, [r8]
    d3d8:	moveq	r6, #0
    d3dc:	addeq	r3, r3, #1
    d3e0:	streq	r3, [r8]
    d3e4:	b	d3a0 <fputs@plt+0x4478>
    d3e8:	movw	r1, #40256	; 0x9d40
    d3ec:	movw	r0, #318	; 0x13e
    d3f0:	movt	r1, #1
    d3f4:	bl	17618 <fputs@plt+0xe6f0>
    d3f8:	b	d17c <fputs@plt+0x4254>
    d3fc:	ldr	r3, [r8]
    d400:	add	r3, r3, #1
    d404:	str	r3, [r8]
    d408:	ldr	r3, [sp, #4]
    d40c:	ldr	r2, [sp, #8]
    d410:	cmp	r3, r2
    d414:	bge	d48c <fputs@plt+0x4564>
    d418:	ldr	r2, [sp]
    d41c:	add	r0, r3, #1
    d420:	mov	r1, #0
    d424:	str	r0, [sp, #4]
    d428:	strb	r1, [r2, r3]
    d42c:	ldr	r0, [sp]
    d430:	bl	18fc4 <fputs@plt+0x1009c>
    d434:	movw	r1, #42324	; 0xa554
    d438:	mov	r0, #1
    d43c:	movt	r1, #1
    d440:	ldr	r2, [sp]
    d444:	bl	8d84 <__printf_chk@plt>
    d448:	mov	r0, sp
    d44c:	mov	r6, #0
    d450:	bl	19458 <_ZdlPv@@Base+0x254>
    d454:	b	d17c <fputs@plt+0x4254>
    d458:	movw	r1, #40880	; 0x9fb0
    d45c:	movt	r1, #2
    d460:	movw	r0, #42284	; 0xa52c
    d464:	movt	r0, #1
    d468:	mov	r2, r1
    d46c:	mov	r3, r1
    d470:	bl	17f20 <fputs@plt+0xeff8>
    d474:	ldr	r2, [sp, #20]
    d478:	ldr	r3, [sl]
    d47c:	cmp	r2, r3
    d480:	bne	d658 <fputs@plt+0x4730>
    d484:	add	sp, sp, #24
    d488:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    d48c:	mov	r0, sp
    d490:	bl	195a4 <_ZdlPv@@Base+0x3a0>
    d494:	ldr	r3, [sp, #4]
    d498:	b	d418 <fputs@plt+0x44f0>
    d49c:	movw	r0, #42180	; 0xa4c4
    d4a0:	movt	r0, #1
    d4a4:	mov	r1, #1
    d4a8:	mov	r2, #3
    d4ac:	ldr	r3, [r7]
    d4b0:	mov	r6, r1
    d4b4:	bl	8e44 <fwrite@plt>
    d4b8:	b	d3a0 <fputs@plt+0x4478>
    d4bc:	movw	r0, #42320	; 0xa550
    d4c0:	mov	r1, #1
    d4c4:	movt	r0, #1
    d4c8:	b	d4a8 <fputs@plt+0x4580>
    d4cc:	sub	r6, r6, #1
    d4d0:	cmp	r6, #5
    d4d4:	ldrls	pc, [pc, r6, lsl #2]
    d4d8:	b	d514 <fputs@plt+0x45ec>
    d4dc:	strdeq	sp, [r0], -r8
    d4e0:	andeq	sp, r0, r0, lsl r6
    d4e4:	andeq	sp, r0, r4, lsr r6
    d4e8:	strdeq	sp, [r0], -r4
    d4ec:			; <UNDEFINED> instruction: 0x0000d5b0
    d4f0:	ldrdeq	sp, [r0], -r4
    d4f4:	movw	r3, #29004	; 0x714c
    d4f8:	movt	r3, #2
    d4fc:	movw	r0, #42348	; 0xa56c
    d500:	mov	r1, #1
    d504:	ldr	r3, [r3]
    d508:	movt	r0, #1
    d50c:	mov	r2, #4
    d510:	bl	8e44 <fwrite@plt>
    d514:	movw	r3, #29000	; 0x7148
    d518:	movt	r3, #2
    d51c:	ldr	r3, [r3]
    d520:	cmp	r5, r3
    d524:	beq	d474 <fputs@plt+0x454c>
    d528:	mov	r0, r5
    d52c:	bl	8d6c <fclose@plt>
    d530:	b	d474 <fputs@plt+0x454c>
    d534:	movw	r0, #42356	; 0xa574
    d538:	mov	r1, #1
    d53c:	movt	r0, #1
    d540:	mov	r2, #3
    d544:	ldr	r3, [r7]
    d548:	bl	8e44 <fwrite@plt>
    d54c:	b	d560 <fputs@plt+0x4638>
    d550:	cmn	r3, #1
    d554:	beq	d598 <fputs@plt+0x4670>
    d558:	ldr	r1, [r7]
    d55c:	bl	8eec <_IO_putc@plt>
    d560:	mov	r0, r5
    d564:	bl	8d90 <_IO_getc@plt>
    d568:	cmp	r0, #10
    d56c:	mov	r3, r0
    d570:	bne	d550 <fputs@plt+0x4628>
    d574:	ldr	r1, [r7]
    d578:	bl	8eec <_IO_putc@plt>
    d57c:	ldr	r3, [r8]
    d580:	add	r0, sp, #8
    d584:	mov	r6, #0
    d588:	add	r3, r3, #1
    d58c:	str	r3, [r8]
    d590:	bl	19458 <_ZdlPv@@Base+0x254>
    d594:	b	d17c <fputs@plt+0x4254>
    d598:	ldr	r1, [r6]
    d59c:	mov	r0, #10
    d5a0:	bl	8eec <_IO_putc@plt>
    d5a4:	add	r0, sp, #8
    d5a8:	bl	19458 <_ZdlPv@@Base+0x254>
    d5ac:	b	d474 <fputs@plt+0x454c>
    d5b0:	movw	r3, #29004	; 0x714c
    d5b4:	movt	r3, #2
    d5b8:	movw	r0, #42332	; 0xa55c
    d5bc:	mov	r1, #1
    d5c0:	ldr	r3, [r3]
    d5c4:	mov	r2, #3
    d5c8:	movt	r0, #1
    d5cc:	bl	8e44 <fwrite@plt>
    d5d0:	b	d514 <fputs@plt+0x45ec>
    d5d4:	movw	r3, #29004	; 0x714c
    d5d8:	movt	r3, #2
    d5dc:	movw	r0, #42340	; 0xa564
    d5e0:	mov	r1, #1
    d5e4:	ldr	r3, [r3]
    d5e8:	mov	r2, #4
    d5ec:	movt	r0, #1
    d5f0:	bl	8e44 <fwrite@plt>
    d5f4:	b	d514 <fputs@plt+0x45ec>
    d5f8:	movw	r3, #29004	; 0x714c
    d5fc:	movt	r3, #2
    d600:	mov	r0, #10
    d604:	ldr	r1, [r3]
    d608:	bl	8eec <_IO_putc@plt>
    d60c:	b	d514 <fputs@plt+0x45ec>
    d610:	movw	r3, #29004	; 0x714c
    d614:	movt	r3, #2
    d618:	movw	r0, #47564	; 0xb9cc
    d61c:	mov	r1, #1
    d620:	ldr	r3, [r3]
    d624:	mov	r2, #2
    d628:	movt	r0, #1
    d62c:	bl	8e44 <fwrite@plt>
    d630:	b	d514 <fputs@plt+0x45ec>
    d634:	movw	r3, #29004	; 0x714c
    d638:	movt	r3, #2
    d63c:	movw	r0, #42336	; 0xa560
    d640:	mov	r1, #1
    d644:	ldr	r3, [r3]
    d648:	mov	r2, #3
    d64c:	movt	r0, #1
    d650:	bl	8e44 <fwrite@plt>
    d654:	b	d514 <fputs@plt+0x45ec>
    d658:	bl	8e74 <__stack_chk_fail@plt>
    d65c:	mov	r0, sp
    d660:	bl	19458 <_ZdlPv@@Base+0x254>
    d664:	bl	8db4 <__cxa_end_cleanup@plt>
    d668:	add	r0, sp, #8
    d66c:	bl	19458 <_ZdlPv@@Base+0x254>
    d670:	bl	8db4 <__cxa_end_cleanup@plt>
    d674:	ldr	r3, [pc, #4]	; d680 <fputs@plt+0x4758>
    d678:	str	r3, [r0]
    d67c:	bx	lr
    d680:	andeq	sl, r1, r0, ror #12
    d684:	mov	r0, #0
    d688:	bx	lr
    d68c:	bx	lr
    d690:	mov	r0, #0
    d694:	bx	lr
    d698:	mov	r0, #0
    d69c:	bx	lr
    d6a0:	mov	r0, #0
    d6a4:	bx	lr
    d6a8:	bx	lr
    d6ac:	mvn	r0, #0
    d6b0:	bx	lr
    d6b4:	bx	lr
    d6b8:	bx	lr
    d6bc:	bx	lr
    d6c0:	bx	lr
    d6c4:	bx	lr
    d6c8:	mov	r0, #0
    d6cc:	bx	lr
    d6d0:	cmp	r1, #0
    d6d4:	moveq	r1, #2
    d6d8:	movne	r1, #1
    d6dc:	strb	r1, [r0, #40]	; 0x28
    d6e0:	bx	lr
    d6e4:	cmp	r1, #0
    d6e8:	moveq	r1, #2
    d6ec:	movne	r1, #1
    d6f0:	strb	r1, [r0, #41]	; 0x29
    d6f4:	bx	lr
    d6f8:	mov	r0, #1
    d6fc:	bx	lr
    d700:	bx	lr
    d704:	mov	r0, #2
    d708:	bx	lr
    d70c:	bx	lr
    d710:	mov	r0, #1
    d714:	bx	lr
    d718:	mov	r0, #2
    d71c:	bx	lr
    d720:	ldr	r3, [pc, #4]	; d72c <fputs@plt+0x4804>
    d724:	str	r3, [r0]
    d728:	bx	lr
    d72c:	andeq	sl, r1, r0, lsr r7
    d730:	mov	r0, #1
    d734:	bx	lr
    d738:	mov	r0, #1
    d73c:	bx	lr
    d740:	ldr	r3, [pc, #20]	; d75c <fputs@plt+0x4834>
    d744:	push	{r4, lr}
    d748:	mov	r4, r0
    d74c:	str	r3, [r0]
    d750:	bl	19204 <_ZdlPv@@Base>
    d754:	mov	r0, r4
    d758:	pop	{r4, pc}
    d75c:	andeq	sl, r1, r0, ror #12
    d760:	ldr	r3, [pc, #20]	; d77c <fputs@plt+0x4854>
    d764:	push	{r4, lr}
    d768:	mov	r4, r0
    d76c:	str	r3, [r0]
    d770:	bl	19204 <_ZdlPv@@Base>
    d774:	mov	r0, r4
    d778:	pop	{r4, pc}
    d77c:	andeq	sl, r1, r0, lsr r7
    d780:	ldr	r3, [pc, #40]	; d7b0 <fputs@plt+0x4888>
    d784:	push	{r4, lr}
    d788:	mov	r4, r0
    d78c:	str	r3, [r0], #16
    d790:	bl	19458 <_ZdlPv@@Base+0x254>
    d794:	ldr	r3, [pc, #24]	; d7b4 <fputs@plt+0x488c>
    d798:	mov	r0, r4
    d79c:	str	r3, [r4]
    d7a0:	pop	{r4, pc}
    d7a4:	ldr	r3, [pc, #8]	; d7b4 <fputs@plt+0x488c>
    d7a8:	str	r3, [r4]
    d7ac:	bl	8db4 <__cxa_end_cleanup@plt>
    d7b0:	strdeq	sl, [r1], -r8
    d7b4:	andeq	sl, r1, r0, lsr r7
    d7b8:	ldr	r3, [pc, #48]	; d7f0 <fputs@plt+0x48c8>
    d7bc:	push	{r4, lr}
    d7c0:	mov	r4, r0
    d7c4:	str	r3, [r0], #16
    d7c8:	bl	19458 <_ZdlPv@@Base+0x254>
    d7cc:	ldr	r3, [pc, #32]	; d7f4 <fputs@plt+0x48cc>
    d7d0:	mov	r0, r4
    d7d4:	str	r3, [r4]
    d7d8:	bl	19204 <_ZdlPv@@Base>
    d7dc:	mov	r0, r4
    d7e0:	pop	{r4, pc}
    d7e4:	ldr	r3, [pc, #8]	; d7f4 <fputs@plt+0x48cc>
    d7e8:	str	r3, [r4]
    d7ec:	bl	8db4 <__cxa_end_cleanup@plt>
    d7f0:	strdeq	sl, [r1], -r8
    d7f4:	andeq	sl, r1, r0, lsr r7
    d7f8:	push	{r4, lr}
    d7fc:	mov	r4, r0
    d800:	ldr	r0, [r0, #40]	; 0x28
    d804:	ldr	r3, [pc, #28]	; d828 <fputs@plt+0x4900>
    d808:	cmp	r0, #0
    d80c:	str	r3, [r4]
    d810:	beq	d818 <fputs@plt+0x48f0>
    d814:	bl	8e98 <_ZdaPv@plt>
    d818:	ldr	r3, [pc, #12]	; d82c <fputs@plt+0x4904>
    d81c:	mov	r0, r4
    d820:	str	r3, [r4]
    d824:	pop	{r4, pc}
    d828:	andeq	sl, r1, r8, lsl r9
    d82c:	andeq	sl, r1, r0, ror #12
    d830:	push	{r4, lr}
    d834:	mov	r4, r0
    d838:	ldr	r0, [r0, #40]	; 0x28
    d83c:	ldr	r3, [pc, #36]	; d868 <fputs@plt+0x4940>
    d840:	cmp	r0, #0
    d844:	str	r3, [r4]
    d848:	beq	d850 <fputs@plt+0x4928>
    d84c:	bl	8e98 <_ZdaPv@plt>
    d850:	ldr	r3, [pc, #20]	; d86c <fputs@plt+0x4944>
    d854:	mov	r0, r4
    d858:	str	r3, [r4]
    d85c:	bl	19204 <_ZdlPv@@Base>
    d860:	mov	r0, r4
    d864:	pop	{r4, pc}
    d868:	andeq	sl, r1, r8, lsl r9
    d86c:	andeq	sl, r1, r0, ror #12
    d870:	push	{r4, lr}
    d874:	mov	r4, r0
    d878:	ldr	r0, [r0, #40]	; 0x28
    d87c:	ldr	r3, [pc, #28]	; d8a0 <fputs@plt+0x4978>
    d880:	cmp	r0, #0
    d884:	str	r3, [r4]
    d888:	beq	d890 <fputs@plt+0x4968>
    d88c:	bl	8e98 <_ZdaPv@plt>
    d890:	ldr	r3, [pc, #12]	; d8a4 <fputs@plt+0x497c>
    d894:	mov	r0, r4
    d898:	str	r3, [r4]
    d89c:	pop	{r4, pc}
    d8a0:	andeq	sl, r1, r8, asr fp
    d8a4:	andeq	sl, r1, r0, ror #12
    d8a8:	push	{r4, lr}
    d8ac:	mov	r4, r0
    d8b0:	ldr	r0, [r0, #40]	; 0x28
    d8b4:	ldr	r3, [pc, #36]	; d8e0 <fputs@plt+0x49b8>
    d8b8:	cmp	r0, #0
    d8bc:	str	r3, [r4]
    d8c0:	beq	d8c8 <fputs@plt+0x49a0>
    d8c4:	bl	8e98 <_ZdaPv@plt>
    d8c8:	ldr	r3, [pc, #20]	; d8e4 <fputs@plt+0x49bc>
    d8cc:	mov	r0, r4
    d8d0:	str	r3, [r4]
    d8d4:	bl	19204 <_ZdlPv@@Base>
    d8d8:	mov	r0, r4
    d8dc:	pop	{r4, pc}
    d8e0:	andeq	sl, r1, r8, asr fp
    d8e4:	andeq	sl, r1, r0, ror #12
    d8e8:	ldr	r3, [r0, #72]	; 0x48
    d8ec:	push	{r4, r5, r6, r7, r8, lr}
    d8f0:	cmp	r3, r1
    d8f4:	mov	r4, r0
    d8f8:	mov	r6, r1
    d8fc:	bgt	d95c <fputs@plt+0x4a34>
    d900:	cmp	r3, #0
    d904:	bne	da18 <fputs@plt+0x4af0>
    d908:	cmp	r1, #15
    d90c:	bgt	da9c <fputs@plt+0x4b74>
    d910:	mov	r3, #64	; 0x40
    d914:	mov	r2, #16
    d918:	str	r2, [r0, #72]	; 0x48
    d91c:	mov	r0, r3
    d920:	bl	8e50 <_Znaj@plt>
    d924:	ldr	r3, [r4, #72]	; 0x48
    d928:	cmp	r3, #532676608	; 0x1fc00000
    d92c:	str	r0, [r4, #36]	; 0x24
    d930:	lslls	r0, r3, #2
    d934:	mvnhi	r0, #0
    d938:	bl	8e50 <_Znaj@plt>
    d93c:	str	r0, [r4, #40]	; 0x28
    d940:	ldr	r3, [r4, #72]	; 0x48
    d944:	cmp	r6, r3
    d948:	blt	d95c <fputs@plt+0x4a34>
    d94c:	movw	r1, #44968	; 0xafa8
    d950:	movw	r0, #1370	; 0x55a
    d954:	movt	r1, #1
    d958:	bl	17618 <fputs@plt+0xe6f0>
    d95c:	ldr	r3, [r4]
    d960:	cmp	r6, r3
    d964:	poplt	{r4, r5, r6, r7, r8, pc}
    d968:	ldr	r2, [r4, #4]
    d96c:	mov	r5, #0
    d970:	cmp	r2, #532676608	; 0x1fc00000
    d974:	lsl	r7, r3, #2
    d978:	lslls	r0, r2, #2
    d97c:	ldr	r8, [r4, #36]	; 0x24
    d980:	mvnhi	r0, #0
    d984:	bl	8e50 <_Znaj@plt>
    d988:	ldr	r1, [r4, #4]
    d98c:	cmp	r1, #0
    d990:	str	r0, [r8, r7]
    d994:	ldr	r7, [r4]
    d998:	lslle	r7, r7, #2
    d99c:	ble	d9c0 <fputs@plt+0x4a98>
    d9a0:	lsl	r7, r7, #2
    d9a4:	mov	r3, #0
    d9a8:	ldr	r2, [r4, #36]	; 0x24
    d9ac:	ldr	r2, [r2, r7]
    d9b0:	str	r5, [r2, r3, lsl #2]
    d9b4:	add	r3, r3, #1
    d9b8:	cmp	r3, r1
    d9bc:	bne	d9a8 <fputs@plt+0x4a80>
    d9c0:	add	r0, r1, #1
    d9c4:	ldr	r8, [r4, #40]	; 0x28
    d9c8:	bl	8e50 <_Znaj@plt>
    d9cc:	ldr	r2, [r4, #4]
    d9d0:	cmp	r2, #0
    d9d4:	movge	r3, #0
    d9d8:	str	r0, [r8, r7]
    d9dc:	blt	da00 <fputs@plt+0x4ad8>
    d9e0:	ldr	r1, [r4]
    d9e4:	ldr	r2, [r4, #40]	; 0x28
    d9e8:	ldr	r2, [r2, r1, lsl #2]
    d9ec:	strb	r5, [r2, r3]
    d9f0:	add	r3, r3, #1
    d9f4:	ldr	r2, [r4, #4]
    d9f8:	cmp	r3, r2
    d9fc:	ble	d9e0 <fputs@plt+0x4ab8>
    da00:	ldr	r3, [r4]
    da04:	add	r3, r3, #1
    da08:	str	r3, [r4]
    da0c:	cmp	r6, r3
    da10:	bge	d970 <fputs@plt+0x4a48>
    da14:	pop	{r4, r5, r6, r7, r8, pc}
    da18:	lsl	r2, r3, #1
    da1c:	ldr	r5, [r0, #36]	; 0x24
    da20:	cmp	r1, r2
    da24:	lsl	r7, r3, #2
    da28:	addge	r2, r1, #1
    da2c:	str	r2, [r0, #72]	; 0x48
    da30:	cmp	r2, #532676608	; 0x1fc00000
    da34:	lslls	r0, r2, #2
    da38:	mvnhi	r0, #0
    da3c:	bl	8e50 <_Znaj@plt>
    da40:	mov	r1, r5
    da44:	mov	r2, r7
    da48:	str	r0, [r4, #36]	; 0x24
    da4c:	bl	8e14 <memcpy@plt>
    da50:	cmp	r5, #0
    da54:	beq	da60 <fputs@plt+0x4b38>
    da58:	mov	r0, r5
    da5c:	bl	8e98 <_ZdaPv@plt>
    da60:	ldr	r3, [r4, #72]	; 0x48
    da64:	ldr	r5, [r4, #40]	; 0x28
    da68:	cmp	r3, #532676608	; 0x1fc00000
    da6c:	lslls	r0, r3, #2
    da70:	mvnhi	r0, #0
    da74:	bl	8e50 <_Znaj@plt>
    da78:	mov	r2, r7
    da7c:	mov	r1, r5
    da80:	str	r0, [r4, #40]	; 0x28
    da84:	bl	8e14 <memcpy@plt>
    da88:	cmp	r5, #0
    da8c:	beq	d940 <fputs@plt+0x4a18>
    da90:	mov	r0, r5
    da94:	bl	8e98 <_ZdaPv@plt>
    da98:	b	d940 <fputs@plt+0x4a18>
    da9c:	add	r3, r1, #1
    daa0:	str	r3, [r0, #72]	; 0x48
    daa4:	cmp	r3, #532676608	; 0x1fc00000
    daa8:	mvnhi	r0, #0
    daac:	bhi	d920 <fputs@plt+0x49f8>
    dab0:	lsl	r3, r3, #2
    dab4:	b	d91c <fputs@plt+0x49f4>
    dab8:	ldr	r2, [r0, #4]
    dabc:	cmp	r2, #0
    dac0:	bxeq	lr
    dac4:	movw	r3, #29004	; 0x714c
    dac8:	movt	r3, #2
    dacc:	ldr	r0, [r0]
    dad0:	mov	r1, #1
    dad4:	ldr	r3, [r3]
    dad8:	b	8e44 <fwrite@plt>
    dadc:	ldr	ip, [pc, #48]	; db14 <fputs@plt+0x4bec>
    dae0:	str	r1, [r0, #32]
    dae4:	mov	r1, #0
    dae8:	str	r2, [r0, #36]	; 0x24
    daec:	mvn	r2, #0
    daf0:	str	ip, [r0]
    daf4:	str	r1, [r0, #4]
    daf8:	str	r1, [r0, #12]
    dafc:	str	r2, [r0, #8]
    db00:	str	r2, [r0, #16]
    db04:	str	r2, [r0, #20]
    db08:	str	r2, [r0, #24]
    db0c:	str	r2, [r0, #28]
    db10:	bx	lr
    db14:	andeq	sl, r1, r0, ror #12
    db18:	ldr	ip, [pc, #48]	; db50 <fputs@plt+0x4c28>
    db1c:	str	r1, [r0, #32]
    db20:	mov	r1, #0
    db24:	str	r2, [r0, #36]	; 0x24
    db28:	mvn	r2, #0
    db2c:	str	ip, [r0]
    db30:	str	r1, [r0, #4]
    db34:	str	r1, [r0, #12]
    db38:	str	r2, [r0, #8]
    db3c:	str	r2, [r0, #16]
    db40:	str	r2, [r0, #20]
    db44:	str	r2, [r0, #24]
    db48:	str	r2, [r0, #28]
    db4c:	bx	lr
    db50:	andeq	sl, r1, r0, lsr #13
    db54:	ldr	ip, [pc, #48]	; db8c <fputs@plt+0x4c64>
    db58:	str	r1, [r0, #32]
    db5c:	mov	r1, #0
    db60:	str	r2, [r0, #36]	; 0x24
    db64:	mvn	r2, #0
    db68:	str	ip, [r0]
    db6c:	str	r1, [r0, #4]
    db70:	str	r1, [r0, #12]
    db74:	str	r2, [r0, #8]
    db78:	str	r2, [r0, #16]
    db7c:	str	r2, [r0, #20]
    db80:	str	r2, [r0, #24]
    db84:	str	r2, [r0, #28]
    db88:	bx	lr
    db8c:			; <UNDEFINED> instruction: 0x0001a8b0
    db90:	push	{r4}		; (str r4, [sp, #-4]!)
    db94:	ldr	r4, [pc, #56]	; dbd4 <fputs@plt+0x4cac>
    db98:	str	r1, [r0, #32]
    db9c:	mov	r1, #0
    dba0:	str	r2, [r0, #36]	; 0x24
    dba4:	mvn	r2, #0
    dba8:	str	r4, [r0]
    dbac:	str	r3, [r0, #40]	; 0x28
    dbb0:	str	r1, [r0, #4]
    dbb4:	str	r1, [r0, #12]
    dbb8:	str	r2, [r0, #8]
    dbbc:	str	r2, [r0, #16]
    dbc0:	str	r2, [r0, #20]
    dbc4:	str	r2, [r0, #24]
    dbc8:	str	r2, [r0, #28]
    dbcc:	pop	{r4}		; (ldr r4, [sp], #4)
    dbd0:	bx	lr
    dbd4:	andeq	sl, r1, r8, lsl r9
    dbd8:	push	{r4}		; (str r4, [sp, #-4]!)
    dbdc:	ldr	r4, [pc, #56]	; dc1c <fputs@plt+0x4cf4>
    dbe0:	str	r1, [r0, #32]
    dbe4:	mov	r1, #0
    dbe8:	str	r2, [r0, #36]	; 0x24
    dbec:	mvn	r2, #0
    dbf0:	str	r4, [r0]
    dbf4:	str	r3, [r0, #40]	; 0x28
    dbf8:	str	r1, [r0, #4]
    dbfc:	str	r1, [r0, #12]
    dc00:	str	r2, [r0, #8]
    dc04:	str	r2, [r0, #16]
    dc08:	str	r2, [r0, #20]
    dc0c:	str	r2, [r0, #24]
    dc10:	str	r2, [r0, #28]
    dc14:	pop	{r4}		; (ldr r4, [sp], #4)
    dc18:	bx	lr
    dc1c:	andeq	sl, r1, r0, lsl fp
    dc20:	push	{r4}		; (str r4, [sp, #-4]!)
    dc24:	ldr	r4, [pc, #56]	; dc64 <fputs@plt+0x4d3c>
    dc28:	str	r1, [r0, #32]
    dc2c:	mov	r1, #0
    dc30:	str	r2, [r0, #36]	; 0x24
    dc34:	mvn	r2, #0
    dc38:	str	r4, [r0]
    dc3c:	str	r3, [r0, #40]	; 0x28
    dc40:	str	r1, [r0, #4]
    dc44:	str	r1, [r0, #12]
    dc48:	str	r2, [r0, #8]
    dc4c:	str	r2, [r0, #16]
    dc50:	str	r2, [r0, #20]
    dc54:	str	r2, [r0, #24]
    dc58:	str	r2, [r0, #28]
    dc5c:	pop	{r4}		; (ldr r4, [sp], #4)
    dc60:	bx	lr
    dc64:	andeq	sl, r1, r0, ror #18
    dc68:	push	{r4}		; (str r4, [sp, #-4]!)
    dc6c:	ldr	r4, [pc, #56]	; dcac <fputs@plt+0x4d84>
    dc70:	str	r1, [r0, #32]
    dc74:	mov	r1, #0
    dc78:	str	r2, [r0, #36]	; 0x24
    dc7c:	mvn	r2, #0
    dc80:	str	r4, [r0]
    dc84:	str	r3, [r0, #40]	; 0x28
    dc88:	str	r1, [r0, #4]
    dc8c:	str	r1, [r0, #12]
    dc90:	str	r2, [r0, #8]
    dc94:	str	r2, [r0, #16]
    dc98:	str	r2, [r0, #20]
    dc9c:	str	r2, [r0, #24]
    dca0:	str	r2, [r0, #28]
    dca4:	pop	{r4}		; (ldr r4, [sp], #4)
    dca8:	bx	lr
    dcac:	andeq	sl, r1, r8, lsr sl
    dcb0:	push	{r4}		; (str r4, [sp, #-4]!)
    dcb4:	ldr	r4, [pc, #56]	; dcf4 <fputs@plt+0x4dcc>
    dcb8:	str	r1, [r0, #32]
    dcbc:	mov	r1, #0
    dcc0:	str	r2, [r0, #36]	; 0x24
    dcc4:	mvn	r2, #0
    dcc8:	str	r4, [r0]
    dccc:	str	r3, [r0, #40]	; 0x28
    dcd0:	str	r1, [r0, #4]
    dcd4:	str	r1, [r0, #12]
    dcd8:	str	r2, [r0, #8]
    dcdc:	str	r2, [r0, #16]
    dce0:	str	r2, [r0, #20]
    dce4:	str	r2, [r0, #24]
    dce8:	str	r2, [r0, #28]
    dcec:	pop	{r4}		; (ldr r4, [sp], #4)
    dcf0:	bx	lr
    dcf4:	strdeq	sl, [r1], -r0
    dcf8:	push	{r4}		; (str r4, [sp, #-4]!)
    dcfc:	ldr	r4, [pc, #56]	; dd3c <fputs@plt+0x4e14>
    dd00:	str	r1, [r0, #32]
    dd04:	mov	r1, #0
    dd08:	str	r2, [r0, #36]	; 0x24
    dd0c:	mvn	r2, #0
    dd10:	str	r4, [r0]
    dd14:	str	r3, [r0, #40]	; 0x28
    dd18:	str	r1, [r0, #4]
    dd1c:	str	r1, [r0, #12]
    dd20:	str	r2, [r0, #8]
    dd24:	str	r2, [r0, #16]
    dd28:	str	r2, [r0, #20]
    dd2c:	str	r2, [r0, #24]
    dd30:	str	r2, [r0, #28]
    dd34:	pop	{r4}		; (ldr r4, [sp], #4)
    dd38:	bx	lr
    dd3c:	andeq	sl, r1, r8, lsr #19
    dd40:	push	{r4, r5, r6}
    dd44:	mov	r4, #0
    dd48:	ldr	r6, [sp, #12]
    dd4c:	ldr	r5, [pc, #56]	; dd8c <fputs@plt+0x4e64>
    dd50:	str	r1, [r0, #32]
    dd54:	mvn	r1, #0
    dd58:	str	r6, [r0, #44]	; 0x2c
    dd5c:	str	r5, [r0]
    dd60:	str	r4, [r0, #4]
    dd64:	str	r4, [r0, #12]
    dd68:	str	r2, [r0, #36]	; 0x24
    dd6c:	str	r3, [r0, #40]	; 0x28
    dd70:	str	r1, [r0, #8]
    dd74:	str	r1, [r0, #16]
    dd78:	str	r1, [r0, #20]
    dd7c:	str	r1, [r0, #24]
    dd80:	str	r1, [r0, #28]
    dd84:	pop	{r4, r5, r6}
    dd88:	bx	lr
    dd8c:	andeq	sl, r1, r8, asr #21
    dd90:	push	{r4}		; (str r4, [sp, #-4]!)
    dd94:	ldr	r4, [pc, #56]	; ddd4 <fputs@plt+0x4eac>
    dd98:	str	r1, [r0, #32]
    dd9c:	mov	r1, #0
    dda0:	str	r2, [r0, #36]	; 0x24
    dda4:	mvn	r2, #0
    dda8:	str	r4, [r0]
    ddac:	str	r3, [r0, #40]	; 0x28
    ddb0:	str	r1, [r0, #4]
    ddb4:	str	r1, [r0, #12]
    ddb8:	str	r2, [r0, #8]
    ddbc:	str	r2, [r0, #16]
    ddc0:	str	r2, [r0, #20]
    ddc4:	str	r2, [r0, #24]
    ddc8:	str	r2, [r0, #28]
    ddcc:	pop	{r4}		; (ldr r4, [sp], #4)
    ddd0:	bx	lr
    ddd4:	andeq	sl, r1, r0, lsl #21
    ddd8:	push	{r4}		; (str r4, [sp, #-4]!)
    dddc:	ldr	r4, [pc, #56]	; de1c <fputs@plt+0x4ef4>
    dde0:	str	r1, [r0, #32]
    dde4:	mov	r1, #0
    dde8:	str	r2, [r0, #36]	; 0x24
    ddec:	mvn	r2, #0
    ddf0:	str	r4, [r0]
    ddf4:	str	r3, [r0, #40]	; 0x28
    ddf8:	str	r1, [r0, #4]
    ddfc:	str	r1, [r0, #12]
    de00:	str	r2, [r0, #8]
    de04:	str	r2, [r0, #16]
    de08:	str	r2, [r0, #20]
    de0c:	str	r2, [r0, #24]
    de10:	str	r2, [r0, #28]
    de14:	pop	{r4}		; (ldr r4, [sp], #4)
    de18:	bx	lr
    de1c:	andeq	sl, r1, r8, asr fp
    de20:	push	{r4}		; (str r4, [sp, #-4]!)
    de24:	ldr	r4, [pc, #56]	; de64 <fputs@plt+0x4f3c>
    de28:	str	r1, [r0, #32]
    de2c:	mov	r1, #0
    de30:	str	r2, [r0, #36]	; 0x24
    de34:	mvn	r2, #0
    de38:	str	r4, [r0]
    de3c:	str	r3, [r0, #40]	; 0x28
    de40:	str	r1, [r0, #4]
    de44:	str	r1, [r0, #12]
    de48:	str	r2, [r0, #8]
    de4c:	str	r2, [r0, #16]
    de50:	str	r2, [r0, #20]
    de54:	str	r2, [r0, #24]
    de58:	str	r2, [r0, #28]
    de5c:	pop	{r4}		; (ldr r4, [sp], #4)
    de60:	bx	lr
    de64:	andeq	sl, r1, r8, asr ip
    de68:	push	{r4}		; (str r4, [sp, #-4]!)
    de6c:	ldr	r4, [pc, #56]	; deac <fputs@plt+0x4f84>
    de70:	str	r1, [r0, #32]
    de74:	mov	r1, #0
    de78:	str	r2, [r0, #36]	; 0x24
    de7c:	mvn	r2, #0
    de80:	str	r4, [r0]
    de84:	str	r3, [r0, #40]	; 0x28
    de88:	str	r1, [r0, #4]
    de8c:	str	r1, [r0, #12]
    de90:	str	r2, [r0, #8]
    de94:	str	r2, [r0, #16]
    de98:	str	r2, [r0, #20]
    de9c:	str	r2, [r0, #24]
    dea0:	str	r2, [r0, #28]
    dea4:	pop	{r4}		; (ldr r4, [sp], #4)
    dea8:	bx	lr
    deac:	andeq	sl, r1, r8, lsl ip
    deb0:	push	{r4}		; (str r4, [sp, #-4]!)
    deb4:	ldr	r4, [pc, #56]	; def4 <fputs@plt+0x4fcc>
    deb8:	str	r1, [r0, #32]
    debc:	mov	r1, #0
    dec0:	str	r2, [r0, #36]	; 0x24
    dec4:	mvn	r2, #0
    dec8:	str	r4, [r0]
    decc:	str	r3, [r0, #40]	; 0x28
    ded0:	str	r1, [r0, #4]
    ded4:	str	r1, [r0, #12]
    ded8:	str	r2, [r0, #8]
    dedc:	str	r2, [r0, #16]
    dee0:	str	r2, [r0, #20]
    dee4:	str	r2, [r0, #24]
    dee8:	str	r2, [r0, #28]
    deec:	pop	{r4}		; (ldr r4, [sp], #4)
    def0:	bx	lr
    def4:	ldrdeq	sl, [r1], -r8
    def8:	push	{r4}		; (str r4, [sp, #-4]!)
    defc:	ldr	r4, [pc, #56]	; df3c <fputs@plt+0x5014>
    df00:	str	r1, [r0, #32]
    df04:	mov	r1, #0
    df08:	str	r2, [r0, #36]	; 0x24
    df0c:	mvn	r2, #0
    df10:	str	r4, [r0]
    df14:	str	r3, [r0, #40]	; 0x28
    df18:	str	r1, [r0, #4]
    df1c:	str	r1, [r0, #12]
    df20:	str	r2, [r0, #8]
    df24:	str	r2, [r0, #16]
    df28:	str	r2, [r0, #20]
    df2c:	str	r2, [r0, #24]
    df30:	str	r2, [r0, #28]
    df34:	pop	{r4}		; (ldr r4, [sp], #4)
    df38:	bx	lr
    df3c:	muleq	r1, r8, fp
    df40:	ldr	ip, [pc, #56]	; df80 <fputs@plt+0x5058>
    df44:	str	r1, [r0, #32]
    df48:	mov	r1, #0
    df4c:	str	r2, [r0, #36]	; 0x24
    df50:	mvn	r2, #0
    df54:	str	ip, [r0]
    df58:	str	r1, [r0, #4]
    df5c:	str	r1, [r0, #12]
    df60:	strb	r1, [r0, #40]	; 0x28
    df64:	strb	r1, [r0, #41]	; 0x29
    df68:	str	r2, [r0, #8]
    df6c:	str	r2, [r0, #16]
    df70:	str	r2, [r0, #20]
    df74:	str	r2, [r0, #24]
    df78:	str	r2, [r0, #28]
    df7c:	bx	lr
    df80:	andeq	sl, r1, r8, ror #13
    df84:	ldr	ip, [pc, #56]	; dfc4 <fputs@plt+0x509c>
    df88:	str	r1, [r0, #32]
    df8c:	mov	r1, #0
    df90:	str	r2, [r0, #36]	; 0x24
    df94:	mvn	r2, #0
    df98:	str	ip, [r0]
    df9c:	str	r1, [r0, #4]
    dfa0:	str	r1, [r0, #12]
    dfa4:	strb	r1, [r0, #40]	; 0x28
    dfa8:	strb	r1, [r0, #41]	; 0x29
    dfac:	str	r2, [r0, #8]
    dfb0:	str	r2, [r0, #16]
    dfb4:	str	r2, [r0, #20]
    dfb8:	str	r2, [r0, #24]
    dfbc:	str	r2, [r0, #28]
    dfc0:	bx	lr
    dfc4:	andeq	sl, r1, r8, ror #16
    dfc8:	ldr	ip, [pc, #56]	; e008 <fputs@plt+0x50e0>
    dfcc:	str	r1, [r0, #32]
    dfd0:	mov	r1, #0
    dfd4:	str	r2, [r0, #36]	; 0x24
    dfd8:	mvn	r2, #0
    dfdc:	str	ip, [r0]
    dfe0:	str	r1, [r0, #4]
    dfe4:	str	r1, [r0, #12]
    dfe8:	strb	r1, [r0, #40]	; 0x28
    dfec:	strb	r1, [r0, #41]	; 0x29
    dff0:	str	r2, [r0, #8]
    dff4:	str	r2, [r0, #16]
    dff8:	str	r2, [r0, #20]
    dffc:	str	r2, [r0, #24]
    e000:	str	r2, [r0, #28]
    e004:	bx	lr
    e008:	andeq	sl, r1, r0, lsr #16
    e00c:	ldr	ip, [pc, #48]	; e044 <fputs@plt+0x511c>
    e010:	str	r1, [r0, #32]
    e014:	mov	r1, #0
    e018:	str	r2, [r0, #36]	; 0x24
    e01c:	mvn	r2, #0
    e020:	str	ip, [r0]
    e024:	str	r1, [r0, #4]
    e028:	str	r1, [r0, #12]
    e02c:	str	r2, [r0, #8]
    e030:	str	r2, [r0, #16]
    e034:	str	r2, [r0, #20]
    e038:	str	r2, [r0, #24]
    e03c:	str	r2, [r0, #28]
    e040:	bx	lr
    e044:	ldrdeq	sl, [r1], -r8
    e048:	ldr	ip, [pc, #48]	; e080 <fputs@plt+0x5158>
    e04c:	str	r1, [r0, #32]
    e050:	mov	r1, #0
    e054:	str	r2, [r0, #36]	; 0x24
    e058:	mvn	r2, #0
    e05c:	str	ip, [r0]
    e060:	str	r1, [r0, #4]
    e064:	str	r1, [r0, #12]
    e068:	str	r2, [r0, #8]
    e06c:	str	r2, [r0, #16]
    e070:	str	r2, [r0, #20]
    e074:	str	r2, [r0, #24]
    e078:	str	r2, [r0, #28]
    e07c:	bx	lr
    e080:	muleq	r1, r0, r7
    e084:	ldr	r3, [r0, #12]
    e088:	push	{r4, lr}
    e08c:	cmp	r3, #0
    e090:	mov	r4, r0
    e094:	bne	e0f8 <fputs@plt+0x51d0>
    e098:	ldrsh	r3, [r4, #2]
    e09c:	cmp	r3, #0
    e0a0:	bne	e0d4 <fputs@plt+0x51ac>
    e0a4:	ldrb	r3, [r4, #37]	; 0x25
    e0a8:	cmp	r3, #0
    e0ac:	popeq	{r4, pc}
    e0b0:	movw	r3, #29004	; 0x714c
    e0b4:	movt	r3, #2
    e0b8:	movw	r0, #45008	; 0xafd0
    e0bc:	mov	r1, #1
    e0c0:	ldr	r3, [r3]
    e0c4:	movt	r0, #1
    e0c8:	mov	r2, #7
    e0cc:	pop	{r4, lr}
    e0d0:	b	8e44 <fwrite@plt>
    e0d4:	movw	r3, #29004	; 0x714c
    e0d8:	movt	r3, #2
    e0dc:	movw	r0, #44996	; 0xafc4
    e0e0:	mov	r1, #1
    e0e4:	ldr	r3, [r3]
    e0e8:	mov	r2, #11
    e0ec:	movt	r0, #1
    e0f0:	bl	8e44 <fwrite@plt>
    e0f4:	b	e0a4 <fputs@plt+0x517c>
    e0f8:	movw	r3, #29004	; 0x714c
    e0fc:	movt	r3, #2
    e100:	movw	r0, #44980	; 0xafb4
    e104:	mov	r1, #1
    e108:	ldr	r3, [r3]
    e10c:	mov	r2, #12
    e110:	movt	r0, #1
    e114:	bl	8e44 <fwrite@plt>
    e118:	b	e098 <fputs@plt+0x5170>
    e11c:	ldr	ip, [pc, #20]	; e138 <fputs@plt+0x5210>
    e120:	mov	r2, #0
    e124:	str	r1, [r0, #8]
    e128:	str	r2, [r0, #4]
    e12c:	str	ip, [r0]
    e130:	strb	r2, [r0, #12]
    e134:	bx	lr
    e138:	andeq	sl, r1, r0, lsr r7
    e13c:	push	{r3, r4, r5, r6, r7, lr}
    e140:	mov	r4, r0
    e144:	ldr	r5, [pc, #56]	; e184 <fputs@plt+0x525c>
    e148:	mov	r7, r3
    e14c:	str	r2, [r4, #8]
    e150:	mov	r2, #0
    e154:	add	ip, r5, #456	; 0x1c8
    e158:	str	r2, [r4, #4]
    e15c:	strb	r2, [r4, #12]
    e160:	str	ip, [r0], #16
    e164:	ldr	r6, [sp, #24]
    e168:	bl	19400 <_ZdlPv@@Base+0x1fc>
    e16c:	str	r7, [r4, #28]
    e170:	mov	r0, r4
    e174:	str	r6, [r4, #32]
    e178:	pop	{r3, r4, r5, r6, r7, pc}
    e17c:	str	r5, [r4]
    e180:	bl	8db4 <__cxa_end_cleanup@plt>
    e184:	andeq	sl, r1, r0, lsr r7
    e188:	ldr	ip, [pc, #20]	; e1a4 <fputs@plt+0x527c>
    e18c:	mov	r2, #0
    e190:	str	r1, [r0, #8]
    e194:	str	r2, [r0, #4]
    e198:	str	ip, [r0]
    e19c:	strb	r2, [r0, #12]
    e1a0:	bx	lr
    e1a4:	andeq	sl, r1, r0, ror r7
    e1a8:	ldr	ip, [pc, #20]	; e1c4 <fputs@plt+0x529c>
    e1ac:	mov	r2, #0
    e1b0:	str	r1, [r0, #8]
    e1b4:	str	r2, [r0, #4]
    e1b8:	str	ip, [r0]
    e1bc:	strb	r2, [r0, #12]
    e1c0:	bx	lr
    e1c4:	andeq	sl, r1, r0, asr r7
    e1c8:	push	{r3, r4, r5, lr}
    e1cc:	add	r5, r0, #20
    e1d0:	ldr	lr, [sp, #20]
    e1d4:	mov	r4, r0
    e1d8:	ldr	ip, [sp, #16]
    e1dc:	stmib	r0, {r1, r2}
    e1e0:	mov	r0, r5
    e1e4:	str	r3, [r4, #12]
    e1e8:	str	lr, [r4]
    e1ec:	strb	ip, [r4, #16]
    e1f0:	bl	192f4 <_ZdlPv@@Base+0xf0>
    e1f4:	add	r0, r4, #32
    e1f8:	bl	192f4 <_ZdlPv@@Base+0xf0>
    e1fc:	mov	r0, r4
    e200:	pop	{r3, r4, r5, pc}
    e204:	mov	r0, r5
    e208:	bl	19458 <_ZdlPv@@Base+0x254>
    e20c:	bl	8db4 <__cxa_end_cleanup@plt>
    e210:	push	{r4, lr}
    e214:	mov	r4, r0
    e218:	add	r0, r0, #32
    e21c:	bl	19458 <_ZdlPv@@Base+0x254>
    e220:	add	r0, r4, #20
    e224:	bl	19458 <_ZdlPv@@Base+0x254>
    e228:	mov	r0, r4
    e22c:	pop	{r4, pc}
    e230:	add	r0, r4, #20
    e234:	bl	19458 <_ZdlPv@@Base+0x254>
    e238:	bl	8db4 <__cxa_end_cleanup@plt>
    e23c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    e240:	cmp	r1, #178257920	; 0xaa00000
    e244:	ldrb	ip, [sp, #32]
    e248:	mov	r7, r1
    e24c:	mov	r1, r0
    e250:	str	r3, [r0, #8]
    e254:	str	r7, [r0, #4]
    e258:	mov	r3, #0
    e25c:	strb	ip, [r0, #14]
    e260:	mov	r4, r0
    e264:	str	r3, [r0]
    e268:	sub	r5, r7, #1
    e26c:	str	r3, [r0, #16]
    e270:	str	r3, [r0, #20]
    e274:	str	r3, [r0, #24]
    e278:	str	r3, [r1, #28]!
    e27c:	str	r3, [r0, #36]	; 0x24
    e280:	str	r3, [r0, #40]	; 0x28
    e284:	str	r3, [r0, #44]	; 0x2c
    e288:	str	r3, [r0, #60]	; 0x3c
    e28c:	str	r3, [r0, #64]	; 0x40
    e290:	str	r3, [r0, #68]	; 0x44
    e294:	str	r3, [r0, #72]	; 0x48
    e298:	str	r2, [r0, #76]	; 0x4c
    e29c:	str	r1, [r0, #32]
    e2a0:	addls	r0, r7, r7, lsl #1
    e2a4:	mvnhi	r0, #0
    e2a8:	lslls	r0, r0, #2
    e2ac:	addls	r0, r0, #8
    e2b0:	bl	8e50 <_Znaj@plt>
    e2b4:	cmn	r5, #1
    e2b8:	mov	r3, #12
    e2bc:	add	r9, r0, #8
    e2c0:	mov	r8, r0
    e2c4:	str	r7, [r0, #4]
    e2c8:	str	r3, [r0]
    e2cc:	movne	r6, r9
    e2d0:	beq	e2ec <fputs@plt+0x53c4>
    e2d4:	mov	r0, r6
    e2d8:	bl	192f4 <_ZdlPv@@Base+0xf0>
    e2dc:	sub	r5, r5, #1
    e2e0:	add	r6, r6, #12
    e2e4:	cmn	r5, #1
    e2e8:	bne	e2d4 <fputs@plt+0x53ac>
    e2ec:	ldr	r3, [r4, #4]
    e2f0:	str	r9, [r4, #48]	; 0x30
    e2f4:	cmp	r3, #1
    e2f8:	movle	r0, #0
    e2fc:	ble	e318 <fputs@plt+0x53f0>
    e300:	sub	r3, r3, #1
    e304:	cmp	r3, #532676608	; 0x1fc00000
    e308:	lslls	r0, r3, #2
    e30c:	mvnhi	r0, #0
    e310:	bl	8e50 <_Znaj@plt>
    e314:	ldr	r3, [r4, #4]
    e318:	str	r0, [r4, #52]	; 0x34
    e31c:	mov	r0, r3
    e320:	bl	8e50 <_Znaj@plt>
    e324:	str	r0, [r4, #56]	; 0x38
    e328:	ldr	r0, [r4, #4]
    e32c:	bl	8e50 <_Znaj@plt>
    e330:	ldr	r3, [r4, #4]
    e334:	cmp	r3, #0
    e338:	str	r0, [r4, #80]	; 0x50
    e33c:	ble	e398 <fputs@plt+0x5470>
    e340:	mov	r3, #0
    e344:	mov	r1, r3
    e348:	ldr	r2, [r4, #56]	; 0x38
    e34c:	strb	r1, [r2, r3]
    e350:	ldr	r2, [r4, #80]	; 0x50
    e354:	strb	r1, [r2, r3]
    e358:	add	r3, r3, #1
    e35c:	ldr	r2, [r4, #4]
    e360:	cmp	r2, r3
    e364:	bgt	e348 <fputs@plt+0x5420>
    e368:	cmp	r2, #1
    e36c:	ble	e398 <fputs@plt+0x5470>
    e370:	ldr	r2, [r4, #52]	; 0x34
    e374:	mov	r3, #0
    e378:	mov	r0, #3
    e37c:	sub	r2, r2, #4
    e380:	str	r0, [r2, #4]!
    e384:	add	r3, r3, #1
    e388:	ldr	r1, [r4, #4]
    e38c:	sub	r1, r1, #1
    e390:	cmp	r1, r3
    e394:	bgt	e380 <fputs@plt+0x5458>
    e398:	mov	r3, #0
    e39c:	mov	r0, r4
    e3a0:	strb	r3, [r4, #13]
    e3a4:	strb	r3, [r4, #12]
    e3a8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    e3ac:	cmp	r9, #0
    e3b0:	beq	e3e0 <fputs@plt+0x54b8>
    e3b4:	rsb	r5, r5, r7
    e3b8:	add	r5, r5, r5, lsl #1
    e3bc:	add	r4, r9, r5, lsl #2
    e3c0:	sub	r4, r4, #12
    e3c4:	cmp	r9, r4
    e3c8:	beq	e3e0 <fputs@plt+0x54b8>
    e3cc:	sub	r4, r4, #12
    e3d0:	mov	r0, r4
    e3d4:	bl	19458 <_ZdlPv@@Base+0x254>
    e3d8:	cmp	r9, r4
    e3dc:	bne	e3cc <fputs@plt+0x54a4>
    e3e0:	mov	r0, r8
    e3e4:	bl	8e98 <_ZdaPv@plt>
    e3e8:	bl	8db4 <__cxa_end_cleanup@plt>
    e3ec:	ldr	r3, [r0]
    e3f0:	push	{r4, r5, r6, lr}
    e3f4:	cmp	r3, #0
    e3f8:	mov	r4, r0
    e3fc:	movgt	r5, #0
    e400:	ble	e440 <fputs@plt+0x5518>
    e404:	ldr	r3, [r4, #36]	; 0x24
    e408:	lsl	r6, r5, #2
    e40c:	ldr	r0, [r3, r5, lsl #2]
    e410:	add	r5, r5, #1
    e414:	cmp	r0, #0
    e418:	beq	e420 <fputs@plt+0x54f8>
    e41c:	bl	8e98 <_ZdaPv@plt>
    e420:	ldr	r3, [r4, #40]	; 0x28
    e424:	ldr	r0, [r3, r6]
    e428:	cmp	r0, #0
    e42c:	beq	e434 <fputs@plt+0x550c>
    e430:	bl	8e98 <_ZdaPv@plt>
    e434:	ldr	r3, [r4]
    e438:	cmp	r3, r5
    e43c:	bgt	e404 <fputs@plt+0x54dc>
    e440:	ldr	r0, [r4, #36]	; 0x24
    e444:	cmp	r0, #0
    e448:	beq	e450 <fputs@plt+0x5528>
    e44c:	bl	8e98 <_ZdaPv@plt>
    e450:	ldr	r0, [r4, #40]	; 0x28
    e454:	cmp	r0, #0
    e458:	beq	e47c <fputs@plt+0x5554>
    e45c:	bl	8e98 <_ZdaPv@plt>
    e460:	b	e47c <fputs@plt+0x5554>
    e464:	ldr	r2, [r3, #4]
    e468:	mov	r0, r3
    e46c:	ldr	r3, [r3]
    e470:	str	r2, [r4, #28]
    e474:	ldr	r3, [r3, #4]
    e478:	blx	r3
    e47c:	ldr	r3, [r4, #28]
    e480:	cmp	r3, #0
    e484:	bne	e464 <fputs@plt+0x553c>
    e488:	ldr	r0, [r4, #48]	; 0x30
    e48c:	cmp	r0, #0
    e490:	beq	e4d0 <fputs@plt+0x55a8>
    e494:	ldr	r5, [r0, #-4]
    e498:	add	r5, r5, r5, lsl #1
    e49c:	add	r5, r0, r5, lsl #2
    e4a0:	cmp	r0, r5
    e4a4:	beq	e4c8 <fputs@plt+0x55a0>
    e4a8:	sub	r5, r5, #12
    e4ac:	mov	r0, r5
    e4b0:	mov	r6, r5
    e4b4:	bl	19458 <_ZdlPv@@Base+0x254>
    e4b8:	ldr	r0, [r4, #48]	; 0x30
    e4bc:	cmp	r0, r5
    e4c0:	sub	r5, r5, #12
    e4c4:	bne	e4ac <fputs@plt+0x5584>
    e4c8:	sub	r0, r0, #8
    e4cc:	bl	8e98 <_ZdaPv@plt>
    e4d0:	ldr	r0, [r4, #52]	; 0x34
    e4d4:	cmp	r0, #0
    e4d8:	beq	e4e0 <fputs@plt+0x55b8>
    e4dc:	bl	8e98 <_ZdaPv@plt>
    e4e0:	ldr	r0, [r4, #56]	; 0x38
    e4e4:	cmp	r0, #0
    e4e8:	beq	e4f0 <fputs@plt+0x55c8>
    e4ec:	bl	8e98 <_ZdaPv@plt>
    e4f0:	ldr	r0, [r4, #80]	; 0x50
    e4f4:	cmp	r0, #0
    e4f8:	beq	e51c <fputs@plt+0x55f4>
    e4fc:	bl	8e98 <_ZdaPv@plt>
    e500:	b	e51c <fputs@plt+0x55f4>
    e504:	ldr	r2, [r3, #4]
    e508:	mov	r0, r3
    e50c:	ldr	r3, [r3]
    e510:	str	r2, [r4, #20]
    e514:	ldr	r3, [r3, #8]
    e518:	blx	r3
    e51c:	ldr	r3, [r4, #20]
    e520:	cmp	r3, #0
    e524:	bne	e504 <fputs@plt+0x55dc>
    e528:	ldr	r5, [r4, #16]
    e52c:	cmp	r5, #0
    e530:	beq	e558 <fputs@plt+0x5630>
    e534:	ldr	r3, [r5]
    e538:	mov	r0, r5
    e53c:	str	r3, [r4, #16]
    e540:	bl	e210 <fputs@plt+0x52e8>
    e544:	mov	r0, r5
    e548:	bl	19204 <_ZdlPv@@Base>
    e54c:	ldr	r5, [r4, #16]
    e550:	cmp	r5, #0
    e554:	bne	e534 <fputs@plt+0x560c>
    e558:	ldr	r0, [r4, #44]	; 0x2c
    e55c:	cmp	r0, #0
    e560:	beq	e578 <fputs@plt+0x5650>
    e564:	bl	8e98 <_ZdaPv@plt>
    e568:	b	e578 <fputs@plt+0x5650>
    e56c:	ldr	r3, [r0]
    e570:	str	r3, [r4, #24]
    e574:	bl	19204 <_ZdlPv@@Base>
    e578:	ldr	r0, [r4, #24]
    e57c:	cmp	r0, #0
    e580:	bne	e56c <fputs@plt+0x5644>
    e584:	mov	r0, r4
    e588:	pop	{r4, r5, r6, pc}
    e58c:	strb	r1, [r0, #12]
    e590:	strb	r2, [r0, #13]
    e594:	bx	lr
    e598:	push	{r4, r5, r6, lr}
    e59c:	subs	r4, r1, #0
    e5a0:	mov	r5, r0
    e5a4:	mov	r6, r2
    e5a8:	blt	e5d0 <fputs@plt+0x56a8>
    e5ac:	ldr	r3, [r0, #4]
    e5b0:	cmp	r4, r3
    e5b4:	bge	e5d0 <fputs@plt+0x56a8>
    e5b8:	add	r4, r4, r4, lsl #1
    e5bc:	ldr	r0, [r5, #48]	; 0x30
    e5c0:	mov	r1, r6
    e5c4:	add	r0, r0, r4, lsl #2
    e5c8:	pop	{r4, r5, r6, lr}
    e5cc:	b	19478 <_ZdlPv@@Base+0x274>
    e5d0:	movw	r1, #44968	; 0xafa8
    e5d4:	movw	r0, #1297	; 0x511
    e5d8:	movt	r1, #1
    e5dc:	bl	17618 <fputs@plt+0xe6f0>
    e5e0:	b	e5b8 <fputs@plt+0x5690>
    e5e4:	push	{r4, r5, r6, lr}
    e5e8:	subs	r5, r1, #0
    e5ec:	mov	r4, r0
    e5f0:	mov	r6, r2
    e5f4:	blt	e614 <fputs@plt+0x56ec>
    e5f8:	ldr	r3, [r0, #4]
    e5fc:	sub	r3, r3, #1
    e600:	cmp	r5, r3
    e604:	bge	e614 <fputs@plt+0x56ec>
    e608:	ldr	r3, [r4, #52]	; 0x34
    e60c:	str	r6, [r3, r5, lsl #2]
    e610:	pop	{r4, r5, r6, pc}
    e614:	movw	r1, #44968	; 0xafa8
    e618:	movw	r0, #1303	; 0x517
    e61c:	movt	r1, #1
    e620:	bl	17618 <fputs@plt+0xe6f0>
    e624:	b	e608 <fputs@plt+0x56e0>
    e628:	push	{r3, r4, r5, lr}
    e62c:	subs	r5, r1, #0
    e630:	mov	r4, r0
    e634:	blt	e654 <fputs@plt+0x572c>
    e638:	ldr	r3, [r0, #4]
    e63c:	cmp	r5, r3
    e640:	bge	e654 <fputs@plt+0x572c>
    e644:	ldr	r3, [r4, #56]	; 0x38
    e648:	mov	r2, #1
    e64c:	strb	r2, [r3, r5]
    e650:	pop	{r3, r4, r5, pc}
    e654:	movw	r1, #44968	; 0xafa8
    e658:	movw	r0, #1309	; 0x51d
    e65c:	movt	r1, #1
    e660:	bl	17618 <fputs@plt+0xe6f0>
    e664:	b	e644 <fputs@plt+0x571c>
    e668:	push	{r3, r4, r5, lr}
    e66c:	subs	r5, r1, #0
    e670:	mov	r4, r0
    e674:	blt	e694 <fputs@plt+0x576c>
    e678:	ldr	r3, [r0, #4]
    e67c:	cmp	r5, r3
    e680:	bge	e694 <fputs@plt+0x576c>
    e684:	ldr	r3, [r4, #80]	; 0x50
    e688:	mov	r2, #1
    e68c:	strb	r2, [r3, r5]
    e690:	pop	{r3, r4, r5, pc}
    e694:	movw	r1, #44968	; 0xafa8
    e698:	movw	r0, #1315	; 0x523
    e69c:	movt	r1, #1
    e6a0:	bl	17618 <fputs@plt+0xe6f0>
    e6a4:	b	e684 <fputs@plt+0x575c>
    e6a8:	ldr	r2, [r0, #20]
    e6ac:	cmp	r2, #0
    e6b0:	addeq	r2, r0, #20
    e6b4:	bne	e6c0 <fputs@plt+0x5798>
    e6b8:	b	e6d0 <fputs@plt+0x57a8>
    e6bc:	mov	r2, r3
    e6c0:	ldr	r3, [r2, #4]
    e6c4:	cmp	r3, #0
    e6c8:	bne	e6bc <fputs@plt+0x5794>
    e6cc:	add	r2, r2, #4
    e6d0:	str	r1, [r2]
    e6d4:	bx	lr
    e6d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    e6dc:	mov	r5, r0
    e6e0:	mov	r0, #36	; 0x24
    e6e4:	mov	r9, r1
    e6e8:	mov	sl, r2
    e6ec:	mov	r8, r3
    e6f0:	ldr	r7, [sp, #32]
    e6f4:	bl	191b4 <_Znwj@@Base>
    e6f8:	ldr	r6, [pc, #104]	; e768 <fputs@plt+0x5840>
    e6fc:	mov	r2, #0
    e700:	mov	r1, sl
    e704:	add	r3, r6, #456	; 0x1c8
    e708:	mov	r4, r0
    e70c:	str	r9, [r4, #8]
    e710:	str	r2, [r4, #4]
    e714:	strb	r2, [r4, #12]
    e718:	str	r3, [r0], #16
    e71c:	bl	19400 <_ZdlPv@@Base+0x1fc>
    e720:	str	r8, [r4, #28]
    e724:	ldr	r2, [r5, #20]
    e728:	str	r7, [r4, #32]
    e72c:	cmp	r2, #0
    e730:	addeq	r2, r5, #20
    e734:	bne	e740 <fputs@plt+0x5818>
    e738:	b	e750 <fputs@plt+0x5828>
    e73c:	mov	r2, r3
    e740:	ldr	r3, [r2, #4]
    e744:	cmp	r3, #0
    e748:	bne	e73c <fputs@plt+0x5814>
    e74c:	add	r2, r2, #4
    e750:	str	r4, [r2]
    e754:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    e758:	mov	r0, r4
    e75c:	str	r6, [r4]
    e760:	bl	19204 <_ZdlPv@@Base>
    e764:	bl	8db4 <__cxa_end_cleanup@plt>
    e768:	andeq	sl, r1, r0, lsr r7
    e76c:	push	{r3, r4, r5, lr}
    e770:	mov	r4, r0
    e774:	mov	r0, #16
    e778:	mov	r5, r1
    e77c:	bl	191b4 <_Znwj@@Base>
    e780:	ldr	r2, [pc, #64]	; e7c8 <fputs@plt+0x58a0>
    e784:	mov	r3, #0
    e788:	str	r2, [r0]
    e78c:	str	r3, [r0, #4]
    e790:	strb	r3, [r0, #12]
    e794:	ldr	r2, [r4, #20]
    e798:	str	r5, [r0, #8]
    e79c:	cmp	r2, r3
    e7a0:	addeq	r2, r4, #20
    e7a4:	bne	e7b0 <fputs@plt+0x5888>
    e7a8:	b	e7c0 <fputs@plt+0x5898>
    e7ac:	mov	r2, r3
    e7b0:	ldr	r3, [r2, #4]
    e7b4:	cmp	r3, #0
    e7b8:	bne	e7ac <fputs@plt+0x5884>
    e7bc:	add	r2, r2, #4
    e7c0:	str	r0, [r2]
    e7c4:	pop	{r3, r4, r5, pc}
    e7c8:	andeq	sl, r1, r0, ror r7
    e7cc:	push	{r3, r4, r5, lr}
    e7d0:	mov	r4, r0
    e7d4:	mov	r0, #16
    e7d8:	mov	r5, r1
    e7dc:	bl	191b4 <_Znwj@@Base>
    e7e0:	ldr	r2, [pc, #64]	; e828 <fputs@plt+0x5900>
    e7e4:	mov	r3, #0
    e7e8:	str	r2, [r0]
    e7ec:	str	r3, [r0, #4]
    e7f0:	strb	r3, [r0, #12]
    e7f4:	ldr	r2, [r4, #20]
    e7f8:	str	r5, [r0, #8]
    e7fc:	cmp	r2, r3
    e800:	addeq	r2, r4, #20
    e804:	bne	e810 <fputs@plt+0x58e8>
    e808:	b	e820 <fputs@plt+0x58f8>
    e80c:	mov	r2, r3
    e810:	ldr	r3, [r2, #4]
    e814:	cmp	r3, #0
    e818:	bne	e80c <fputs@plt+0x58e4>
    e81c:	add	r2, r2, #4
    e820:	str	r0, [r2]
    e824:	pop	{r3, r4, r5, pc}
    e828:	andeq	sl, r1, r0, asr r7
    e82c:	ldr	r3, [r0]
    e830:	cmp	r3, r1
    e834:	bxgt	lr
    e838:	b	d8e8 <fputs@plt+0x49c0>
    e83c:	push	{r4, r5, r6, r7, lr}
    e840:	movw	r5, #28944	; 0x7110
    e844:	movt	r5, #2
    e848:	sub	sp, sp, #44	; 0x2c
    e84c:	cmp	r1, #0
    e850:	cmpge	r2, #0
    e854:	mov	r6, r1
    e858:	ldr	r3, [r5]
    e85c:	mov	r4, r2
    e860:	mov	r7, r0
    e864:	str	r3, [sp, #36]	; 0x24
    e868:	blt	e878 <fputs@plt+0x5950>
    e86c:	ldr	r3, [r0]
    e870:	cmp	r1, r3
    e874:	blt	e91c <fputs@plt+0x59f4>
    e878:	movw	r1, #44968	; 0xafa8
    e87c:	movw	r0, #1386	; 0x56a
    e880:	movt	r1, #1
    e884:	bl	17618 <fputs@plt+0xe6f0>
    e888:	cmp	r4, #0
    e88c:	beq	e930 <fputs@plt+0x5a08>
    e890:	ldr	r3, [r7, #36]	; 0x24
    e894:	ldr	r2, [r3, r6, lsl #2]
    e898:	add	r1, r2, r4, lsl #2
    e89c:	ldr	r3, [r2, r4, lsl #2]
    e8a0:	cmp	r3, #0
    e8a4:	beq	e950 <fputs@plt+0x5a28>
    e8a8:	ldr	r2, [r3, #16]
    e8ac:	cmp	r6, r2
    e8b0:	bge	e8dc <fputs@plt+0x59b4>
    e8b4:	movw	r1, #44968	; 0xafa8
    e8b8:	movw	r0, #1396	; 0x574
    e8bc:	movt	r1, #1
    e8c0:	bl	17618 <fputs@plt+0xe6f0>
    e8c4:	ldr	r2, [sp, #36]	; 0x24
    e8c8:	ldr	r3, [r5]
    e8cc:	cmp	r2, r3
    e8d0:	bne	e9a8 <fputs@plt+0x5a80>
    e8d4:	add	sp, sp, #44	; 0x2c
    e8d8:	pop	{r4, r5, r6, r7, pc}
    e8dc:	ldr	r1, [r3, #20]
    e8e0:	cmp	r6, r1
    e8e4:	bgt	e8b4 <fputs@plt+0x598c>
    e8e8:	ldr	r0, [r3, #24]
    e8ec:	cmp	r4, r0
    e8f0:	blt	e8b4 <fputs@plt+0x598c>
    e8f4:	ldr	r3, [r3, #28]
    e8f8:	cmp	r4, r3
    e8fc:	bgt	e8b4 <fputs@plt+0x598c>
    e900:	rsb	r2, r2, r1
    e904:	cmp	r2, #0
    e908:	ble	e8b4 <fputs@plt+0x598c>
    e90c:	rsb	r3, r0, r3
    e910:	cmp	r3, #0
    e914:	bgt	e8c4 <fputs@plt+0x599c>
    e918:	b	e8b4 <fputs@plt+0x598c>
    e91c:	ldr	r3, [r0, #4]
    e920:	cmp	r2, r3
    e924:	bge	e878 <fputs@plt+0x5950>
    e928:	cmp	r4, #0
    e92c:	bne	e890 <fputs@plt+0x5968>
    e930:	movw	r1, #40880	; 0x9fb0
    e934:	movt	r1, #2
    e938:	movw	r0, #45016	; 0xafd8
    e93c:	movt	r0, #1
    e940:	mov	r2, r1
    e944:	mov	r3, r1
    e948:	bl	17f20 <fputs@plt+0xeff8>
    e94c:	b	e8c4 <fputs@plt+0x599c>
    e950:	ldr	r3, [r1, #-4]
    e954:	cmp	r3, #0
    e958:	beq	e8c4 <fputs@plt+0x599c>
    e95c:	ldr	r1, [r3, #16]
    e960:	cmp	r1, r6
    e964:	streq	r4, [r3, #28]
    e968:	streq	r3, [r2, r4, lsl #2]
    e96c:	beq	e8c4 <fputs@plt+0x599c>
    e970:	add	r1, r6, #1
    e974:	mov	r0, sp
    e978:	bl	17aa8 <fputs@plt+0xeb80>
    e97c:	add	r1, r4, #1
    e980:	add	r0, sp, #16
    e984:	bl	17aa8 <fputs@plt+0xeb80>
    e988:	mov	r1, sp
    e98c:	add	r2, sp, #16
    e990:	movw	r0, #45060	; 0xb004
    e994:	movw	r3, #40880	; 0x9fb0
    e998:	movt	r0, #1
    e99c:	movt	r3, #2
    e9a0:	bl	17f20 <fputs@plt+0xeff8>
    e9a4:	b	e8c4 <fputs@plt+0x599c>
    e9a8:	bl	8e74 <__stack_chk_fail@plt>
    e9ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    e9b0:	movw	r5, #28944	; 0x7110
    e9b4:	movt	r5, #2
    e9b8:	sub	sp, sp, #40	; 0x28
    e9bc:	cmp	r1, #0
    e9c0:	cmpge	r2, #0
    e9c4:	mov	r4, r1
    e9c8:	ldr	r3, [r5]
    e9cc:	mov	r6, r2
    e9d0:	mov	r7, r0
    e9d4:	str	r3, [sp, #36]	; 0x24
    e9d8:	blt	e9e8 <fputs@plt+0x5ac0>
    e9dc:	ldr	r3, [r0]
    e9e0:	cmp	r1, r3
    e9e4:	blt	ea90 <fputs@plt+0x5b68>
    e9e8:	movw	r1, #44968	; 0xafa8
    e9ec:	movw	r0, #1417	; 0x589
    e9f0:	movt	r1, #1
    e9f4:	bl	17618 <fputs@plt+0xe6f0>
    e9f8:	cmp	r4, #0
    e9fc:	beq	eaa4 <fputs@plt+0x5b7c>
    ea00:	ldr	r1, [r7, #36]	; 0x24
    ea04:	lsl	r9, r4, #2
    ea08:	lsl	r0, r6, #2
    ea0c:	ldr	r3, [r1, r4, lsl #2]
    ea10:	ldr	r2, [r3, r6, lsl #2]
    ea14:	cmp	r2, #0
    ea18:	beq	eac4 <fputs@plt+0x5b9c>
    ea1c:	ldr	r3, [r2, #16]
    ea20:	cmp	r4, r3
    ea24:	bge	ea50 <fputs@plt+0x5b28>
    ea28:	movw	r1, #44968	; 0xafa8
    ea2c:	movw	r0, #1427	; 0x593
    ea30:	movt	r1, #1
    ea34:	bl	17618 <fputs@plt+0xe6f0>
    ea38:	ldr	r2, [sp, #36]	; 0x24
    ea3c:	ldr	r3, [r5]
    ea40:	cmp	r2, r3
    ea44:	bne	eb80 <fputs@plt+0x5c58>
    ea48:	add	sp, sp, #40	; 0x28
    ea4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    ea50:	ldr	r1, [r2, #20]
    ea54:	cmp	r4, r1
    ea58:	bgt	ea28 <fputs@plt+0x5b00>
    ea5c:	ldr	r0, [r2, #24]
    ea60:	cmp	r6, r0
    ea64:	blt	ea28 <fputs@plt+0x5b00>
    ea68:	ldr	r2, [r2, #28]
    ea6c:	cmp	r6, r2
    ea70:	bgt	ea28 <fputs@plt+0x5b00>
    ea74:	rsb	r3, r3, r1
    ea78:	cmp	r3, #0
    ea7c:	ble	ea28 <fputs@plt+0x5b00>
    ea80:	rsb	r2, r0, r2
    ea84:	cmp	r2, #0
    ea88:	bgt	ea38 <fputs@plt+0x5b10>
    ea8c:	b	ea28 <fputs@plt+0x5b00>
    ea90:	ldr	r3, [r0, #4]
    ea94:	cmp	r2, r3
    ea98:	bge	e9e8 <fputs@plt+0x5ac0>
    ea9c:	cmp	r4, #0
    eaa0:	bne	ea00 <fputs@plt+0x5ad8>
    eaa4:	movw	r1, #40880	; 0x9fb0
    eaa8:	movt	r1, #2
    eaac:	movw	r0, #45108	; 0xb034
    eab0:	movt	r0, #1
    eab4:	mov	r2, r1
    eab8:	mov	r3, r1
    eabc:	bl	17f20 <fputs@plt+0xeff8>
    eac0:	b	ea38 <fputs@plt+0x5b10>
    eac4:	add	r1, r1, r9
    eac8:	ldr	r1, [r1, #-4]
    eacc:	ldr	sl, [r1, r6, lsl #2]
    ead0:	cmp	sl, #0
    ead4:	beq	ea38 <fputs@plt+0x5b10>
    ead8:	ldr	r8, [sl, #24]
    eadc:	cmp	r8, r6
    eae0:	bne	eb48 <fputs@plt+0x5c20>
    eae4:	ldr	r1, [sl, #28]
    eae8:	cmp	r6, r1
    eaec:	movle	r6, r0
    eaf0:	ble	eb04 <fputs@plt+0x5bdc>
    eaf4:	b	eb40 <fputs@plt+0x5c18>
    eaf8:	ldr	r3, [r7, #36]	; 0x24
    eafc:	ldr	r3, [r3, r9]
    eb00:	ldr	r2, [r3, r6]
    eb04:	cmp	r2, #0
    eb08:	beq	eb28 <fputs@plt+0x5c00>
    eb0c:	movw	r1, #44968	; 0xafa8
    eb10:	movw	r0, #1441	; 0x5a1
    eb14:	movt	r1, #1
    eb18:	bl	17618 <fputs@plt+0xe6f0>
    eb1c:	ldr	r3, [r7, #36]	; 0x24
    eb20:	ldr	r1, [sl, #28]
    eb24:	ldr	r3, [r3, r9]
    eb28:	add	r8, r8, #1
    eb2c:	add	r3, r3, r6
    eb30:	cmp	r1, r8
    eb34:	add	r6, r6, #4
    eb38:	str	sl, [r3]
    eb3c:	bge	eaf8 <fputs@plt+0x5bd0>
    eb40:	str	r4, [sl, #20]
    eb44:	b	ea38 <fputs@plt+0x5b10>
    eb48:	add	r1, r4, #1
    eb4c:	mov	r0, sp
    eb50:	bl	17aa8 <fputs@plt+0xeb80>
    eb54:	add	r1, r6, #1
    eb58:	add	r0, sp, #16
    eb5c:	bl	17aa8 <fputs@plt+0xeb80>
    eb60:	mov	r1, sp
    eb64:	add	r2, sp, #16
    eb68:	movw	r0, #45148	; 0xb05c
    eb6c:	movw	r3, #40880	; 0x9fb0
    eb70:	movt	r0, #1
    eb74:	movt	r3, #2
    eb78:	bl	17f20 <fputs@plt+0xeff8>
    eb7c:	b	ea38 <fputs@plt+0x5b10>
    eb80:	bl	8e74 <__stack_chk_fail@plt>
    eb84:	push	{r4, r5, r6, r7, r8}
    eb88:	subs	r7, r0, #0
    eb8c:	beq	ece4 <fputs@plt+0x5dbc>
    eb90:	ldrb	r8, [r7]
    eb94:	cmp	r8, #0
    eb98:	beq	ece4 <fputs@plt+0x5dbc>
    eb9c:	mov	r4, r8
    eba0:	mov	r3, r7
    eba4:	mov	r5, #0
    eba8:	b	ebcc <fputs@plt+0x5ca4>
    ebac:	ldrb	r5, [r2, #1]
    ebb0:	ldrb	ip, [r3, #1]
    ebb4:	subs	r5, r5, r4
    ebb8:	movne	r5, #1
    ebbc:	cmp	ip, #0
    ebc0:	add	r3, r3, #1
    ebc4:	mov	r4, ip
    ebc8:	beq	ec10 <fputs@plt+0x5ce8>
    ebcc:	cmp	r5, #0
    ebd0:	bne	ebac <fputs@plt+0x5c84>
    ebd4:	ldrb	ip, [r2]
    ebd8:	cmp	ip, r4
    ebdc:	ldrb	ip, [r3, #1]
    ebe0:	beq	ebfc <fputs@plt+0x5cd4>
    ebe4:	cmp	r4, #92	; 0x5c
    ebe8:	bne	ebbc <fputs@plt+0x5c94>
    ebec:	cmp	ip, #38	; 0x26
    ebf0:	bne	ebbc <fputs@plt+0x5c94>
    ebf4:	rsb	r0, r7, r3
    ebf8:	b	ec8c <fputs@plt+0x5d64>
    ebfc:	cmp	ip, #0
    ec00:	mov	r5, #1
    ec04:	add	r3, r3, #1
    ec08:	mov	r4, ip
    ec0c:	bne	ebcc <fputs@plt+0x5ca4>
    ec10:	movw	r3, #38572	; 0x96ac
    ec14:	mov	r6, r8
    ec18:	movt	r3, #2
    ec1c:	mov	r4, r7
    ec20:	mvn	r0, #0
    ec24:	b	ec48 <fputs@plt+0x5d20>
    ec28:	ldrb	ip, [r2, #1]
    ec2c:	ldrb	r5, [r4, #1]
    ec30:	subs	ip, ip, r6
    ec34:	movne	ip, #1
    ec38:	cmp	r5, #0
    ec3c:	add	r4, r4, #1
    ec40:	beq	ec84 <fputs@plt+0x5d5c>
    ec44:	mov	r6, r5
    ec48:	cmp	ip, #0
    ec4c:	bne	ec28 <fputs@plt+0x5d00>
    ec50:	ldrb	r5, [r2]
    ec54:	cmp	r5, r6
    ec58:	ldrb	r5, [r4, #1]
    ec5c:	moveq	ip, #1
    ec60:	beq	ec38 <fputs@plt+0x5d10>
    ec64:	cmp	r6, r1
    ec68:	bne	ec38 <fputs@plt+0x5d10>
    ec6c:	ldrb	r6, [r3, r5]
    ec70:	cmp	r6, #0
    ec74:	rsbne	r0, r7, r4
    ec78:	cmp	r5, #0
    ec7c:	add	r4, r4, #1
    ec80:	bne	ec44 <fputs@plt+0x5d1c>
    ec84:	cmp	r0, #0
    ec88:	blt	ec94 <fputs@plt+0x5d6c>
    ec8c:	pop	{r4, r5, r6, r7, r8}
    ec90:	bx	lr
    ec94:	movw	ip, #38572	; 0x96ac
    ec98:	add	r1, r7, #1
    ec9c:	movt	ip, #2
    eca0:	b	ecbc <fputs@plt+0x5d94>
    eca4:	ldrb	r5, [r2, #1]
    eca8:	subs	r5, r5, r8
    ecac:	movne	r5, #1
    ecb0:	ldrb	r8, [r1], #1
    ecb4:	cmp	r8, #0
    ecb8:	beq	ec8c <fputs@plt+0x5d64>
    ecbc:	cmp	r5, #0
    ecc0:	bne	eca4 <fputs@plt+0x5d7c>
    ecc4:	ldrb	r3, [r2]
    ecc8:	cmp	r3, r8
    eccc:	moveq	r5, #1
    ecd0:	beq	ecb0 <fputs@plt+0x5d88>
    ecd4:	ldrb	r3, [ip, r8]
    ecd8:	cmp	r3, #0
    ecdc:	rsbne	r0, r7, r1
    ece0:	b	ecb0 <fputs@plt+0x5d88>
    ece4:	mvn	r0, #0
    ece8:	b	ec8c <fputs@plt+0x5d64>
    ecec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ecf0:	movw	r5, #28944	; 0x7110
    ecf4:	movt	r5, #2
    ecf8:	ldr	ip, [r0]
    ecfc:	mov	r8, r2
    ed00:	sub	sp, sp, #68	; 0x44
    ed04:	ldr	r2, [r5]
    ed08:	cmp	r1, ip
    ed0c:	mov	r6, r0
    ed10:	mov	r7, r1
    ed14:	mov	r4, r3
    ed18:	ldr	sl, [sp, #104]	; 0x68
    ed1c:	str	r2, [sp, #60]	; 0x3c
    ed20:	ldr	r9, [sp, #108]	; 0x6c
    ed24:	bge	ee6c <fputs@plt+0x5f44>
    ed28:	movw	r1, #45196	; 0xb08c
    ed2c:	add	r0, sp, #40	; 0x28
    ed30:	movt	r1, #1
    ed34:	bl	1936c <_ZdlPv@@Base+0x168>
    ed38:	ldr	r2, [r4, #4]
    ed3c:	ldr	r3, [sp, #44]	; 0x2c
    ed40:	ldr	r0, [r4]
    ed44:	cmp	r2, r3
    ed48:	ldr	r1, [sp, #40]	; 0x28
    ed4c:	beq	ee74 <fputs@plt+0x5f4c>
    ed50:	add	r0, sp, #40	; 0x28
    ed54:	bl	19458 <_ZdlPv@@Base+0x254>
    ed58:	add	r0, sp, #40	; 0x28
    ed5c:	movw	r1, #45380	; 0xb144
    ed60:	movt	r1, #1
    ed64:	bl	1936c <_ZdlPv@@Base+0x168>
    ed68:	ldr	r2, [r4, #4]
    ed6c:	ldr	r3, [sp, #44]	; 0x2c
    ed70:	ldr	r0, [r4]
    ed74:	cmp	r2, r3
    ed78:	ldr	r1, [sp, #40]	; 0x28
    ed7c:	beq	f01c <fputs@plt+0x60f4>
    ed80:	add	r0, sp, #40	; 0x28
    ed84:	bl	19458 <_ZdlPv@@Base+0x254>
    ed88:	add	r0, sp, #40	; 0x28
    ed8c:	movw	r1, #45384	; 0xb148
    ed90:	movt	r1, #1
    ed94:	bl	1936c <_ZdlPv@@Base+0x168>
    ed98:	ldr	r2, [r4, #4]
    ed9c:	ldr	r3, [sp, #44]	; 0x2c
    eda0:	ldr	r0, [r4]
    eda4:	cmp	r2, r3
    eda8:	ldr	r1, [sp, #40]	; 0x28
    edac:	beq	ef90 <fputs@plt+0x6068>
    edb0:	add	r0, sp, #40	; 0x28
    edb4:	bl	19458 <_ZdlPv@@Base+0x254>
    edb8:	add	r0, sp, #40	; 0x28
    edbc:	movw	r1, #45388	; 0xb14c
    edc0:	movt	r1, #1
    edc4:	bl	1936c <_ZdlPv@@Base+0x168>
    edc8:	ldr	r2, [r4, #4]
    edcc:	ldr	r3, [sp, #44]	; 0x2c
    edd0:	ldr	r0, [r4]
    edd4:	cmp	r2, r3
    edd8:	ldr	r1, [sp, #40]	; 0x28
    eddc:	beq	f2e8 <fputs@plt+0x63c0>
    ede0:	add	r0, sp, #40	; 0x28
    ede4:	bl	19458 <_ZdlPv@@Base+0x254>
    ede8:	add	r0, sp, #40	; 0x28
    edec:	movw	r1, #45392	; 0xb150
    edf0:	movt	r1, #1
    edf4:	bl	1936c <_ZdlPv@@Base+0x168>
    edf8:	ldr	r2, [r4, #4]
    edfc:	ldr	r3, [sp, #44]	; 0x2c
    ee00:	ldr	r0, [r4]
    ee04:	cmp	r2, r3
    ee08:	ldr	r1, [sp, #40]	; 0x28
    ee0c:	beq	f070 <fputs@plt+0x6148>
    ee10:	add	r0, sp, #40	; 0x28
    ee14:	bl	19458 <_ZdlPv@@Base+0x254>
    ee18:	ldr	r3, [r4, #4]
    ee1c:	cmp	r3, #2
    ee20:	bgt	f360 <fputs@plt+0x6438>
    ee24:	mov	r0, r4
    ee28:	mov	r1, #10
    ee2c:	bl	199e8 <_ZdlPv@@Base+0x7e4>
    ee30:	ldr	r3, [sl, #40]	; 0x28
    ee34:	mvn	ip, r0
    ee38:	lsr	ip, ip, #31
    ee3c:	cmp	r3, #8
    ee40:	ldrls	pc, [pc, r3, lsl #2]
    ee44:	b	f448 <fputs@plt+0x6520>
    ee48:	andeq	pc, r0, r4, lsl r2	; <UNPREDICTABLE>
    ee4c:	andeq	pc, r0, r8, lsl r1	; <UNPREDICTABLE>
    ee50:	ldrdeq	pc, [r0], -r4
    ee54:	andeq	pc, r0, r0, ror r1	; <UNPREDICTABLE>
    ee58:	andeq	pc, r0, ip, ror r2	; <UNPREDICTABLE>
    ee5c:	strdeq	pc, [r0], -r8
    ee60:	andeq	pc, r0, ip, lsl #1
    ee64:	andeq	pc, r0, r0, lsr #1
    ee68:	ldrdeq	pc, [r0], -r4
    ee6c:	bl	d8e8 <fputs@plt+0x49c0>
    ee70:	b	ed28 <fputs@plt+0x5e00>
    ee74:	cmp	r2, #0
    ee78:	bne	ef80 <fputs@plt+0x6058>
    ee7c:	add	r0, sp, #40	; 0x28
    ee80:	lsl	fp, r7, #2
    ee84:	bl	19458 <_ZdlPv@@Base+0x254>
    ee88:	mov	r0, #40	; 0x28
    ee8c:	bl	191b4 <_Znwj@@Base>
    ee90:	ldr	r1, [pc, #1740]	; f564 <fputs@plt+0x663c>
    ee94:	mov	r2, #0
    ee98:	mvn	r3, #0
    ee9c:	mov	r4, r0
    eea0:	str	r6, [r0, #32]
    eea4:	str	sl, [r0, #36]	; 0x24
    eea8:	stm	r4, {r1, r2}
    eeac:	str	r2, [r4, #12]
    eeb0:	str	r3, [r4, #8]
    eeb4:	str	r3, [r4, #16]
    eeb8:	str	r3, [r4, #20]
    eebc:	str	r3, [r4, #24]
    eec0:	str	r3, [r4, #28]
    eec4:	ldr	r3, [r6, #36]	; 0x24
    eec8:	ldr	r3, [r3, fp]
    eecc:	ldr	r3, [r3, r8, lsl #2]
    eed0:	cmp	r3, #0
    eed4:	beq	ef44 <fputs@plt+0x601c>
    eed8:	add	r1, r7, #1
    eedc:	add	r0, sp, #24
    eee0:	bl	17aa8 <fputs@plt+0xeb80>
    eee4:	add	r1, r8, #1
    eee8:	add	r0, sp, #40	; 0x28
    eeec:	bl	17aa8 <fputs@plt+0xeb80>
    eef0:	add	r3, sp, #24
    eef4:	add	r2, sp, #40	; 0x28
    eef8:	mov	r0, r9
    eefc:	str	r2, [sp]
    ef00:	movw	r1, #40880	; 0x9fb0
    ef04:	movw	r2, #45344	; 0xb120
    ef08:	movt	r1, #2
    ef0c:	movt	r2, #1
    ef10:	str	r1, [sp, #4]
    ef14:	ldr	r1, [sp, #112]	; 0x70
    ef18:	bl	17fb0 <fputs@plt+0xf088>
    ef1c:	ldr	r3, [r4]
    ef20:	mov	r0, r4
    ef24:	ldr	r3, [r3, #4]
    ef28:	blx	r3
    ef2c:	ldr	r2, [sp, #60]	; 0x3c
    ef30:	ldr	r3, [r5]
    ef34:	cmp	r2, r3
    ef38:	bne	f45c <fputs@plt+0x6534>
    ef3c:	add	sp, sp, #68	; 0x44
    ef40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ef44:	ldr	r3, [r6, #32]
    ef48:	add	r2, r4, #4
    ef4c:	ldr	r0, [sp, #112]	; 0x70
    ef50:	str	r9, [r4, #12]
    ef54:	str	r7, [r4, #20]
    ef58:	str	r0, [r4, #8]
    ef5c:	str	r7, [r4, #16]
    ef60:	str	r8, [r4, #28]
    ef64:	str	r8, [r4, #24]
    ef68:	str	r4, [r3]
    ef6c:	ldr	r3, [r6, #36]	; 0x24
    ef70:	str	r2, [r6, #32]
    ef74:	ldr	r3, [r3, fp]
    ef78:	str	r4, [r3, r8, lsl #2]
    ef7c:	b	ef2c <fputs@plt+0x6004>
    ef80:	bl	8d3c <memcmp@plt>
    ef84:	cmp	r0, #0
    ef88:	beq	ee7c <fputs@plt+0x5f54>
    ef8c:	b	ed50 <fputs@plt+0x5e28>
    ef90:	cmp	r2, #0
    ef94:	bne	f060 <fputs@plt+0x6138>
    ef98:	add	r0, sp, #40	; 0x28
    ef9c:	bl	19458 <_ZdlPv@@Base+0x254>
    efa0:	cmp	r8, #0
    efa4:	ble	efe4 <fputs@plt+0x60bc>
    efa8:	ldr	r2, [r6, #36]	; 0x24
    efac:	sub	r3, r8, #-1073741823	; 0xc0000001
    efb0:	lsl	r4, r3, #2
    efb4:	ldr	r2, [r2, r7, lsl #2]
    efb8:	ldr	r0, [r2, r3, lsl #2]
    efbc:	cmp	r0, #0
    efc0:	beq	efe4 <fputs@plt+0x60bc>
    efc4:	ldr	r3, [r0]
    efc8:	ldr	r3, [r3, #28]
    efcc:	blx	r3
    efd0:	cmp	r0, #0
    efd4:	beq	efe4 <fputs@plt+0x60bc>
    efd8:	ldr	r3, [r0, #16]
    efdc:	cmp	r3, r7
    efe0:	beq	f2bc <fputs@plt+0x6394>
    efe4:	mov	r0, #44	; 0x2c
    efe8:	lsl	fp, r7, #2
    efec:	bl	191b4 <_Znwj@@Base>
    eff0:	ldr	r1, [pc, #1392]	; f568 <fputs@plt+0x6640>
    eff4:	mov	r4, r0
    eff8:	mov	r2, #0
    effc:	str	r6, [r4, #32]
    f000:	mvn	r3, #0
    f004:	str	sl, [r4, #36]	; 0x24
    f008:	stm	r4, {r1, r2}
    f00c:	str	r2, [r4, #12]
    f010:	strb	r2, [r4, #40]	; 0x28
    f014:	strb	r2, [r4, #41]	; 0x29
    f018:	b	eeb0 <fputs@plt+0x5f88>
    f01c:	cmp	r2, #0
    f020:	beq	f030 <fputs@plt+0x6108>
    f024:	bl	8d3c <memcmp@plt>
    f028:	cmp	r0, #0
    f02c:	bne	ed80 <fputs@plt+0x5e58>
    f030:	add	r0, sp, #40	; 0x28
    f034:	lsl	fp, r7, #2
    f038:	bl	19458 <_ZdlPv@@Base+0x254>
    f03c:	mov	r0, #40	; 0x28
    f040:	bl	191b4 <_Znwj@@Base>
    f044:	ldr	r1, [pc, #1312]	; f56c <fputs@plt+0x6644>
    f048:	mov	r2, #0
    f04c:	mvn	r3, #0
    f050:	mov	r4, r0
    f054:	str	r6, [r0, #32]
    f058:	str	sl, [r0, #36]	; 0x24
    f05c:	b	eea8 <fputs@plt+0x5f80>
    f060:	bl	8d3c <memcmp@plt>
    f064:	cmp	r0, #0
    f068:	beq	ef98 <fputs@plt+0x6070>
    f06c:	b	edb0 <fputs@plt+0x5e88>
    f070:	cmp	r2, #0
    f074:	beq	f084 <fputs@plt+0x615c>
    f078:	bl	8d3c <memcmp@plt>
    f07c:	cmp	r0, #0
    f080:	bne	ee10 <fputs@plt+0x5ee8>
    f084:	add	r0, sp, #40	; 0x28
    f088:	bl	19458 <_ZdlPv@@Base+0x254>
    f08c:	mov	r0, r6
    f090:	mov	r1, r7
    f094:	mov	r2, r8
    f098:	bl	e9ac <fputs@plt+0x5a84>
    f09c:	b	ef2c <fputs@plt+0x6004>
    f0a0:	ldr	r3, [r4, #4]
    f0a4:	cmp	r3, #0
    f0a8:	beq	efe4 <fputs@plt+0x60bc>
    f0ac:	movw	r3, #40880	; 0x9fb0
    f0b0:	movw	r2, #45256	; 0xb0c8
    f0b4:	movt	r3, #2
    f0b8:	movt	r2, #1
    f0bc:	str	r3, [sp]
    f0c0:	mov	r0, r9
    f0c4:	str	r3, [sp, #4]
    f0c8:	ldr	r1, [sp, #112]	; 0x70
    f0cc:	bl	17fb0 <fputs@plt+0xf088>
    f0d0:	b	efe4 <fputs@plt+0x60bc>
    f0d4:	ldr	r3, [r4, #4]
    f0d8:	cmp	r3, #0
    f0dc:	bne	f460 <fputs@plt+0x6538>
    f0e0:	mov	r0, #44	; 0x2c
    f0e4:	lsl	fp, r7, #2
    f0e8:	bl	191b4 <_Znwj@@Base>
    f0ec:	ldr	r1, [pc, #1148]	; f570 <fputs@plt+0x6648>
    f0f0:	mov	r4, r0
    f0f4:	b	eff8 <fputs@plt+0x60d0>
    f0f8:	ldr	r3, [r4, #4]
    f0fc:	cmp	r3, #0
    f100:	bne	f504 <fputs@plt+0x65dc>
    f104:	mov	r0, r6
    f108:	mov	r1, r7
    f10c:	mov	r2, r8
    f110:	bl	e83c <fputs@plt+0x5914>
    f114:	b	ef2c <fputs@plt+0x6004>
    f118:	ldr	r1, [r4, #4]
    f11c:	cmp	r1, #0
    f120:	beq	f3b8 <fputs@plt+0x6490>
    f124:	mov	r0, r4
    f128:	str	ip, [sp, #12]
    f12c:	bl	19a1c <_ZdlPv@@Base+0x818>
    f130:	ldr	ip, [sp, #12]
    f134:	lsl	fp, r7, #2
    f138:	cmp	ip, #0
    f13c:	str	r0, [sp, #20]
    f140:	mov	r0, #44	; 0x2c
    f144:	beq	f52c <fputs@plt+0x6604>
    f148:	bl	191b4 <_Znwj@@Base>
    f14c:	ldr	r1, [pc, #1056]	; f574 <fputs@plt+0x664c>
    f150:	mov	r4, r0
    f154:	ldr	r0, [sp, #20]
    f158:	mov	r2, #0
    f15c:	str	r6, [r4, #32]
    f160:	mvn	r3, #0
    f164:	str	sl, [r4, #36]	; 0x24
    f168:	str	r0, [r4, #40]	; 0x28
    f16c:	b	eea8 <fputs@plt+0x5f80>
    f170:	ldr	r1, [r4, #4]
    f174:	cmp	r1, #0
    f178:	beq	f3b8 <fputs@plt+0x6490>
    f17c:	mov	r0, r4
    f180:	str	ip, [sp, #12]
    f184:	bl	19a1c <_ZdlPv@@Base+0x818>
    f188:	ldr	ip, [sp, #12]
    f18c:	cmp	ip, #0
    f190:	str	r0, [sp, #20]
    f194:	beq	f488 <fputs@plt+0x6560>
    f198:	mov	r0, r9
    f19c:	movw	r3, #40880	; 0x9fb0
    f1a0:	movw	r2, #45224	; 0xb0a8
    f1a4:	movt	r3, #2
    f1a8:	movt	r2, #1
    f1ac:	str	r3, [sp]
    f1b0:	str	r3, [sp, #4]
    f1b4:	lsl	fp, r7, #2
    f1b8:	ldr	r1, [sp, #112]	; 0x70
    f1bc:	bl	17fb0 <fputs@plt+0xf088>
    f1c0:	mov	r0, #44	; 0x2c
    f1c4:	bl	191b4 <_Znwj@@Base>
    f1c8:	ldr	r1, [pc, #936]	; f578 <fputs@plt+0x6650>
    f1cc:	mov	r4, r0
    f1d0:	b	f154 <fputs@plt+0x622c>
    f1d4:	ldr	r1, [r4, #4]
    f1d8:	cmp	r1, #0
    f1dc:	beq	f3b8 <fputs@plt+0x6490>
    f1e0:	mov	r0, r4
    f1e4:	str	ip, [sp, #12]
    f1e8:	bl	19a1c <_ZdlPv@@Base+0x818>
    f1ec:	ldr	ip, [sp, #12]
    f1f0:	lsl	fp, r7, #2
    f1f4:	cmp	ip, #0
    f1f8:	str	r0, [sp, #20]
    f1fc:	mov	r0, #44	; 0x2c
    f200:	beq	f518 <fputs@plt+0x65f0>
    f204:	bl	191b4 <_Znwj@@Base>
    f208:	ldr	r1, [pc, #876]	; f57c <fputs@plt+0x6654>
    f20c:	mov	r4, r0
    f210:	b	f154 <fputs@plt+0x622c>
    f214:	ldr	r1, [r4, #4]
    f218:	cmp	r1, #0
    f21c:	beq	f3b8 <fputs@plt+0x6490>
    f220:	mov	r0, r4
    f224:	str	ip, [sp, #12]
    f228:	bl	19a1c <_ZdlPv@@Base+0x818>
    f22c:	ldr	ip, [sp, #12]
    f230:	lsl	fp, r7, #2
    f234:	cmp	ip, #0
    f238:	str	r0, [sp, #20]
    f23c:	mov	r0, #44	; 0x2c
    f240:	bne	f1c4 <fputs@plt+0x629c>
    f244:	str	ip, [sp, #12]
    f248:	bl	191b4 <_Znwj@@Base>
    f24c:	ldr	r2, [pc, #812]	; f580 <fputs@plt+0x6658>
    f250:	mov	r4, r0
    f254:	ldr	ip, [sp, #12]
    f258:	mvn	r3, #0
    f25c:	ldr	r1, [sp, #20]
    f260:	str	r6, [r4, #32]
    f264:	str	ip, [r4, #4]
    f268:	str	ip, [r4, #12]
    f26c:	str	sl, [r4, #36]	; 0x24
    f270:	str	r1, [r4, #40]	; 0x28
    f274:	str	r2, [r4]
    f278:	b	eeb0 <fputs@plt+0x5f88>
    f27c:	ldr	r1, [r4, #4]
    f280:	cmp	r1, #0
    f284:	beq	f3b8 <fputs@plt+0x6490>
    f288:	mov	r0, r4
    f28c:	str	ip, [sp, #12]
    f290:	bl	19a1c <_ZdlPv@@Base+0x818>
    f294:	ldr	ip, [sp, #12]
    f298:	lsl	fp, r7, #2
    f29c:	cmp	ip, #0
    f2a0:	str	r0, [sp, #20]
    f2a4:	mov	r0, #44	; 0x2c
    f2a8:	beq	f4f0 <fputs@plt+0x65c8>
    f2ac:	bl	191b4 <_Znwj@@Base>
    f2b0:	ldr	r1, [pc, #716]	; f584 <fputs@plt+0x665c>
    f2b4:	mov	r4, r0
    f2b8:	b	f154 <fputs@plt+0x622c>
    f2bc:	ldr	r2, [r0, #36]	; 0x24
    f2c0:	ldrb	r3, [sl, #37]	; 0x25
    f2c4:	ldrb	r2, [r2, #37]	; 0x25
    f2c8:	cmp	r2, r3
    f2cc:	bne	efe4 <fputs@plt+0x60bc>
    f2d0:	ldr	r3, [r6, #36]	; 0x24
    f2d4:	str	r8, [r0, #28]
    f2d8:	ldr	r3, [r3, r7, lsl #2]
    f2dc:	add	r4, r3, r4
    f2e0:	str	r0, [r4, #4]
    f2e4:	b	ef2c <fputs@plt+0x6004>
    f2e8:	cmp	r2, #0
    f2ec:	beq	f2fc <fputs@plt+0x63d4>
    f2f0:	bl	8d3c <memcmp@plt>
    f2f4:	cmp	r0, #0
    f2f8:	bne	ede0 <fputs@plt+0x5eb8>
    f2fc:	add	r0, sp, #40	; 0x28
    f300:	bl	19458 <_ZdlPv@@Base+0x254>
    f304:	cmp	r8, #0
    f308:	ble	f0e0 <fputs@plt+0x61b8>
    f30c:	ldr	r2, [r6, #36]	; 0x24
    f310:	sub	r3, r8, #-1073741823	; 0xc0000001
    f314:	lsl	r4, r3, #2
    f318:	ldr	r2, [r2, r7, lsl #2]
    f31c:	ldr	r0, [r2, r3, lsl #2]
    f320:	cmp	r0, #0
    f324:	beq	f0e0 <fputs@plt+0x61b8>
    f328:	ldr	r3, [r0]
    f32c:	ldr	r3, [r3, #32]
    f330:	blx	r3
    f334:	cmp	r0, #0
    f338:	beq	f0e0 <fputs@plt+0x61b8>
    f33c:	ldr	r3, [r0, #16]
    f340:	cmp	r3, r7
    f344:	bne	f0e0 <fputs@plt+0x61b8>
    f348:	ldr	r2, [r0, #36]	; 0x24
    f34c:	ldrb	r3, [sl, #37]	; 0x25
    f350:	ldrb	r2, [r2, #37]	; 0x25
    f354:	cmp	r2, r3
    f358:	bne	f0e0 <fputs@plt+0x61b8>
    f35c:	b	f2d0 <fputs@plt+0x63a8>
    f360:	ldr	r3, [r4]
    f364:	ldrb	r2, [r3]
    f368:	cmp	r2, #92	; 0x5c
    f36c:	bne	ee24 <fputs@plt+0x5efc>
    f370:	ldrb	r3, [r3, #1]
    f374:	cmp	r3, #82	; 0x52
    f378:	bne	ee24 <fputs@plt+0x5efc>
    f37c:	mov	r0, r4
    f380:	mov	r1, #10
    f384:	bl	199e8 <_ZdlPv@@Base+0x7e4>
    f388:	cmp	r0, #0
    f38c:	blt	f3f0 <fputs@plt+0x64c8>
    f390:	movw	r3, #40880	; 0x9fb0
    f394:	mov	r0, r9
    f398:	movt	r3, #2
    f39c:	movw	r2, #45200	; 0xb090
    f3a0:	str	r3, [sp]
    f3a4:	movt	r2, #1
    f3a8:	str	r3, [sp, #4]
    f3ac:	ldr	r1, [sp, #112]	; 0x70
    f3b0:	bl	17fb0 <fputs@plt+0xf088>
    f3b4:	b	ef2c <fputs@plt+0x6004>
    f3b8:	mov	r0, #40	; 0x28
    f3bc:	str	r1, [sp, #16]
    f3c0:	bl	191b4 <_Znwj@@Base>
    f3c4:	ldr	r1, [sp, #16]
    f3c8:	ldr	r2, [pc, #440]	; f588 <fputs@plt+0x6660>
    f3cc:	lsl	fp, r7, #2
    f3d0:	mvn	r3, #0
    f3d4:	mov	r4, r0
    f3d8:	str	r1, [r0, #4]
    f3dc:	str	r1, [r0, #12]
    f3e0:	str	r6, [r0, #32]
    f3e4:	str	sl, [r0, #36]	; 0x24
    f3e8:	str	r2, [r0]
    f3ec:	b	eeb0 <fputs@plt+0x5f88>
    f3f0:	ldr	r1, [r4]
    f3f4:	add	r0, sp, #40	; 0x28
    f3f8:	ldr	r2, [r4, #4]
    f3fc:	add	r1, r1, #2
    f400:	sub	r2, r2, #2
    f404:	bl	19308 <_ZdlPv@@Base+0x104>
    f408:	add	r0, sp, #40	; 0x28
    f40c:	bl	19a1c <_ZdlPv@@Base+0x818>
    f410:	mov	fp, r0
    f414:	add	r0, sp, #40	; 0x28
    f418:	bl	19458 <_ZdlPv@@Base+0x254>
    f41c:	mov	r0, #44	; 0x2c
    f420:	bl	191b4 <_Znwj@@Base>
    f424:	ldr	r1, [pc, #352]	; f58c <fputs@plt+0x6664>
    f428:	mov	r2, #0
    f42c:	mvn	r3, #0
    f430:	str	fp, [r0, #40]	; 0x28
    f434:	mov	r4, r0
    f438:	str	r6, [r0, #32]
    f43c:	lsl	fp, r7, #2
    f440:	str	sl, [r0, #36]	; 0x24
    f444:	b	eea8 <fputs@plt+0x5f80>
    f448:	movw	r1, #44968	; 0xafa8
    f44c:	movw	r0, #1623	; 0x657
    f450:	movt	r1, #1
    f454:	bl	17618 <fputs@plt+0xe6f0>
    f458:	b	ef2c <fputs@plt+0x6004>
    f45c:	bl	8e74 <__stack_chk_fail@plt>
    f460:	movw	r3, #40880	; 0x9fb0
    f464:	movw	r2, #45300	; 0xb0f4
    f468:	movt	r3, #2
    f46c:	movt	r2, #1
    f470:	str	r3, [sp]
    f474:	mov	r0, r9
    f478:	str	r3, [sp, #4]
    f47c:	ldr	r1, [sp, #112]	; 0x70
    f480:	bl	17fb0 <fputs@plt+0xf088>
    f484:	b	f0e0 <fputs@plt+0x61b8>
    f488:	ldrb	r1, [r6, #14]
    f48c:	add	r2, r6, #12
    f490:	str	ip, [sp, #12]
    f494:	bl	eb84 <fputs@plt+0x5c5c>
    f498:	ldr	ip, [sp, #12]
    f49c:	subs	r2, r0, #0
    f4a0:	blt	f540 <fputs@plt+0x6618>
    f4a4:	mov	r0, #48	; 0x30
    f4a8:	str	r2, [sp, #16]
    f4ac:	str	ip, [sp, #12]
    f4b0:	bl	191b4 <_Znwj@@Base>
    f4b4:	ldr	ip, [sp, #12]
    f4b8:	lsl	fp, r7, #2
    f4bc:	ldr	r2, [sp, #16]
    f4c0:	mvn	r3, #0
    f4c4:	ldr	r1, [pc, #196]	; f590 <fputs@plt+0x6668>
    f4c8:	mov	r4, r0
    f4cc:	str	ip, [r0, #4]
    f4d0:	str	ip, [r0, #12]
    f4d4:	str	r6, [r0, #32]
    f4d8:	str	sl, [r0, #36]	; 0x24
    f4dc:	ldr	r0, [sp, #20]
    f4e0:	str	r2, [r4, #44]	; 0x2c
    f4e4:	str	r1, [r4]
    f4e8:	str	r0, [r4, #40]	; 0x28
    f4ec:	b	eeb0 <fputs@plt+0x5f88>
    f4f0:	str	ip, [sp, #12]
    f4f4:	bl	191b4 <_Znwj@@Base>
    f4f8:	ldr	r2, [pc, #148]	; f594 <fputs@plt+0x666c>
    f4fc:	mov	r4, r0
    f500:	b	f254 <fputs@plt+0x632c>
    f504:	movw	r1, #44968	; 0xafa8
    f508:	movw	r0, #1542	; 0x606
    f50c:	movt	r1, #1
    f510:	bl	17618 <fputs@plt+0xe6f0>
    f514:	b	f104 <fputs@plt+0x61dc>
    f518:	str	ip, [sp, #12]
    f51c:	bl	191b4 <_Znwj@@Base>
    f520:	ldr	r2, [pc, #112]	; f598 <fputs@plt+0x6670>
    f524:	mov	r4, r0
    f528:	b	f254 <fputs@plt+0x632c>
    f52c:	str	ip, [sp, #12]
    f530:	bl	191b4 <_Znwj@@Base>
    f534:	ldr	r2, [pc, #96]	; f59c <fputs@plt+0x6674>
    f538:	mov	r4, r0
    f53c:	b	f254 <fputs@plt+0x632c>
    f540:	mov	r0, #44	; 0x2c
    f544:	lsl	fp, r7, #2
    f548:	bl	191b4 <_Znwj@@Base>
    f54c:	ldr	r2, [pc, #72]	; f59c <fputs@plt+0x6674>
    f550:	mov	r4, r0
    f554:	b	f254 <fputs@plt+0x632c>
    f558:	add	r0, sp, #40	; 0x28
    f55c:	bl	19458 <_ZdlPv@@Base+0x254>
    f560:	bl	8db4 <__cxa_end_cleanup@plt>
    f564:	ldrdeq	sl, [r1], -r8
    f568:	andeq	sl, r1, r8, ror #16
    f56c:	muleq	r1, r0, r7
    f570:	andeq	sl, r1, r0, lsr #16
    f574:	ldrdeq	sl, [r1], -r8
    f578:	andeq	sl, r1, r8, asr ip
    f57c:	andeq	sl, r1, r8, lsl ip
    f580:	andeq	sl, r1, r8, lsr sl
    f584:	muleq	r1, r8, fp
    f588:			; <UNDEFINED> instruction: 0x0001a8b0
    f58c:	andeq	sl, r1, r0, lsl fp
    f590:	andeq	sl, r1, r8, asr #21
    f594:	andeq	sl, r1, r0, lsl #21
    f598:	strdeq	sl, [r1], -r0
    f59c:	andeq	sl, r1, r8, lsr #19
    f5a0:	ldr	r3, [r0]
    f5a4:	push	{r4, r5, r6, lr}
    f5a8:	cmp	r1, r3
    f5ac:	mov	r4, r0
    f5b0:	mov	r6, r1
    f5b4:	mov	r5, r2
    f5b8:	bge	f5f4 <fputs@plt+0x66cc>
    f5bc:	ldr	r3, [r4, #4]
    f5c0:	cmp	r3, #0
    f5c4:	poplt	{r4, r5, r6, pc}
    f5c8:	lsl	r1, r6, #2
    f5cc:	mov	r3, #0
    f5d0:	ldr	r0, [r4, #40]	; 0x28
    f5d4:	ldrb	ip, [r5, r3]
    f5d8:	ldr	r0, [r0, r1]
    f5dc:	strb	ip, [r0, r3]
    f5e0:	add	r3, r3, #1
    f5e4:	ldr	r0, [r4, #4]
    f5e8:	cmp	r0, r3
    f5ec:	bge	f5d0 <fputs@plt+0x66a8>
    f5f0:	pop	{r4, r5, r6, pc}
    f5f4:	bl	d8e8 <fputs@plt+0x49c0>
    f5f8:	b	f5bc <fputs@plt+0x6694>
    f5fc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    f600:	mov	r9, r0
    f604:	ldr	r6, [r0, #28]
    f608:	cmp	r6, #0
    f60c:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
    f610:	ldr	r8, [r6, #16]
    f614:	ldr	r3, [r6, #20]
    f618:	cmp	r8, r3
    f61c:	lslle	r7, r8, #2
    f620:	ldrle	r2, [r6, #28]
    f624:	bgt	f684 <fputs@plt+0x675c>
    f628:	ldr	r4, [r6, #24]
    f62c:	cmp	r4, r2
    f630:	lslle	r5, r4, #2
    f634:	bgt	f674 <fputs@plt+0x674c>
    f638:	ldr	r3, [r9, #36]	; 0x24
    f63c:	movw	r1, #44968	; 0xafa8
    f640:	movw	r0, #1663	; 0x67f
    f644:	movt	r1, #1
    f648:	add	r4, r4, #1
    f64c:	ldr	r3, [r3, r7]
    f650:	ldr	r3, [r3, r5]
    f654:	add	r5, r5, #4
    f658:	cmp	r6, r3
    f65c:	beq	f668 <fputs@plt+0x6740>
    f660:	bl	17618 <fputs@plt+0xe6f0>
    f664:	ldr	r2, [r6, #28]
    f668:	cmp	r2, r4
    f66c:	bge	f638 <fputs@plt+0x6710>
    f670:	ldr	r3, [r6, #20]
    f674:	add	r8, r8, #1
    f678:	add	r7, r7, #4
    f67c:	cmp	r3, r8
    f680:	bge	f628 <fputs@plt+0x6700>
    f684:	ldr	r6, [r6, #4]
    f688:	cmp	r6, #0
    f68c:	bne	f610 <fputs@plt+0x66e8>
    f690:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    f694:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f698:	mov	fp, r0
    f69c:	ldr	r0, [r0]
    f6a0:	bl	8e50 <_Znaj@plt>
    f6a4:	ldr	r3, [fp]
    f6a8:	cmp	r3, #0
    f6ac:	str	r0, [fp, #44]	; 0x2c
    f6b0:	pople	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f6b4:	mov	r5, #0
    f6b8:	mov	r8, #2
    f6bc:	mov	r9, r5
    f6c0:	ldr	r1, [fp, #4]
    f6c4:	cmp	r1, #0
    f6c8:	ble	f774 <fputs@plt+0x684c>
    f6cc:	mov	r3, #0
    f6d0:	lsl	sl, r5, #2
    f6d4:	mov	r6, r3
    f6d8:	mov	r7, r3
    f6dc:	b	f6f0 <fputs@plt+0x67c8>
    f6e0:	ldr	r3, [r4, #28]
    f6e4:	add	r3, r3, #1
    f6e8:	cmp	r1, r3
    f6ec:	ble	f790 <fputs@plt+0x6868>
    f6f0:	ldr	r2, [fp, #36]	; 0x24
    f6f4:	ldr	r2, [r2, sl]
    f6f8:	ldr	r4, [r2, r3, lsl #2]
    f6fc:	cmp	r4, #0
    f700:	beq	f6e4 <fputs@plt+0x67bc>
    f704:	ldr	r2, [r4, #16]
    f708:	ldr	r3, [r4, #20]
    f70c:	cmp	r2, r3
    f710:	bne	f6e0 <fputs@plt+0x67b8>
    f714:	ldr	r3, [r4]
    f718:	mov	r0, r4
    f71c:	ldr	r3, [r3, #40]	; 0x28
    f720:	blx	r3
    f724:	add	r0, r0, #1
    f728:	cmp	r0, #3
    f72c:	ldrls	pc, [pc, r0, lsl #2]
    f730:	b	f744 <fputs@plt+0x681c>
    f734:	andeq	pc, r0, r4, ror r7	; <UNPREDICTABLE>
    f738:	andeq	pc, r0, r4, asr r7	; <UNPREDICTABLE>
    f73c:	andeq	pc, r0, ip, asr r7	; <UNPREDICTABLE>
    f740:	andeq	pc, r0, r8, ror #14
    f744:	movw	r1, #44968	; 0xafa8
    f748:	movw	r0, #1715	; 0x6b3
    f74c:	movt	r1, #1
    f750:	bl	17618 <fputs@plt+0xe6f0>
    f754:	ldr	r1, [fp, #4]
    f758:	b	f6e0 <fputs@plt+0x67b8>
    f75c:	mov	r7, #1
    f760:	ldr	r1, [fp, #4]
    f764:	b	f6e0 <fputs@plt+0x67b8>
    f768:	mov	r6, #1
    f76c:	ldr	r1, [fp, #4]
    f770:	b	f6e0 <fputs@plt+0x67b8>
    f774:	ldr	r3, [fp, #44]	; 0x2c
    f778:	strb	r9, [r3, r5]
    f77c:	ldr	r3, [fp]
    f780:	add	r5, r5, #1
    f784:	cmp	r3, r5
    f788:	bgt	f6c0 <fputs@plt+0x6798>
    f78c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f790:	cmp	r6, #0
    f794:	ldrne	r3, [fp, #44]	; 0x2c
    f798:	strbne	r8, [r3, r5]
    f79c:	bne	f77c <fputs@plt+0x6854>
    f7a0:	cmp	r7, #0
    f7a4:	beq	f774 <fputs@plt+0x684c>
    f7a8:	ldr	r3, [fp, #44]	; 0x2c
    f7ac:	mov	r2, #1
    f7b0:	strb	r2, [r3, r5]
    f7b4:	b	f77c <fputs@plt+0x6854>
    f7b8:	ldr	r1, [r0, #4]
    f7bc:	cmp	r1, #0
    f7c0:	ble	f7e8 <fputs@plt+0x68c0>
    f7c4:	ldr	r3, [r0, #80]	; 0x50
    f7c8:	mov	r0, #0
    f7cc:	add	r1, r3, r1
    f7d0:	ldrb	r2, [r3], #1
    f7d4:	cmp	r2, #0
    f7d8:	addne	r0, r0, #1
    f7dc:	cmp	r3, r1
    f7e0:	bne	f7d0 <fputs@plt+0x68a8>
    f7e4:	bx	lr
    f7e8:	mov	r0, #0
    f7ec:	bx	lr
    f7f0:	push	{r4, r5, lr}
    f7f4:	movw	r4, #37220	; 0x9164
    f7f8:	sub	sp, sp, #12
    f7fc:	movt	r4, #2
    f800:	mov	r5, r0
    f804:	movw	r3, #45396	; 0xb154
    f808:	stm	sp, {r1, r2}
    f80c:	movt	r3, #1
    f810:	mov	r2, #26
    f814:	mov	r0, r4
    f818:	mov	r1, #1
    f81c:	bl	8ebc <__sprintf_chk@plt>
    f820:	mov	r0, r5
    f824:	mov	r1, r4
    f828:	bl	1936c <_ZdlPv@@Base+0x168>
    f82c:	mov	r0, r5
    f830:	add	sp, sp, #12
    f834:	pop	{r4, r5, pc}
    f838:	push	{r4, r5, lr}
    f83c:	sub	sp, sp, #12
    f840:	ldr	r5, [pc, #56]	; f880 <fputs@plt+0x6958>
    f844:	mov	r4, r0
    f848:	str	r1, [sp]
    f84c:	movw	r3, #45408	; 0xb160
    f850:	str	r2, [sp, #4]
    f854:	movt	r3, #1
    f858:	mov	r2, #26
    f85c:	mov	r0, r5
    f860:	mov	r1, #1
    f864:	bl	8ebc <__sprintf_chk@plt>
    f868:	mov	r0, r4
    f86c:	mov	r1, r5
    f870:	bl	1936c <_ZdlPv@@Base+0x168>
    f874:	mov	r0, r4
    f878:	add	sp, sp, #12
    f87c:	pop	{r4, r5, pc}
    f880:	andeq	r9, r2, r0, lsl #3
    f884:	push	{r4, r5, lr}
    f888:	sub	sp, sp, #12
    f88c:	ldr	r5, [pc, #56]	; f8cc <fputs@plt+0x69a4>
    f890:	mov	r4, r0
    f894:	str	r1, [sp]
    f898:	movw	r3, #45420	; 0xb16c
    f89c:	str	r2, [sp, #4]
    f8a0:	movt	r3, #1
    f8a4:	mov	r2, #26
    f8a8:	mov	r0, r5
    f8ac:	mov	r1, #1
    f8b0:	bl	8ebc <__sprintf_chk@plt>
    f8b4:	mov	r0, r4
    f8b8:	mov	r1, r5
    f8bc:	bl	1936c <_ZdlPv@@Base+0x168>
    f8c0:	mov	r0, r4
    f8c4:	add	sp, sp, #12
    f8c8:	pop	{r4, r5, pc}
    f8cc:	muleq	r2, ip, r1
    f8d0:	push	{r4, r5, r6, lr}
    f8d4:	sub	sp, sp, #8
    f8d8:	mov	r5, r1
    f8dc:	mov	r6, r2
    f8e0:	str	r1, [sp]
    f8e4:	mov	r4, r0
    f8e8:	movw	r3, #45432	; 0xb178
    f8ec:	ldr	r0, [pc, #80]	; f944 <fputs@plt+0x6a1c>
    f8f0:	movt	r3, #1
    f8f4:	mov	r1, #1
    f8f8:	mov	r2, #24
    f8fc:	bl	8ebc <__sprintf_chk@plt>
    f900:	cmp	r6, r5
    f904:	beq	f92c <fputs@plt+0x6a04>
    f908:	mov	r1, #0
    f90c:	ldr	r0, [pc, #48]	; f944 <fputs@plt+0x6a1c>
    f910:	bl	8d9c <strchr@plt>
    f914:	movw	r3, #45440	; 0xb180
    f918:	str	r6, [sp]
    f91c:	mov	r1, #1
    f920:	movt	r3, #1
    f924:	mvn	r2, #0
    f928:	bl	8ebc <__sprintf_chk@plt>
    f92c:	mov	r0, r4
    f930:	ldr	r1, [pc, #12]	; f944 <fputs@plt+0x6a1c>
    f934:	bl	1936c <_ZdlPv@@Base+0x168>
    f938:	mov	r0, r4
    f93c:	add	sp, sp, #8
    f940:	pop	{r4, r5, r6, pc}
    f944:			; <UNDEFINED> instruction: 0x000291b8
    f948:	push	{r4, r5, r6, lr}
    f94c:	sub	sp, sp, #8
    f950:	mov	r5, r1
    f954:	mov	r6, r2
    f958:	str	r1, [sp]
    f95c:	mov	r4, r0
    f960:	movw	r3, #45444	; 0xb184
    f964:	ldr	r0, [pc, #80]	; f9bc <fputs@plt+0x6a94>
    f968:	movt	r3, #1
    f96c:	mov	r1, #1
    f970:	mov	r2, #26
    f974:	bl	8ebc <__sprintf_chk@plt>
    f978:	cmp	r6, r5
    f97c:	beq	f9a4 <fputs@plt+0x6a7c>
    f980:	mov	r1, #0
    f984:	ldr	r0, [pc, #48]	; f9bc <fputs@plt+0x6a94>
    f988:	bl	8d9c <strchr@plt>
    f98c:	movw	r3, #45440	; 0xb180
    f990:	str	r6, [sp]
    f994:	mov	r1, #1
    f998:	movt	r3, #1
    f99c:	mvn	r2, #0
    f9a0:	bl	8ebc <__sprintf_chk@plt>
    f9a4:	mov	r0, r4
    f9a8:	ldr	r1, [pc, #12]	; f9bc <fputs@plt+0x6a94>
    f9ac:	bl	1936c <_ZdlPv@@Base+0x168>
    f9b0:	mov	r0, r4
    f9b4:	add	sp, sp, #8
    f9b8:	pop	{r4, r5, r6, pc}
    f9bc:	ldrdeq	r9, [r2], -r0
    f9c0:	push	{r4, r5, r6, lr}
    f9c4:	sub	sp, sp, #8
    f9c8:	mov	r5, r1
    f9cc:	mov	r6, r2
    f9d0:	str	r1, [sp]
    f9d4:	mov	r4, r0
    f9d8:	movw	r3, #45452	; 0xb18c
    f9dc:	ldr	r0, [pc, #80]	; fa34 <fputs@plt+0x6b0c>
    f9e0:	movt	r3, #1
    f9e4:	mov	r1, #1
    f9e8:	mov	r2, #26
    f9ec:	bl	8ebc <__sprintf_chk@plt>
    f9f0:	cmp	r6, r5
    f9f4:	beq	fa1c <fputs@plt+0x6af4>
    f9f8:	mov	r1, #0
    f9fc:	ldr	r0, [pc, #48]	; fa34 <fputs@plt+0x6b0c>
    fa00:	bl	8d9c <strchr@plt>
    fa04:	movw	r3, #45440	; 0xb180
    fa08:	str	r6, [sp]
    fa0c:	mov	r1, #1
    fa10:	movt	r3, #1
    fa14:	mvn	r2, #0
    fa18:	bl	8ebc <__sprintf_chk@plt>
    fa1c:	mov	r0, r4
    fa20:	ldr	r1, [pc, #12]	; fa34 <fputs@plt+0x6b0c>
    fa24:	bl	1936c <_ZdlPv@@Base+0x168>
    fa28:	mov	r0, r4
    fa2c:	add	sp, sp, #8
    fa30:	pop	{r4, r5, r6, pc}
    fa34:	andeq	r9, r2, ip, ror #3
    fa38:	push	{r4, r5, r6, lr}
    fa3c:	sub	sp, sp, #8
    fa40:	mov	r5, r1
    fa44:	mov	r6, r2
    fa48:	str	r1, [sp]
    fa4c:	mov	r4, r0
    fa50:	movw	r3, #45460	; 0xb194
    fa54:	ldr	r0, [pc, #80]	; faac <fputs@plt+0x6b84>
    fa58:	movt	r3, #1
    fa5c:	mov	r1, #1
    fa60:	mov	r2, #25
    fa64:	bl	8ebc <__sprintf_chk@plt>
    fa68:	cmp	r6, r5
    fa6c:	beq	fa94 <fputs@plt+0x6b6c>
    fa70:	mov	r1, #0
    fa74:	ldr	r0, [pc, #48]	; faac <fputs@plt+0x6b84>
    fa78:	bl	8d9c <strchr@plt>
    fa7c:	movw	r3, #45440	; 0xb180
    fa80:	str	r6, [sp]
    fa84:	mov	r1, #1
    fa88:	movt	r3, #1
    fa8c:	mvn	r2, #0
    fa90:	bl	8ebc <__sprintf_chk@plt>
    fa94:	mov	r0, r4
    fa98:	ldr	r1, [pc, #12]	; faac <fputs@plt+0x6b84>
    fa9c:	bl	1936c <_ZdlPv@@Base+0x168>
    faa0:	mov	r0, r4
    faa4:	add	sp, sp, #8
    faa8:	pop	{r4, r5, r6, pc}
    faac:	andeq	r9, r2, r8, lsl #4
    fab0:	push	{r4, r5, lr}
    fab4:	sub	sp, sp, #12
    fab8:	ldr	r5, [pc, #52]	; faf4 <fputs@plt+0x6bcc>
    fabc:	mov	r4, r0
    fac0:	str	r1, [sp]
    fac4:	mov	r2, #14
    fac8:	mov	r1, #1
    facc:	movw	r3, #45468	; 0xb19c
    fad0:	mov	r0, r5
    fad4:	movt	r3, #1
    fad8:	bl	8ebc <__sprintf_chk@plt>
    fadc:	mov	r0, r4
    fae0:	mov	r1, r5
    fae4:	bl	1936c <_ZdlPv@@Base+0x168>
    fae8:	mov	r0, r4
    faec:	add	sp, sp, #12
    faf0:	pop	{r4, r5, pc}
    faf4:	andeq	r9, r2, r4, lsr #4
    faf8:	push	{r4, r5, lr}
    fafc:	sub	sp, sp, #12
    fb00:	ldr	r5, [pc, #52]	; fb3c <fputs@plt+0x6c14>
    fb04:	mov	r4, r0
    fb08:	str	r1, [sp]
    fb0c:	mov	r2, #14
    fb10:	mov	r1, #1
    fb14:	movw	r3, #45476	; 0xb1a4
    fb18:	mov	r0, r5
    fb1c:	movt	r3, #1
    fb20:	bl	8ebc <__sprintf_chk@plt>
    fb24:	mov	r0, r4
    fb28:	mov	r1, r5
    fb2c:	bl	1936c <_ZdlPv@@Base+0x168>
    fb30:	mov	r0, r4
    fb34:	add	sp, sp, #12
    fb38:	pop	{r4, r5, pc}
    fb3c:	andeq	r9, r2, r4, lsr r2
    fb40:	push	{r4, r5, lr}
    fb44:	sub	sp, sp, #12
    fb48:	ldr	r5, [pc, #52]	; fb84 <fputs@plt+0x6c5c>
    fb4c:	mov	r4, r0
    fb50:	str	r1, [sp]
    fb54:	mov	r2, #14
    fb58:	mov	r1, #1
    fb5c:	movw	r3, #45484	; 0xb1ac
    fb60:	mov	r0, r5
    fb64:	movt	r3, #1
    fb68:	bl	8ebc <__sprintf_chk@plt>
    fb6c:	mov	r0, r4
    fb70:	mov	r1, r5
    fb74:	bl	1936c <_ZdlPv@@Base+0x168>
    fb78:	mov	r0, r4
    fb7c:	add	sp, sp, #12
    fb80:	pop	{r4, r5, pc}
    fb84:	andeq	r9, r2, r4, asr #4
    fb88:	push	{r4, r5, lr}
    fb8c:	sub	sp, sp, #12
    fb90:	ldr	r5, [pc, #52]	; fbcc <fputs@plt+0x6ca4>
    fb94:	mov	r4, r0
    fb98:	str	r1, [sp]
    fb9c:	mov	r2, #14
    fba0:	mov	r1, #1
    fba4:	movw	r3, #45492	; 0xb1b4
    fba8:	mov	r0, r5
    fbac:	movt	r3, #1
    fbb0:	bl	8ebc <__sprintf_chk@plt>
    fbb4:	mov	r0, r4
    fbb8:	mov	r1, r5
    fbbc:	bl	1936c <_ZdlPv@@Base+0x168>
    fbc0:	mov	r0, r4
    fbc4:	add	sp, sp, #12
    fbc8:	pop	{r4, r5, pc}
    fbcc:	andeq	r9, r2, r4, asr r2
    fbd0:	push	{r4, r5, lr}
    fbd4:	sub	sp, sp, #12
    fbd8:	ldr	r5, [pc, #52]	; fc14 <fputs@plt+0x6cec>
    fbdc:	mov	r4, r0
    fbe0:	str	r1, [sp]
    fbe4:	mov	r2, #14
    fbe8:	mov	r1, #1
    fbec:	movw	r3, #45500	; 0xb1bc
    fbf0:	mov	r0, r5
    fbf4:	movt	r3, #1
    fbf8:	bl	8ebc <__sprintf_chk@plt>
    fbfc:	mov	r0, r4
    fc00:	mov	r1, r5
    fc04:	bl	1936c <_ZdlPv@@Base+0x168>
    fc08:	mov	r0, r4
    fc0c:	add	sp, sp, #12
    fc10:	pop	{r4, r5, pc}
    fc14:	andeq	r9, r2, r4, ror #4
    fc18:	push	{r4, r5, lr}
    fc1c:	sub	sp, sp, #12
    fc20:	ldr	r5, [pc, #52]	; fc5c <fputs@plt+0x6d34>
    fc24:	mov	r4, r0
    fc28:	str	r1, [sp]
    fc2c:	mov	r2, #14
    fc30:	mov	r1, #1
    fc34:	movw	r3, #45508	; 0xb1c4
    fc38:	mov	r0, r5
    fc3c:	movt	r3, #1
    fc40:	bl	8ebc <__sprintf_chk@plt>
    fc44:	mov	r0, r4
    fc48:	mov	r1, r5
    fc4c:	bl	1936c <_ZdlPv@@Base+0x168>
    fc50:	mov	r0, r4
    fc54:	add	sp, sp, #12
    fc58:	pop	{r4, r5, pc}
    fc5c:	andeq	r9, r2, r4, ror r2
    fc60:	str	r3, [r0]
    fc64:	stmib	r0, {r1, r2}
    fc68:	bx	lr
    fc6c:	push	{r4, r5, r6, lr}
    fc70:	mov	r6, r0
    fc74:	ldr	r4, [r6, #28]
    fc78:	mov	r0, #0
    fc7c:	str	r0, [r6, #24]
    fc80:	cmp	r4, r0
    fc84:	popeq	{r4, r5, r6, pc}
    fc88:	ldr	r3, [r4, #28]
    fc8c:	ldr	ip, [r4, #24]
    fc90:	cmp	r3, ip
    fc94:	beq	fccc <fputs@plt+0x6da4>
    fc98:	cmp	r0, #0
    fc9c:	beq	fce4 <fputs@plt+0x6dbc>
    fca0:	mov	r2, r0
    fca4:	b	fcb4 <fputs@plt+0x6d8c>
    fca8:	ldr	r2, [r2]
    fcac:	cmp	r2, #0
    fcb0:	beq	fce4 <fputs@plt+0x6dbc>
    fcb4:	ldr	r1, [r2, #4]
    fcb8:	cmp	ip, r1
    fcbc:	bne	fca8 <fputs@plt+0x6d80>
    fcc0:	ldr	r1, [r2, #8]
    fcc4:	cmp	r3, r1
    fcc8:	bne	fca8 <fputs@plt+0x6d80>
    fccc:	ldr	r4, [r4, #4]
    fcd0:	mov	r2, r0
    fcd4:	cmp	r4, #0
    fcd8:	beq	fd18 <fputs@plt+0x6df0>
    fcdc:	mov	r0, r2
    fce0:	b	fc88 <fputs@plt+0x6d60>
    fce4:	mov	r0, #12
    fce8:	bl	191b4 <_Znwj@@Base>
    fcec:	ldr	ip, [r4, #24]
    fcf0:	ldr	r1, [r4, #28]
    fcf4:	ldr	r4, [r4, #4]
    fcf8:	ldr	r3, [r6, #24]
    fcfc:	cmp	r4, #0
    fd00:	str	ip, [r0, #4]
    fd04:	mov	r2, r0
    fd08:	str	r1, [r0, #8]
    fd0c:	str	r3, [r0]
    fd10:	str	r0, [r6, #24]
    fd14:	bne	fcdc <fputs@plt+0x6db4>
    fd18:	cmp	r2, #0
    fd1c:	str	r4, [r6, #24]
    fd20:	popeq	{r4, r5, r6, pc}
    fd24:	add	r0, r6, #24
    fd28:	mov	r3, r4
    fd2c:	mov	ip, r0
    fd30:	ldr	r5, [r2]
    fd34:	str	r3, [r2]
    fd38:	cmp	r5, #0
    fd3c:	str	r2, [ip]
    fd40:	popeq	{r4, r5, r6, pc}
    fd44:	ldr	r3, [r6, #24]
    fd48:	cmp	r3, #0
    fd4c:	moveq	ip, r0
    fd50:	beq	fda0 <fputs@plt+0x6e78>
    fd54:	ldr	r1, [r5, #8]
    fd58:	mov	ip, r0
    fd5c:	ldr	r2, [r3, #8]
    fd60:	cmp	r2, r1
    fd64:	ble	fd88 <fputs@plt+0x6e60>
    fd68:	b	fda0 <fputs@plt+0x6e78>
    fd6c:	mov	ip, r3
    fd70:	ldr	r3, [r3]
    fd74:	cmp	r3, #0
    fd78:	beq	fda0 <fputs@plt+0x6e78>
    fd7c:	ldr	r2, [r3, #8]
    fd80:	cmp	r2, r1
    fd84:	bgt	fda0 <fputs@plt+0x6e78>
    fd88:	cmp	r1, r2
    fd8c:	bne	fd6c <fputs@plt+0x6e44>
    fd90:	ldr	r4, [r5, #4]
    fd94:	ldr	r2, [r3, #4]
    fd98:	cmp	r4, r2
    fd9c:	ble	fd6c <fputs@plt+0x6e44>
    fda0:	mov	r2, r5
    fda4:	b	fd30 <fputs@plt+0x6e08>
    fda8:	ldr	r3, [r0, #76]	; 0x4c
    fdac:	push	{r4, r5}
    fdb0:	tst	r3, #28
    fdb4:	bne	fe08 <fputs@plt+0x6ee0>
    fdb8:	ldr	r4, [r0]
    fdbc:	cmp	r4, #0
    fdc0:	ble	fe58 <fputs@plt+0x6f30>
    fdc4:	ldr	r3, [r0, #40]	; 0x28
    fdc8:	mov	r5, #1
    fdcc:	ldr	ip, [r0, #4]
    fdd0:	add	r4, r3, r4, lsl #2
    fdd4:	ldr	r2, [r3], #4
    fdd8:	ldrb	r1, [r2]
    fddc:	cmp	r1, #0
    fde0:	strne	r5, [r0, #60]	; 0x3c
    fde4:	ldrb	r2, [r2, ip]
    fde8:	cmp	r2, #0
    fdec:	strne	r5, [r0, #64]	; 0x40
    fdf0:	cmp	r3, r4
    fdf4:	bne	fdd4 <fputs@plt+0x6eac>
    fdf8:	ldr	r2, [r0, #60]	; 0x3c
    fdfc:	ldr	r3, [r0, #64]	; 0x40
    fe00:	add	r2, r2, r3
    fe04:	b	fe1c <fputs@plt+0x6ef4>
    fe08:	ldr	ip, [r0, #4]
    fe0c:	mov	r2, #2
    fe10:	mov	r3, #1
    fe14:	str	r3, [r0, #64]	; 0x40
    fe18:	str	r3, [r0, #60]	; 0x3c
    fe1c:	cmp	ip, #1
    fe20:	str	r2, [r0, #68]	; 0x44
    fe24:	ble	fe50 <fputs@plt+0x6f28>
    fe28:	sub	ip, ip, #-1073741823	; 0xc0000001
    fe2c:	ldr	r4, [r0, #52]	; 0x34
    fe30:	mov	r3, #0
    fe34:	lsl	ip, ip, #2
    fe38:	ldr	r1, [r4, r3]
    fe3c:	add	r3, r3, #4
    fe40:	cmp	r3, ip
    fe44:	add	r2, r2, r1
    fe48:	str	r2, [r0, #68]	; 0x44
    fe4c:	bne	fe38 <fputs@plt+0x6f10>
    fe50:	pop	{r4, r5}
    fe54:	bx	lr
    fe58:	ldr	r2, [r0, #60]	; 0x3c
    fe5c:	ldr	r3, [r0, #64]	; 0x40
    fe60:	ldr	ip, [r0, #4]
    fe64:	add	r2, r2, r3
    fe68:	b	fe1c <fputs@plt+0x6ef4>
    fe6c:	push	{r4, r5, r6, r7, r8, lr}
    fe70:	mov	r5, r1
    fe74:	ldr	r1, [r0, #44]	; 0x2c
    fe78:	mov	r7, r2
    fe7c:	mov	r6, r0
    fe80:	mov	r8, r3
    fe84:	ldrb	r2, [r1, r5]
    fe88:	cmp	r2, #0
    fe8c:	beq	ffa0 <fputs@plt+0x7078>
    fe90:	ldr	r3, [r0]
    fe94:	sub	r3, r3, #1
    fe98:	cmp	r5, r3
    fe9c:	bge	ffa0 <fputs@plt+0x7078>
    fea0:	cmp	r2, #2
    fea4:	add	r5, r5, #1
    fea8:	movweq	r1, #45516	; 0xb1cc
    feac:	movwne	r1, #45532	; 0xb1dc
    feb0:	moveq	r0, r8
    feb4:	movteq	r1, #1
    feb8:	movne	r0, r8
    febc:	movtne	r1, #1
    fec0:	bl	194b8 <_ZdlPv@@Base+0x2b4>
    fec4:	cmp	r7, #0
    fec8:	ble	fef8 <fputs@plt+0x6fd0>
    fecc:	ldr	r3, [r6, #36]	; 0x24
    fed0:	sub	r1, r5, #-1073741823	; 0xc0000001
    fed4:	sub	r2, r7, #-1073741823	; 0xc0000001
    fed8:	ldr	r3, [r3, r1, lsl #2]
    fedc:	ldr	r4, [r3, r2, lsl #2]
    fee0:	cmp	r4, #0
    fee4:	beq	fefc <fputs@plt+0x6fd4>
    fee8:	ldr	r2, [r4, #16]
    feec:	ldr	r3, [r4, #20]
    fef0:	cmp	r2, r3
    fef4:	beq	10060 <fputs@plt+0x7138>
    fef8:	mov	r4, #0
    fefc:	ldr	r3, [r6, #4]
    ff00:	cmp	r7, r3
    ff04:	bge	ff30 <fputs@plt+0x7008>
    ff08:	ldr	r3, [r6, #36]	; 0x24
    ff0c:	sub	r2, r5, #-1073741823	; 0xc0000001
    ff10:	ldr	r3, [r3, r2, lsl #2]
    ff14:	ldr	r7, [r3, r7, lsl #2]
    ff18:	cmp	r7, #0
    ff1c:	beq	ff34 <fputs@plt+0x700c>
    ff20:	ldr	r2, [r7, #16]
    ff24:	ldr	r3, [r7, #20]
    ff28:	cmp	r2, r3
    ff2c:	beq	10098 <fputs@plt+0x7170>
    ff30:	mov	r7, #0
    ff34:	ldr	r3, [r6, #44]	; 0x2c
    ff38:	add	r5, r3, r5
    ff3c:	ldrb	r3, [r5, #-1]
    ff40:	cmp	r3, #0
    ff44:	bne	1001c <fputs@plt+0x70f4>
    ff48:	cmp	r4, #0
    ff4c:	cmple	r7, #0
    ff50:	pople	{r4, r5, r6, r7, r8, pc}
    ff54:	movw	r1, #45544	; 0xb1e8
    ff58:	mov	r0, r8
    ff5c:	movt	r1, #1
    ff60:	bl	195d8 <_ZdlPv@@Base+0x3d4>
    ff64:	subs	r1, r4, #2
    ff68:	rsbs	r4, r1, #0
    ff6c:	adcs	r4, r4, r1
    ff70:	subs	r0, r7, #2
    ff74:	rsbs	r7, r0, #0
    ff78:	adcs	r7, r7, r0
    ff7c:	cmp	r7, r4
    ff80:	bne	1004c <fputs@plt+0x7124>
    ff84:	tst	r7, r4
    ff88:	popeq	{r4, r5, r6, r7, r8, pc}
    ff8c:	mov	r0, r8
    ff90:	movw	r1, #45560	; 0xb1f8
    ff94:	pop	{r4, r5, r6, r7, r8, lr}
    ff98:	movt	r1, #1
    ff9c:	b	195d8 <_ZdlPv@@Base+0x3d4>
    ffa0:	movw	r1, #48828	; 0xbebc
    ffa4:	mov	r0, r8
    ffa8:	movt	r1, #1
    ffac:	bl	194b8 <_ZdlPv@@Base+0x2b4>
    ffb0:	cmp	r5, #0
    ffb4:	popeq	{r4, r5, r6, r7, r8, pc}
    ffb8:	ldr	r4, [r6, #20]
    ffbc:	cmp	r4, #0
    ffc0:	bne	ffd4 <fputs@plt+0x70ac>
    ffc4:	b	fec4 <fputs@plt+0x6f9c>
    ffc8:	ldr	r4, [r4, #4]
    ffcc:	cmp	r4, #0
    ffd0:	beq	fec4 <fputs@plt+0x6f9c>
    ffd4:	ldr	ip, [r4, #8]
    ffd8:	cmp	r5, ip
    ffdc:	blt	fec4 <fputs@plt+0x6f9c>
    ffe0:	cmp	r5, ip
    ffe4:	bne	ffc8 <fputs@plt+0x70a0>
    ffe8:	ldr	r3, [r4]
    ffec:	mov	r0, r4
    fff0:	ldr	r3, [r3, #12]
    fff4:	blx	r3
    fff8:	cmp	r0, #0
    fffc:	popne	{r4, r5, r6, r7, r8, pc}
   10000:	ldr	r3, [r4]
   10004:	mov	r0, r4
   10008:	ldr	r3, [r3, #16]
   1000c:	blx	r3
   10010:	cmp	r0, #0
   10014:	popne	{r4, r5, r6, r7, r8, pc}
   10018:	b	ffc8 <fputs@plt+0x70a0>
   1001c:	cmp	r3, #2
   10020:	popne	{r4, r5, r6, r7, r8, pc}
   10024:	subs	r2, r4, #2
   10028:	rsbs	r3, r2, #0
   1002c:	adcs	r3, r3, r2
   10030:	cmp	r7, #2
   10034:	eoreq	r3, r3, #1
   10038:	cmp	r3, #0
   1003c:	bne	100d0 <fputs@plt+0x71a8>
   10040:	cmp	r4, #1
   10044:	cmpne	r7, #1
   10048:	popne	{r4, r5, r6, r7, r8, pc}
   1004c:	mov	r0, r8
   10050:	movw	r1, #45556	; 0xb1f4
   10054:	pop	{r4, r5, r6, r7, r8, lr}
   10058:	movt	r1, #1
   1005c:	b	195d8 <_ZdlPv@@Base+0x3d4>
   10060:	ldr	r3, [r4]
   10064:	mov	r0, r4
   10068:	ldr	r3, [r3, #32]
   1006c:	blx	r3
   10070:	cmp	r0, #0
   10074:	movne	r4, #2
   10078:	bne	fefc <fputs@plt+0x6fd4>
   1007c:	ldr	r3, [r4]
   10080:	mov	r0, r4
   10084:	ldr	r3, [r3, #28]
   10088:	blx	r3
   1008c:	adds	r4, r0, #0
   10090:	movne	r4, #1
   10094:	b	fefc <fputs@plt+0x6fd4>
   10098:	ldr	r3, [r7]
   1009c:	mov	r0, r7
   100a0:	ldr	r3, [r3, #32]
   100a4:	blx	r3
   100a8:	cmp	r0, #0
   100ac:	movne	r7, #2
   100b0:	bne	ff34 <fputs@plt+0x700c>
   100b4:	ldr	r3, [r7]
   100b8:	mov	r0, r7
   100bc:	ldr	r3, [r3, #28]
   100c0:	blx	r3
   100c4:	adds	r7, r0, #0
   100c8:	movne	r7, #1
   100cc:	b	ff34 <fputs@plt+0x700c>
   100d0:	mov	r0, r8
   100d4:	movw	r1, #45564	; 0xb1fc
   100d8:	pop	{r4, r5, r6, r7, r8, lr}
   100dc:	movt	r1, #1
   100e0:	b	195d8 <_ZdlPv@@Base+0x3d4>
   100e4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   100e8:	mov	r5, r1
   100ec:	ldr	r1, [r0, #44]	; 0x2c
   100f0:	mov	r8, r3
   100f4:	mov	r6, r0
   100f8:	mov	r7, r2
   100fc:	ldrb	r3, [r1, r5]
   10100:	cmp	r3, #0
   10104:	beq	101f0 <fputs@plt+0x72c8>
   10108:	cmp	r5, #0
   1010c:	ble	101f0 <fputs@plt+0x72c8>
   10110:	movw	r1, #48828	; 0xbebc
   10114:	mov	r0, r8
   10118:	movt	r1, #1
   1011c:	bl	194b8 <_ZdlPv@@Base+0x2b4>
   10120:	cmp	r7, #0
   10124:	ble	10150 <fputs@plt+0x7228>
   10128:	ldr	r3, [r6, #36]	; 0x24
   1012c:	sub	r2, r7, #-1073741823	; 0xc0000001
   10130:	ldr	r3, [r3, r5, lsl #2]
   10134:	ldr	r4, [r3, r2, lsl #2]
   10138:	cmp	r4, #0
   1013c:	beq	10154 <fputs@plt+0x722c>
   10140:	ldr	r2, [r4, #16]
   10144:	ldr	r3, [r4, #20]
   10148:	cmp	r2, r3
   1014c:	beq	102c0 <fputs@plt+0x7398>
   10150:	mov	r4, #0
   10154:	ldr	r3, [r6, #4]
   10158:	cmp	r7, r3
   1015c:	bge	10184 <fputs@plt+0x725c>
   10160:	ldr	r3, [r6, #36]	; 0x24
   10164:	ldr	r3, [r3, r5, lsl #2]
   10168:	ldr	r7, [r3, r7, lsl #2]
   1016c:	cmp	r7, #0
   10170:	beq	10188 <fputs@plt+0x7260>
   10174:	ldr	r2, [r7, #16]
   10178:	ldr	r3, [r7, #20]
   1017c:	cmp	r2, r3
   10180:	beq	10338 <fputs@plt+0x7410>
   10184:	mov	r7, #0
   10188:	ldr	r3, [r6, #44]	; 0x2c
   1018c:	ldrb	r3, [r3, r5]
   10190:	cmp	r3, #0
   10194:	bne	10264 <fputs@plt+0x733c>
   10198:	cmp	r4, #0
   1019c:	cmple	r7, #0
   101a0:	pople	{r3, r4, r5, r6, r7, r8, r9, pc}
   101a4:	movw	r1, #45576	; 0xb208
   101a8:	mov	r0, r8
   101ac:	movt	r1, #1
   101b0:	bl	194b8 <_ZdlPv@@Base+0x2b4>
   101b4:	subs	r3, r4, #2
   101b8:	rsbs	r4, r3, #0
   101bc:	adcs	r4, r4, r3
   101c0:	subs	r2, r7, #2
   101c4:	rsbs	r7, r2, #0
   101c8:	adcs	r7, r7, r2
   101cc:	cmp	r7, r4
   101d0:	bne	10370 <fputs@plt+0x7448>
   101d4:	tst	r7, r4
   101d8:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   101dc:	mov	r0, r8
   101e0:	movw	r1, #45556	; 0xb1f4
   101e4:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   101e8:	movt	r1, #1
   101ec:	b	195d8 <_ZdlPv@@Base+0x3d4>
   101f0:	ldr	r4, [r6, #20]
   101f4:	cmp	r4, #0
   101f8:	beq	10224 <fputs@plt+0x72fc>
   101fc:	ldr	ip, [r4, #8]
   10200:	cmp	ip, r5
   10204:	ble	10218 <fputs@plt+0x72f0>
   10208:	b	10294 <fputs@plt+0x736c>
   1020c:	ldr	ip, [r4, #8]
   10210:	cmp	r5, ip
   10214:	blt	10294 <fputs@plt+0x736c>
   10218:	ldr	r4, [r4, #4]
   1021c:	cmp	r4, #0
   10220:	bne	1020c <fputs@plt+0x72e4>
   10224:	ldr	r3, [r6]
   10228:	sub	r3, r3, #1
   1022c:	cmp	r3, r5
   10230:	beq	102ac <fputs@plt+0x7384>
   10234:	ldr	r3, [r6, #44]	; 0x2c
   10238:	add	r5, r5, #1
   1023c:	ldrb	r3, [r3, r5]
   10240:	cmp	r3, #1
   10244:	beq	102f8 <fputs@plt+0x73d0>
   10248:	cmp	r3, #2
   1024c:	bne	10110 <fputs@plt+0x71e8>
   10250:	movw	r1, #45568	; 0xb200
   10254:	mov	r0, r8
   10258:	movt	r1, #1
   1025c:	bl	194b8 <_ZdlPv@@Base+0x2b4>
   10260:	b	10120 <fputs@plt+0x71f8>
   10264:	cmp	r3, #2
   10268:	popne	{r3, r4, r5, r6, r7, r8, r9, pc}
   1026c:	cmp	r7, #2
   10270:	cmpeq	r4, #2
   10274:	beq	10384 <fputs@plt+0x745c>
   10278:	cmp	r4, #2
   1027c:	cmpne	r7, #2
   10280:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   10284:	orr	r4, r7, r4
   10288:	tst	r4, #1
   1028c:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   10290:	b	101dc <fputs@plt+0x72b4>
   10294:	add	r9, r5, #1
   10298:	cmp	r9, ip
   1029c:	beq	1030c <fputs@plt+0x73e4>
   102a0:	ldr	r3, [r4, #8]
   102a4:	cmp	r9, r3
   102a8:	bne	10224 <fputs@plt+0x72fc>
   102ac:	mov	r0, r8
   102b0:	movw	r1, #48828	; 0xbebc
   102b4:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   102b8:	movt	r1, #1
   102bc:	b	194b8 <_ZdlPv@@Base+0x2b4>
   102c0:	ldr	r3, [r4]
   102c4:	mov	r0, r4
   102c8:	ldr	r3, [r3, #32]
   102cc:	blx	r3
   102d0:	cmp	r0, #0
   102d4:	movne	r4, #2
   102d8:	bne	10154 <fputs@plt+0x722c>
   102dc:	ldr	r3, [r4]
   102e0:	mov	r0, r4
   102e4:	ldr	r3, [r3, #28]
   102e8:	blx	r3
   102ec:	adds	r4, r0, #0
   102f0:	movne	r4, #1
   102f4:	b	10154 <fputs@plt+0x722c>
   102f8:	movw	r1, #51068	; 0xc77c
   102fc:	mov	r0, r8
   10300:	movt	r1, #1
   10304:	bl	194b8 <_ZdlPv@@Base+0x2b4>
   10308:	b	10120 <fputs@plt+0x71f8>
   1030c:	ldr	r3, [r4]
   10310:	mov	r0, r4
   10314:	ldr	r3, [r3, #16]
   10318:	blx	r3
   1031c:	cmp	r0, #0
   10320:	beq	102a0 <fputs@plt+0x7378>
   10324:	mov	r0, r8
   10328:	movw	r1, #45564	; 0xb1fc
   1032c:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   10330:	movt	r1, #1
   10334:	b	194b8 <_ZdlPv@@Base+0x2b4>
   10338:	ldr	r3, [r7]
   1033c:	mov	r0, r7
   10340:	ldr	r3, [r3, #32]
   10344:	blx	r3
   10348:	cmp	r0, #0
   1034c:	movne	r7, #2
   10350:	bne	10188 <fputs@plt+0x7260>
   10354:	ldr	r3, [r7]
   10358:	mov	r0, r7
   1035c:	ldr	r3, [r3, #28]
   10360:	blx	r3
   10364:	adds	r7, r0, #0
   10368:	movne	r7, #1
   1036c:	b	10188 <fputs@plt+0x7260>
   10370:	mov	r0, r8
   10374:	movw	r1, #45560	; 0xb1f8
   10378:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   1037c:	movt	r1, #1
   10380:	b	195d8 <_ZdlPv@@Base+0x3d4>
   10384:	mov	r0, r8
   10388:	movw	r1, #45564	; 0xb1fc
   1038c:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   10390:	movt	r1, #1
   10394:	b	195d8 <_ZdlPv@@Base+0x3d4>
   10398:	push	{r4, r5, r6, r7, r8, r9, lr}
   1039c:	sub	sp, sp, #12
   103a0:	mov	r4, r0
   103a4:	mov	r0, #44	; 0x2c
   103a8:	mov	r8, r1
   103ac:	mov	r7, r2
   103b0:	mov	r5, r3
   103b4:	ldr	r9, [sp, #40]	; 0x28
   103b8:	bl	191b4 <_Znwj@@Base>
   103bc:	ldr	ip, [r4, #16]
   103c0:	mov	r1, r8
   103c4:	mov	r2, r7
   103c8:	str	r9, [sp]
   103cc:	mov	r3, r5
   103d0:	str	ip, [sp, #4]
   103d4:	mov	r6, r0
   103d8:	bl	e1c8 <fputs@plt+0x52a0>
   103dc:	mov	r1, r8
   103e0:	add	r3, r6, #20
   103e4:	mov	r0, r4
   103e8:	mov	r2, r5
   103ec:	str	r6, [r4, #16]
   103f0:	bl	fe6c <fputs@plt+0x6f44>
   103f4:	ldr	r3, [r4, #16]
   103f8:	mov	r1, r7
   103fc:	mov	r2, r5
   10400:	add	r3, r3, #32
   10404:	mov	r0, r4
   10408:	add	sp, sp, #12
   1040c:	pop	{r4, r5, r6, r7, r8, r9, lr}
   10410:	b	100e4 <fputs@plt+0x71bc>
   10414:	mov	r0, r6
   10418:	bl	19204 <_ZdlPv@@Base>
   1041c:	bl	8db4 <__cxa_end_cleanup@plt>
   10420:	push	{r4, r5, r6, lr}
   10424:	subs	r6, r1, #0
   10428:	mov	r5, r0
   1042c:	mov	r4, r2
   10430:	blt	10440 <fputs@plt+0x7518>
   10434:	ldr	r3, [r0]
   10438:	cmp	r6, r3
   1043c:	blt	104a0 <fputs@plt+0x7578>
   10440:	movw	r1, #44968	; 0xafa8
   10444:	movw	r0, #2693	; 0xa85
   10448:	movt	r1, #1
   1044c:	bl	17618 <fputs@plt+0xe6f0>
   10450:	cmp	r4, #0
   10454:	beq	10498 <fputs@plt+0x7570>
   10458:	ldr	r3, [r5, #4]
   1045c:	cmp	r3, r4
   10460:	beq	10498 <fputs@plt+0x7570>
   10464:	ldr	r3, [r5, #36]	; 0x24
   10468:	ldr	r3, [r3, r6, lsl #2]
   1046c:	ldr	r0, [r3, r4, lsl #2]
   10470:	cmp	r0, #0
   10474:	beq	10498 <fputs@plt+0x7570>
   10478:	ldr	r3, [r0, #24]
   1047c:	cmp	r3, r4
   10480:	beq	10498 <fputs@plt+0x7570>
   10484:	ldr	r3, [r0]
   10488:	ldr	r3, [r3, #32]
   1048c:	blx	r3
   10490:	cmp	r0, #0
   10494:	beq	104b8 <fputs@plt+0x7590>
   10498:	mov	r0, #0
   1049c:	pop	{r4, r5, r6, pc}
   104a0:	cmp	r2, #0
   104a4:	blt	10440 <fputs@plt+0x7518>
   104a8:	ldr	r3, [r0, #4]
   104ac:	cmp	r2, r3
   104b0:	bgt	10440 <fputs@plt+0x7518>
   104b4:	b	10450 <fputs@plt+0x7528>
   104b8:	ldr	r3, [r5, #36]	; 0x24
   104bc:	ldr	r3, [r3, r6, lsl #2]
   104c0:	ldr	r0, [r3, r4, lsl #2]
   104c4:	ldr	r3, [r0]
   104c8:	ldr	r3, [r3, #28]
   104cc:	blx	r3
   104d0:	rsbs	r0, r0, #1
   104d4:	movcc	r0, #0
   104d8:	pop	{r4, r5, r6, pc}
   104dc:	ldr	r1, [r0, #76]	; 0x4c
   104e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   104e4:	tst	r1, #8
   104e8:	sub	sp, sp, #28
   104ec:	mov	r4, r0
   104f0:	beq	10864 <fputs@plt+0x793c>
   104f4:	ldm	r0, {r2, r3}
   104f8:	cmp	r3, #1
   104fc:	movgt	r7, #1
   10500:	movgt	r8, #0
   10504:	bgt	10714 <fputs@plt+0x77ec>
   10508:	tst	r1, #28
   1050c:	bne	10870 <fputs@plt+0x7948>
   10510:	cmp	r2, #0
   10514:	ble	10630 <fputs@plt+0x7708>
   10518:	ldr	r3, [r4, #4]
   1051c:	mov	r6, #0
   10520:	mvn	r8, #0
   10524:	mov	r9, #1
   10528:	cmp	r3, #0
   1052c:	str	r9, [sp, #20]
   10530:	sub	r7, r9, #1
   10534:	blt	10618 <fputs@plt+0x76f0>
   10538:	lsl	r1, r9, #2
   1053c:	lsl	r2, r8, #2
   10540:	str	r1, [sp, #16]
   10544:	mov	r5, #0
   10548:	str	r2, [sp, #12]
   1054c:	b	1055c <fputs@plt+0x7634>
   10550:	add	r5, r5, #1
   10554:	cmp	r3, r5
   10558:	blt	10614 <fputs@plt+0x76ec>
   1055c:	ldr	r2, [r4, #40]	; 0x28
   10560:	ldr	r2, [r2, r6]
   10564:	ldrb	r2, [r2, r5]
   10568:	cmp	r2, #0
   1056c:	beq	10550 <fputs@plt+0x7628>
   10570:	mov	r0, r4
   10574:	mov	r1, r7
   10578:	mov	r2, r5
   1057c:	bl	10420 <fputs@plt+0x74f8>
   10580:	cmp	r0, #0
   10584:	bne	10604 <fputs@plt+0x76dc>
   10588:	ldr	r3, [r4]
   1058c:	sub	r3, r3, #1
   10590:	cmp	r7, r3
   10594:	ldr	r3, [r4, #40]	; 0x28
   10598:	ldr	r2, [r3, r6]
   1059c:	beq	10834 <fputs@plt+0x790c>
   105a0:	ldr	r0, [sp, #16]
   105a4:	ldrb	r2, [r2, r5]
   105a8:	ldr	r1, [r3, r0]
   105ac:	ldrb	r1, [r1, r5]
   105b0:	cmp	r1, r2
   105b4:	beq	1083c <fputs@plt+0x7914>
   105b8:	cmp	r8, #0
   105bc:	blt	105dc <fputs@plt+0x76b4>
   105c0:	ldr	r1, [sp, #12]
   105c4:	ldr	r3, [r3, r1]
   105c8:	ldrb	r3, [r3, r5]
   105cc:	cmp	r3, r2
   105d0:	subeq	fp, r6, #8
   105d4:	moveq	sl, r8
   105d8:	beq	10748 <fputs@plt+0x7820>
   105dc:	mov	sl, r8
   105e0:	cmp	r2, #1
   105e4:	add	r1, sl, #1
   105e8:	mov	r0, r4
   105ec:	mov	r3, r5
   105f0:	movls	r2, #0
   105f4:	movhi	r2, #1
   105f8:	str	r2, [sp]
   105fc:	mov	r2, r7
   10600:	bl	10398 <fputs@plt+0x7470>
   10604:	ldr	r3, [r4, #4]
   10608:	add	r5, r5, #1
   1060c:	cmp	r3, r5
   10610:	bge	1055c <fputs@plt+0x7634>
   10614:	ldr	r2, [r4]
   10618:	ldr	r0, [sp, #20]
   1061c:	add	r9, r9, #1
   10620:	add	r8, r8, #1
   10624:	add	r6, r6, #4
   10628:	cmp	r2, r0
   1062c:	bgt	10528 <fputs@plt+0x7600>
   10630:	ldr	r6, [r4, #16]
   10634:	cmp	r6, #0
   10638:	beq	107fc <fputs@plt+0x78d4>
   1063c:	ldrb	r3, [r6, #16]
   10640:	cmp	r3, #0
   10644:	beq	107f0 <fputs@plt+0x78c8>
   10648:	ldr	r5, [r6, #4]
   1064c:	ldr	r2, [r6, #8]
   10650:	cmp	r5, r2
   10654:	bgt	107f0 <fputs@plt+0x78c8>
   10658:	lsl	r7, r5, #2
   1065c:	b	106a0 <fputs@plt+0x7778>
   10660:	ldr	r2, [r4, #4]
   10664:	cmp	r3, r2
   10668:	bge	1068c <fputs@plt+0x7764>
   1066c:	ldr	r2, [r4, #36]	; 0x24
   10670:	ldr	r2, [r2, r7]
   10674:	ldr	r0, [r2, r3, lsl #2]
   10678:	cmp	r0, #0
   1067c:	beq	1068c <fputs@plt+0x7764>
   10680:	ldr	r2, [r0, #24]
   10684:	cmp	r3, r2
   10688:	beq	10804 <fputs@plt+0x78dc>
   1068c:	ldr	r2, [r6, #8]
   10690:	add	r5, r5, #1
   10694:	add	r7, r7, #4
   10698:	cmp	r2, r5
   1069c:	blt	107f0 <fputs@plt+0x78c8>
   106a0:	ldr	r3, [r6, #12]
   106a4:	cmp	r3, #0
   106a8:	ble	10660 <fputs@plt+0x7738>
   106ac:	ldr	r1, [r4, #36]	; 0x24
   106b0:	sub	r0, r3, #-1073741823	; 0xc0000001
   106b4:	ldr	r1, [r1, r7]
   106b8:	ldr	r0, [r1, r0, lsl #2]
   106bc:	cmp	r0, #0
   106c0:	beq	10660 <fputs@plt+0x7738>
   106c4:	ldr	ip, [r0, #28]
   106c8:	sub	r1, r3, #1
   106cc:	cmp	ip, r1
   106d0:	bne	10660 <fputs@plt+0x7738>
   106d4:	ldr	r3, [r6, #4]
   106d8:	cmp	r3, r5
   106dc:	moveq	r1, #1
   106e0:	beq	106f0 <fputs@plt+0x77c8>
   106e4:	subs	r2, r5, r2
   106e8:	rsbs	r1, r2, #0
   106ec:	adcs	r1, r1, r2
   106f0:	ldr	r3, [r0]
   106f4:	ldr	r3, [r3, #44]	; 0x2c
   106f8:	blx	r3
   106fc:	ldr	r3, [r6, #12]
   10700:	b	10660 <fputs@plt+0x7738>
   10704:	ldr	r3, [r4, #4]
   10708:	add	r7, r7, #1
   1070c:	cmp	r3, r7
   10710:	ble	108ac <fputs@plt+0x7984>
   10714:	mov	r6, #0
   10718:	cmp	r6, r2
   1071c:	bge	10704 <fputs@plt+0x77dc>
   10720:	mov	r0, r4
   10724:	mov	r1, r6
   10728:	mov	r2, r7
   1072c:	bl	10420 <fputs@plt+0x74f8>
   10730:	cmp	r0, #0
   10734:	beq	1079c <fputs@plt+0x7874>
   10738:	add	r5, r6, #1
   1073c:	ldr	r2, [r4]
   10740:	mov	r6, r5
   10744:	b	10718 <fputs@plt+0x77f0>
   10748:	mov	r0, r4
   1074c:	mov	r1, sl
   10750:	mov	r2, r5
   10754:	bl	10420 <fputs@plt+0x74f8>
   10758:	cmp	r0, #0
   1075c:	bne	1078c <fputs@plt+0x7864>
   10760:	subs	sl, sl, #1
   10764:	bmi	1078c <fputs@plt+0x7864>
   10768:	ldr	r3, [r4, #40]	; 0x28
   1076c:	ldr	r1, [r3, fp]
   10770:	sub	fp, fp, #4
   10774:	ldr	r2, [r3, r6]
   10778:	ldrb	r3, [r1, r5]
   1077c:	ldrb	r2, [r2, r5]
   10780:	cmp	r3, r2
   10784:	bne	105e0 <fputs@plt+0x76b8>
   10788:	b	10748 <fputs@plt+0x7820>
   1078c:	ldr	r3, [r4, #40]	; 0x28
   10790:	ldr	r3, [r3, r6]
   10794:	ldrb	r2, [r3, r5]
   10798:	b	105e0 <fputs@plt+0x76b8>
   1079c:	ldr	r2, [r4]
   107a0:	cmp	r6, r2
   107a4:	bge	10704 <fputs@plt+0x77dc>
   107a8:	mov	r5, r6
   107ac:	mov	r0, r4
   107b0:	mov	r1, r5
   107b4:	mov	r2, r7
   107b8:	bl	10420 <fputs@plt+0x74f8>
   107bc:	cmp	r0, #0
   107c0:	bne	107d4 <fputs@plt+0x78ac>
   107c4:	ldr	r3, [r4]
   107c8:	add	r5, r5, #1
   107cc:	cmp	r3, r5
   107d0:	bgt	107ac <fputs@plt+0x7884>
   107d4:	str	r8, [sp]
   107d8:	mov	r1, r6
   107dc:	mov	r0, r4
   107e0:	sub	r2, r5, #1
   107e4:	mov	r3, r7
   107e8:	bl	10398 <fputs@plt+0x7470>
   107ec:	b	1073c <fputs@plt+0x7814>
   107f0:	ldr	r6, [r6]
   107f4:	cmp	r6, #0
   107f8:	bne	1063c <fputs@plt+0x7714>
   107fc:	add	sp, sp, #28
   10800:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10804:	ldr	r3, [r6, #4]
   10808:	cmp	r3, r5
   1080c:	moveq	r1, #1
   10810:	beq	10824 <fputs@plt+0x78fc>
   10814:	ldr	r1, [r6, #8]
   10818:	subs	r3, r5, r1
   1081c:	rsbs	r1, r3, #0
   10820:	adcs	r1, r1, r3
   10824:	ldr	r3, [r0]
   10828:	ldr	r3, [r3, #48]	; 0x30
   1082c:	blx	r3
   10830:	b	1068c <fputs@plt+0x7764>
   10834:	ldrb	r2, [r2, r5]
   10838:	b	105b8 <fputs@plt+0x7690>
   1083c:	mov	r0, r4
   10840:	mov	r1, r9
   10844:	mov	r2, r5
   10848:	bl	10420 <fputs@plt+0x74f8>
   1084c:	cmp	r0, #0
   10850:	beq	10604 <fputs@plt+0x76dc>
   10854:	ldr	r3, [r4, #40]	; 0x28
   10858:	ldr	r2, [r3, r6]
   1085c:	ldrb	r2, [r2, r5]
   10860:	b	105b8 <fputs@plt+0x7690>
   10864:	tst	r1, #28
   10868:	ldr	r2, [r0]
   1086c:	beq	10510 <fputs@plt+0x75e8>
   10870:	mov	r5, #0
   10874:	sub	r2, r2, #1
   10878:	mov	r1, r5
   1087c:	mov	r3, r5
   10880:	mov	r0, r4
   10884:	str	r5, [sp]
   10888:	bl	10398 <fputs@plt+0x7470>
   1088c:	ldm	r4, {r2, r3}
   10890:	mov	r1, r5
   10894:	str	r5, [sp]
   10898:	sub	r2, r2, #1
   1089c:	mov	r0, r4
   108a0:	bl	10398 <fputs@plt+0x7470>
   108a4:	ldr	r2, [r4]
   108a8:	b	10510 <fputs@plt+0x75e8>
   108ac:	ldr	r1, [r4, #76]	; 0x4c
   108b0:	b	10508 <fputs@plt+0x75e0>
   108b4:	push	{r3, r4, r5, lr}
   108b8:	subs	r4, r1, #0
   108bc:	mov	r5, r0
   108c0:	blt	10918 <fputs@plt+0x79f0>
   108c4:	ldr	r3, [r0]
   108c8:	cmp	r4, r3
   108cc:	bge	10918 <fputs@plt+0x79f0>
   108d0:	ldr	ip, [r5, #4]
   108d4:	cmp	ip, #0
   108d8:	ble	10910 <fputs@plt+0x79e8>
   108dc:	ldr	r2, [r5, #36]	; 0x24
   108e0:	mov	r3, #0
   108e4:	ldr	r0, [r2, r4, lsl #2]
   108e8:	sub	r0, r0, #4
   108ec:	ldr	r2, [r0, #4]!
   108f0:	add	r3, r3, #1
   108f4:	cmp	r2, #0
   108f8:	beq	10908 <fputs@plt+0x79e0>
   108fc:	ldr	r2, [r2, #16]
   10900:	cmp	r2, r4
   10904:	bne	1092c <fputs@plt+0x7a04>
   10908:	cmp	r3, ip
   1090c:	bne	108ec <fputs@plt+0x79c4>
   10910:	mov	r0, #1
   10914:	pop	{r3, r4, r5, pc}
   10918:	movw	r1, #44968	; 0xafa8
   1091c:	movw	r0, #2703	; 0xa8f
   10920:	movt	r1, #1
   10924:	bl	17618 <fputs@plt+0xe6f0>
   10928:	b	108d0 <fputs@plt+0x79a8>
   1092c:	mov	r0, #0
   10930:	pop	{r3, r4, r5, pc}
   10934:	push	{r3, r4, r5, lr}
   10938:	subs	r4, r1, #0
   1093c:	mov	r5, r0
   10940:	blt	10998 <fputs@plt+0x7a70>
   10944:	ldr	r3, [r0]
   10948:	cmp	r4, r3
   1094c:	bge	10998 <fputs@plt+0x7a70>
   10950:	ldr	ip, [r5, #4]
   10954:	cmp	ip, #0
   10958:	ble	10990 <fputs@plt+0x7a68>
   1095c:	ldr	r2, [r5, #36]	; 0x24
   10960:	mov	r3, #0
   10964:	ldr	r0, [r2, r4, lsl #2]
   10968:	sub	r0, r0, #4
   1096c:	ldr	r2, [r0, #4]!
   10970:	add	r3, r3, #1
   10974:	cmp	r2, #0
   10978:	beq	10988 <fputs@plt+0x7a60>
   1097c:	ldr	r2, [r2, #20]
   10980:	cmp	r2, r4
   10984:	bne	109ac <fputs@plt+0x7a84>
   10988:	cmp	r3, ip
   1098c:	bne	1096c <fputs@plt+0x7a44>
   10990:	mov	r0, #1
   10994:	pop	{r3, r4, r5, pc}
   10998:	movw	r1, #44968	; 0xafa8
   1099c:	movw	r0, #2712	; 0xa98
   109a0:	movt	r1, #1
   109a4:	bl	17618 <fputs@plt+0xe6f0>
   109a8:	b	10950 <fputs@plt+0x7a28>
   109ac:	mov	r0, #0
   109b0:	pop	{r3, r4, r5, pc}
   109b4:	ldr	r0, [r0]
   109b8:	bx	lr
   109bc:	push	{r4, r5, r6, r7, r8, lr}
   109c0:	subs	r4, r0, #0
   109c4:	mov	r6, r1
   109c8:	mov	r7, r2
   109cc:	mov	r8, r3
   109d0:	popeq	{r4, r5, r6, r7, r8, pc}
   109d4:	movw	r5, #29004	; 0x714c
   109d8:	movt	r5, #2
   109dc:	ldrb	r0, [r4]
   109e0:	cmp	r0, #0
   109e4:	beq	10a70 <fputs@plt+0x7b48>
   109e8:	cmp	r0, #37	; 0x25
   109ec:	bne	10ac8 <fputs@plt+0x7ba0>
   109f0:	ldrb	ip, [r4, #1]
   109f4:	add	r4, r4, #2
   109f8:	sub	ip, ip, #37	; 0x25
   109fc:	cmp	ip, #20
   10a00:	ldrls	pc, [pc, ip, lsl #2]
   10a04:	b	10ab4 <fputs@plt+0x7b8c>
   10a08:	andeq	r0, r1, r4, lsr #21
   10a0c:			; <UNDEFINED> instruction: 0x00010ab4
   10a10:			; <UNDEFINED> instruction: 0x00010ab4
   10a14:			; <UNDEFINED> instruction: 0x00010ab4
   10a18:			; <UNDEFINED> instruction: 0x00010ab4
   10a1c:			; <UNDEFINED> instruction: 0x00010ab4
   10a20:			; <UNDEFINED> instruction: 0x00010ab4
   10a24:			; <UNDEFINED> instruction: 0x00010ab4
   10a28:			; <UNDEFINED> instruction: 0x00010ab4
   10a2c:			; <UNDEFINED> instruction: 0x00010ab4
   10a30:			; <UNDEFINED> instruction: 0x00010ab4
   10a34:			; <UNDEFINED> instruction: 0x00010ab4
   10a38:	muleq	r1, r8, sl
   10a3c:	andeq	r0, r1, ip, lsl #21
   10a40:	andeq	r0, r1, r0, lsl #21
   10a44:	andeq	r0, r1, r4, ror sl
   10a48:	andeq	r0, r1, ip, asr sl
   10a4c:	ldrdeq	r0, [r1], -ip
   10a50:	ldrdeq	r0, [r1], -ip
   10a54:	ldrdeq	r0, [r1], -ip
   10a58:	ldrdeq	r0, [r1], -ip
   10a5c:	ldr	r0, [sp, #28]
   10a60:	bl	dab8 <fputs@plt+0x4b90>
   10a64:	ldrb	r0, [r4]
   10a68:	cmp	r0, #0
   10a6c:	bne	109e8 <fputs@plt+0x7ac0>
   10a70:	pop	{r4, r5, r6, r7, r8, pc}
   10a74:	ldr	r0, [sp, #24]
   10a78:	bl	dab8 <fputs@plt+0x4b90>
   10a7c:	b	109dc <fputs@plt+0x7ab4>
   10a80:	mov	r0, r8
   10a84:	bl	dab8 <fputs@plt+0x4b90>
   10a88:	b	109dc <fputs@plt+0x7ab4>
   10a8c:	mov	r0, r7
   10a90:	bl	dab8 <fputs@plt+0x4b90>
   10a94:	b	109dc <fputs@plt+0x7ab4>
   10a98:	mov	r0, r6
   10a9c:	bl	dab8 <fputs@plt+0x4b90>
   10aa0:	b	109dc <fputs@plt+0x7ab4>
   10aa4:	ldr	r1, [r5]
   10aa8:	mov	r0, #37	; 0x25
   10aac:	bl	8eec <_IO_putc@plt>
   10ab0:	b	109dc <fputs@plt+0x7ab4>
   10ab4:	movw	r1, #44968	; 0xafa8
   10ab8:	mov	r0, #3008	; 0xbc0
   10abc:	movt	r1, #1
   10ac0:	bl	17618 <fputs@plt+0xe6f0>
   10ac4:	b	109dc <fputs@plt+0x7ab4>
   10ac8:	ldr	r1, [r5]
   10acc:	add	r4, r4, #1
   10ad0:	bl	8eec <_IO_putc@plt>
   10ad4:	b	109dc <fputs@plt+0x7ab4>
   10ad8:	push	{r4, r5, r6, r7, lr}
   10adc:	mov	r5, r0
   10ae0:	movw	r4, #28944	; 0x7110
   10ae4:	movt	r4, #2
   10ae8:	ldr	r0, [r0, #16]
   10aec:	sub	sp, sp, #28
   10af0:	ldr	r2, [r5, #20]
   10af4:	ldr	r3, [r4]
   10af8:	cmp	r0, r2
   10afc:	str	r3, [sp, #20]
   10b00:	beq	10b34 <fputs@plt+0x7c0c>
   10b04:	ldr	r3, [r5, #36]	; 0x24
   10b08:	ldr	r1, [r3, #32]
   10b0c:	cmp	r1, #1
   10b10:	beq	10c4c <fputs@plt+0x7d24>
   10b14:	cmp	r1, #2
   10b18:	beq	10b4c <fputs@plt+0x7c24>
   10b1c:	cmp	r1, #0
   10b20:	beq	10ba4 <fputs@plt+0x7c7c>
   10b24:	movw	r1, #44968	; 0xafa8
   10b28:	movw	r0, #425	; 0x1a9
   10b2c:	movt	r1, #1
   10b30:	bl	17618 <fputs@plt+0xe6f0>
   10b34:	ldr	r2, [sp, #20]
   10b38:	ldr	r3, [r4]
   10b3c:	cmp	r2, r3
   10b40:	bne	10c98 <fputs@plt+0x7d70>
   10b44:	add	sp, sp, #28
   10b48:	pop	{r4, r5, r6, r7, pc}
   10b4c:	add	r6, sp, #8
   10b50:	mov	r2, #14
   10b54:	str	r0, [sp]
   10b58:	mov	r1, #1
   10b5c:	movw	r3, #45476	; 0xb1a4
   10b60:	ldr	r0, [pc, #356]	; 10ccc <fputs@plt+0x7da4>
   10b64:	movt	r3, #1
   10b68:	bl	8ebc <__sprintf_chk@plt>
   10b6c:	ldr	r1, [pc, #344]	; 10ccc <fputs@plt+0x7da4>
   10b70:	mov	r0, r6
   10b74:	bl	1936c <_ZdlPv@@Base+0x168>
   10b78:	ldr	r3, [pc, #336]	; 10cd0 <fputs@plt+0x7da8>
   10b7c:	movw	r0, #45640	; 0xb248
   10b80:	mov	r1, r6
   10b84:	movt	r0, #1
   10b88:	mov	r2, r3
   10b8c:	str	r3, [sp]
   10b90:	str	r3, [sp, #4]
   10b94:	bl	109bc <fputs@plt+0x7a94>
   10b98:	mov	r0, r6
   10b9c:	bl	19458 <_ZdlPv@@Base+0x254>
   10ba0:	b	10b34 <fputs@plt+0x7c0c>
   10ba4:	ldr	r7, [pc, #292]	; 10cd0 <fputs@plt+0x7da8>
   10ba8:	add	r6, sp, #8
   10bac:	mov	r2, #14
   10bb0:	str	r0, [sp]
   10bb4:	mov	r1, #1
   10bb8:	movw	r3, #45476	; 0xb1a4
   10bbc:	sub	r0, r7, #80	; 0x50
   10bc0:	movt	r3, #1
   10bc4:	bl	8ebc <__sprintf_chk@plt>
   10bc8:	sub	r1, r7, #80	; 0x50
   10bcc:	mov	r0, r6
   10bd0:	bl	1936c <_ZdlPv@@Base+0x168>
   10bd4:	movw	r0, #45592	; 0xb218
   10bd8:	mov	r1, r6
   10bdc:	str	r7, [sp]
   10be0:	mov	r2, r7
   10be4:	str	r7, [sp, #4]
   10be8:	mov	r3, r7
   10bec:	movt	r0, #1
   10bf0:	bl	109bc <fputs@plt+0x7a94>
   10bf4:	mov	r0, r6
   10bf8:	bl	19458 <_ZdlPv@@Base+0x254>
   10bfc:	ldr	r2, [r5, #16]
   10c00:	mov	r1, #1
   10c04:	movw	r3, #45476	; 0xb1a4
   10c08:	sub	r0, r7, #80	; 0x50
   10c0c:	movt	r3, #1
   10c10:	str	r2, [sp]
   10c14:	mov	r2, #14
   10c18:	bl	8ebc <__sprintf_chk@plt>
   10c1c:	sub	r1, r7, #80	; 0x50
   10c20:	mov	r0, r6
   10c24:	bl	1936c <_ZdlPv@@Base+0x168>
   10c28:	movw	r0, #45608	; 0xb228
   10c2c:	mov	r2, r7
   10c30:	str	r7, [sp]
   10c34:	str	r7, [sp, #4]
   10c38:	movt	r0, #1
   10c3c:	mov	r3, r7
   10c40:	mov	r1, r6
   10c44:	bl	109bc <fputs@plt+0x7a94>
   10c48:	b	10b98 <fputs@plt+0x7c70>
   10c4c:	add	r6, sp, #8
   10c50:	mov	r2, #14
   10c54:	str	r0, [sp]
   10c58:	movw	r3, #45476	; 0xb1a4
   10c5c:	ldr	r0, [pc, #104]	; 10ccc <fputs@plt+0x7da4>
   10c60:	movt	r3, #1
   10c64:	bl	8ebc <__sprintf_chk@plt>
   10c68:	ldr	r1, [pc, #92]	; 10ccc <fputs@plt+0x7da4>
   10c6c:	mov	r0, r6
   10c70:	bl	1936c <_ZdlPv@@Base+0x168>
   10c74:	ldr	r3, [pc, #84]	; 10cd0 <fputs@plt+0x7da8>
   10c78:	movw	r0, #45592	; 0xb218
   10c7c:	mov	r1, r6
   10c80:	movt	r0, #1
   10c84:	mov	r2, r3
   10c88:	str	r3, [sp]
   10c8c:	str	r3, [sp, #4]
   10c90:	bl	109bc <fputs@plt+0x7a94>
   10c94:	b	10b98 <fputs@plt+0x7c70>
   10c98:	bl	8e74 <__stack_chk_fail@plt>
   10c9c:	mov	r0, r6
   10ca0:	bl	19458 <_ZdlPv@@Base+0x254>
   10ca4:	bl	8db4 <__cxa_end_cleanup@plt>
   10ca8:	mov	r0, r6
   10cac:	bl	19458 <_ZdlPv@@Base+0x254>
   10cb0:	bl	8db4 <__cxa_end_cleanup@plt>
   10cb4:	mov	r0, r6
   10cb8:	bl	19458 <_ZdlPv@@Base+0x254>
   10cbc:	bl	8db4 <__cxa_end_cleanup@plt>
   10cc0:	mov	r0, r6
   10cc4:	bl	19458 <_ZdlPv@@Base+0x254>
   10cc8:	bl	8db4 <__cxa_end_cleanup@plt>
   10ccc:	andeq	r9, r2, r4, lsr r2
   10cd0:	andeq	r9, r2, r4, lsl #5
   10cd4:	push	{r4, lr}
   10cd8:	movw	r4, #28944	; 0x7110
   10cdc:	movt	r4, #2
   10ce0:	ldr	r2, [r0, #28]
   10ce4:	sub	sp, sp, #24
   10ce8:	mov	r1, #1
   10cec:	ldr	ip, [r4]
   10cf0:	movw	r3, #45492	; 0xb1b4
   10cf4:	str	r2, [sp]
   10cf8:	movt	r3, #1
   10cfc:	mov	r2, #14
   10d00:	ldr	r0, [pc, #96]	; 10d68 <fputs@plt+0x7e40>
   10d04:	str	ip, [sp, #20]
   10d08:	bl	8ebc <__sprintf_chk@plt>
   10d0c:	ldr	r1, [pc, #84]	; 10d68 <fputs@plt+0x7e40>
   10d10:	add	r0, sp, #8
   10d14:	bl	1936c <_ZdlPv@@Base+0x168>
   10d18:	ldr	r3, [pc, #76]	; 10d6c <fputs@plt+0x7e44>
   10d1c:	movw	r0, #45676	; 0xb26c
   10d20:	add	r1, sp, #8
   10d24:	movt	r0, #1
   10d28:	mov	r2, r3
   10d2c:	str	r3, [sp]
   10d30:	str	r3, [sp, #4]
   10d34:	bl	109bc <fputs@plt+0x7a94>
   10d38:	add	r0, sp, #8
   10d3c:	bl	19458 <_ZdlPv@@Base+0x254>
   10d40:	ldr	r2, [sp, #20]
   10d44:	ldr	r3, [r4]
   10d48:	cmp	r2, r3
   10d4c:	bne	10d58 <fputs@plt+0x7e30>
   10d50:	add	sp, sp, #24
   10d54:	pop	{r4, pc}
   10d58:	bl	8e74 <__stack_chk_fail@plt>
   10d5c:	add	r0, sp, #8
   10d60:	bl	19458 <_ZdlPv@@Base+0x254>
   10d64:	bl	8db4 <__cxa_end_cleanup@plt>
   10d68:	andeq	r9, r2, r4, asr r2
   10d6c:	andeq	r9, r2, r4, lsl #5
   10d70:	push	{r4, lr}
   10d74:	movw	r4, #28944	; 0x7110
   10d78:	movt	r4, #2
   10d7c:	ldr	r2, [r0, #28]
   10d80:	sub	sp, sp, #24
   10d84:	mov	r1, #1
   10d88:	ldr	ip, [r4]
   10d8c:	movw	r3, #45492	; 0xb1b4
   10d90:	str	r2, [sp]
   10d94:	movt	r3, #1
   10d98:	mov	r2, #14
   10d9c:	ldr	r0, [pc, #96]	; 10e04 <fputs@plt+0x7edc>
   10da0:	str	ip, [sp, #20]
   10da4:	bl	8ebc <__sprintf_chk@plt>
   10da8:	ldr	r1, [pc, #84]	; 10e04 <fputs@plt+0x7edc>
   10dac:	add	r0, sp, #8
   10db0:	bl	1936c <_ZdlPv@@Base+0x168>
   10db4:	ldr	r3, [pc, #76]	; 10e08 <fputs@plt+0x7ee0>
   10db8:	movw	r0, #45676	; 0xb26c
   10dbc:	add	r1, sp, #8
   10dc0:	movt	r0, #1
   10dc4:	mov	r2, r3
   10dc8:	str	r3, [sp]
   10dcc:	str	r3, [sp, #4]
   10dd0:	bl	109bc <fputs@plt+0x7a94>
   10dd4:	add	r0, sp, #8
   10dd8:	bl	19458 <_ZdlPv@@Base+0x254>
   10ddc:	ldr	r2, [sp, #20]
   10de0:	ldr	r3, [r4]
   10de4:	cmp	r2, r3
   10de8:	bne	10df4 <fputs@plt+0x7ecc>
   10dec:	add	sp, sp, #24
   10df0:	pop	{r4, pc}
   10df4:	bl	8e74 <__stack_chk_fail@plt>
   10df8:	add	r0, sp, #8
   10dfc:	bl	19458 <_ZdlPv@@Base+0x254>
   10e00:	bl	8db4 <__cxa_end_cleanup@plt>
   10e04:	andeq	r9, r2, r4, asr r2
   10e08:	andeq	r9, r2, r4, lsl #5
   10e0c:	push	{r4, lr}
   10e10:	movw	r4, #28944	; 0x7110
   10e14:	movt	r4, #2
   10e18:	ldr	r2, [r0, #28]
   10e1c:	sub	sp, sp, #24
   10e20:	mov	r1, #1
   10e24:	ldr	ip, [r4]
   10e28:	movw	r3, #45492	; 0xb1b4
   10e2c:	str	r2, [sp]
   10e30:	movt	r3, #1
   10e34:	mov	r2, #14
   10e38:	ldr	r0, [pc, #96]	; 10ea0 <fputs@plt+0x7f78>
   10e3c:	str	ip, [sp, #20]
   10e40:	bl	8ebc <__sprintf_chk@plt>
   10e44:	ldr	r1, [pc, #84]	; 10ea0 <fputs@plt+0x7f78>
   10e48:	add	r0, sp, #8
   10e4c:	bl	1936c <_ZdlPv@@Base+0x168>
   10e50:	ldr	r3, [pc, #76]	; 10ea4 <fputs@plt+0x7f7c>
   10e54:	movw	r0, #45676	; 0xb26c
   10e58:	add	r1, sp, #8
   10e5c:	movt	r0, #1
   10e60:	mov	r2, r3
   10e64:	str	r3, [sp]
   10e68:	str	r3, [sp, #4]
   10e6c:	bl	109bc <fputs@plt+0x7a94>
   10e70:	add	r0, sp, #8
   10e74:	bl	19458 <_ZdlPv@@Base+0x254>
   10e78:	ldr	r2, [sp, #20]
   10e7c:	ldr	r3, [r4]
   10e80:	cmp	r2, r3
   10e84:	bne	10e90 <fputs@plt+0x7f68>
   10e88:	add	sp, sp, #24
   10e8c:	pop	{r4, pc}
   10e90:	bl	8e74 <__stack_chk_fail@plt>
   10e94:	add	r0, sp, #8
   10e98:	bl	19458 <_ZdlPv@@Base+0x254>
   10e9c:	bl	8db4 <__cxa_end_cleanup@plt>
   10ea0:	andeq	r9, r2, r4, asr r2
   10ea4:	andeq	r9, r2, r4, lsl #5
   10ea8:	push	{r4, lr}
   10eac:	movw	r4, #28944	; 0x7110
   10eb0:	movt	r4, #2
   10eb4:	ldr	r2, [r0, #28]
   10eb8:	sub	sp, sp, #24
   10ebc:	mov	r1, #1
   10ec0:	ldr	ip, [r4]
   10ec4:	movw	r3, #45492	; 0xb1b4
   10ec8:	str	r2, [sp]
   10ecc:	movt	r3, #1
   10ed0:	mov	r2, #14
   10ed4:	ldr	r0, [pc, #96]	; 10f3c <fputs@plt+0x8014>
   10ed8:	str	ip, [sp, #20]
   10edc:	bl	8ebc <__sprintf_chk@plt>
   10ee0:	ldr	r1, [pc, #84]	; 10f3c <fputs@plt+0x8014>
   10ee4:	add	r0, sp, #8
   10ee8:	bl	1936c <_ZdlPv@@Base+0x168>
   10eec:	ldr	r3, [pc, #76]	; 10f40 <fputs@plt+0x8018>
   10ef0:	movw	r0, #45676	; 0xb26c
   10ef4:	add	r1, sp, #8
   10ef8:	movt	r0, #1
   10efc:	mov	r2, r3
   10f00:	str	r3, [sp]
   10f04:	str	r3, [sp, #4]
   10f08:	bl	109bc <fputs@plt+0x7a94>
   10f0c:	add	r0, sp, #8
   10f10:	bl	19458 <_ZdlPv@@Base+0x254>
   10f14:	ldr	r2, [sp, #20]
   10f18:	ldr	r3, [r4]
   10f1c:	cmp	r2, r3
   10f20:	bne	10f2c <fputs@plt+0x8004>
   10f24:	add	sp, sp, #24
   10f28:	pop	{r4, pc}
   10f2c:	bl	8e74 <__stack_chk_fail@plt>
   10f30:	add	r0, sp, #8
   10f34:	bl	19458 <_ZdlPv@@Base+0x254>
   10f38:	bl	8db4 <__cxa_end_cleanup@plt>
   10f3c:	andeq	r9, r2, r4, asr r2
   10f40:	andeq	r9, r2, r4, lsl #5
   10f44:	push	{r4, r5, r6, r7, r8, lr}
   10f48:	movw	r5, #28944	; 0x7110
   10f4c:	movt	r5, #2
   10f50:	ldr	ip, [r0, #16]
   10f54:	ldr	r2, [r0, #20]
   10f58:	sub	sp, sp, #40	; 0x28
   10f5c:	ldr	r3, [r5]
   10f60:	mov	r4, r0
   10f64:	cmp	ip, r2
   10f68:	str	r3, [sp, #36]	; 0x24
   10f6c:	beq	10fa0 <fputs@plt+0x8078>
   10f70:	ldr	r3, [r0, #36]	; 0x24
   10f74:	ldr	r1, [r3, #32]
   10f78:	cmp	r1, #1
   10f7c:	beq	1116c <fputs@plt+0x8244>
   10f80:	cmp	r1, #2
   10f84:	beq	10fe8 <fputs@plt+0x80c0>
   10f88:	cmp	r1, #0
   10f8c:	beq	11084 <fputs@plt+0x815c>
   10f90:	movw	r1, #44968	; 0xafa8
   10f94:	movw	r0, #663	; 0x297
   10f98:	movt	r1, #1
   10f9c:	bl	17618 <fputs@plt+0xe6f0>
   10fa0:	ldr	r3, [r4, #36]	; 0x24
   10fa4:	ldrb	r3, [r3, #37]	; 0x25
   10fa8:	cmp	r3, #0
   10fac:	beq	10fd0 <fputs@plt+0x80a8>
   10fb0:	movw	r3, #29004	; 0x714c
   10fb4:	movt	r3, #2
   10fb8:	movw	r0, #45764	; 0xb2c4
   10fbc:	mov	r1, #1
   10fc0:	ldr	r3, [r3]
   10fc4:	movt	r0, #1
   10fc8:	mov	r2, #9
   10fcc:	bl	8e44 <fwrite@plt>
   10fd0:	ldr	r2, [sp, #36]	; 0x24
   10fd4:	ldr	r3, [r5]
   10fd8:	cmp	r2, r3
   10fdc:	bne	111c0 <fputs@plt+0x8298>
   10fe0:	add	sp, sp, #40	; 0x28
   10fe4:	pop	{r4, r5, r6, r7, r8, pc}
   10fe8:	add	r7, sp, #12
   10fec:	str	ip, [sp]
   10ff0:	mov	r2, #14
   10ff4:	mov	r1, #1
   10ff8:	movw	r3, #45476	; 0xb1a4
   10ffc:	ldr	r0, [pc, #520]	; 1120c <fputs@plt+0x82e4>
   11000:	movt	r3, #1
   11004:	add	r6, sp, #24
   11008:	bl	8ebc <__sprintf_chk@plt>
   1100c:	ldr	r1, [pc, #504]	; 1120c <fputs@plt+0x82e4>
   11010:	mov	r0, r7
   11014:	bl	1936c <_ZdlPv@@Base+0x168>
   11018:	ldr	r1, [r4, #16]
   1101c:	ldr	r2, [r4, #24]
   11020:	movw	r3, #45420	; 0xb16c
   11024:	ldr	r0, [pc, #484]	; 11210 <fputs@plt+0x82e8>
   11028:	movt	r3, #1
   1102c:	str	r1, [sp]
   11030:	mov	r1, #1
   11034:	str	r2, [sp, #4]
   11038:	mov	r2, #26
   1103c:	bl	8ebc <__sprintf_chk@plt>
   11040:	mov	r0, r6
   11044:	ldr	r1, [pc, #452]	; 11210 <fputs@plt+0x82e8>
   11048:	bl	1936c <_ZdlPv@@Base+0x168>
   1104c:	ldr	ip, [pc, #448]	; 11214 <fputs@plt+0x82ec>
   11050:	movw	r0, #45724	; 0xb29c
   11054:	mov	r1, r7
   11058:	movt	r0, #1
   1105c:	mov	r2, r6
   11060:	str	ip, [sp]
   11064:	mov	r3, ip
   11068:	str	ip, [sp, #4]
   1106c:	bl	109bc <fputs@plt+0x7a94>
   11070:	mov	r0, r6
   11074:	bl	19458 <_ZdlPv@@Base+0x254>
   11078:	mov	r0, r7
   1107c:	bl	19458 <_ZdlPv@@Base+0x254>
   11080:	b	10fa0 <fputs@plt+0x8078>
   11084:	ldr	r8, [pc, #392]	; 11214 <fputs@plt+0x82ec>
   11088:	add	r6, sp, #24
   1108c:	mov	r2, #14
   11090:	str	ip, [sp]
   11094:	mov	r1, #1
   11098:	movw	r3, #45476	; 0xb1a4
   1109c:	sub	r0, r8, #80	; 0x50
   110a0:	movt	r3, #1
   110a4:	bl	8ebc <__sprintf_chk@plt>
   110a8:	sub	r1, r8, #80	; 0x50
   110ac:	mov	r0, r6
   110b0:	bl	1936c <_ZdlPv@@Base+0x168>
   110b4:	movw	r0, #45592	; 0xb218
   110b8:	mov	r1, r6
   110bc:	str	r8, [sp]
   110c0:	mov	r2, r8
   110c4:	str	r8, [sp, #4]
   110c8:	mov	r3, r8
   110cc:	movt	r0, #1
   110d0:	bl	109bc <fputs@plt+0x7a94>
   110d4:	mov	r0, r6
   110d8:	add	r7, sp, #12
   110dc:	bl	19458 <_ZdlPv@@Base+0x254>
   110e0:	ldr	r2, [r4, #16]
   110e4:	mov	r1, #1
   110e8:	movw	r3, #45476	; 0xb1a4
   110ec:	sub	r0, r8, #80	; 0x50
   110f0:	movt	r3, #1
   110f4:	str	r2, [sp]
   110f8:	mov	r2, #14
   110fc:	bl	8ebc <__sprintf_chk@plt>
   11100:	sub	r1, r8, #80	; 0x50
   11104:	mov	r0, r7
   11108:	bl	1936c <_ZdlPv@@Base+0x168>
   1110c:	ldr	r1, [r4, #16]
   11110:	ldr	r2, [r4, #24]
   11114:	movw	r3, #45420	; 0xb16c
   11118:	sub	r0, r8, #232	; 0xe8
   1111c:	movt	r3, #1
   11120:	str	r1, [sp]
   11124:	mov	r1, #1
   11128:	str	r2, [sp, #4]
   1112c:	mov	r2, #26
   11130:	bl	8ebc <__sprintf_chk@plt>
   11134:	mov	r0, r6
   11138:	sub	r1, r8, #232	; 0xe8
   1113c:	bl	1936c <_ZdlPv@@Base+0x168>
   11140:	movw	r0, #45688	; 0xb278
   11144:	str	r8, [sp]
   11148:	str	r8, [sp, #4]
   1114c:	movt	r0, #1
   11150:	mov	r1, r7
   11154:	mov	r2, r6
   11158:	mov	r3, r8
   1115c:	bl	109bc <fputs@plt+0x7a94>
   11160:	mov	r0, r6
   11164:	bl	19458 <_ZdlPv@@Base+0x254>
   11168:	b	11078 <fputs@plt+0x8150>
   1116c:	add	r6, sp, #24
   11170:	mov	r2, #14
   11174:	str	ip, [sp]
   11178:	movw	r3, #45476	; 0xb1a4
   1117c:	ldr	r0, [pc, #136]	; 1120c <fputs@plt+0x82e4>
   11180:	movt	r3, #1
   11184:	bl	8ebc <__sprintf_chk@plt>
   11188:	ldr	r1, [pc, #124]	; 1120c <fputs@plt+0x82e4>
   1118c:	mov	r0, r6
   11190:	bl	1936c <_ZdlPv@@Base+0x168>
   11194:	ldr	r3, [pc, #120]	; 11214 <fputs@plt+0x82ec>
   11198:	movw	r0, #45592	; 0xb218
   1119c:	mov	r1, r6
   111a0:	movt	r0, #1
   111a4:	mov	r2, r3
   111a8:	str	r3, [sp]
   111ac:	str	r3, [sp, #4]
   111b0:	bl	109bc <fputs@plt+0x7a94>
   111b4:	mov	r0, r6
   111b8:	bl	19458 <_ZdlPv@@Base+0x254>
   111bc:	b	10fa0 <fputs@plt+0x8078>
   111c0:	bl	8e74 <__stack_chk_fail@plt>
   111c4:	mov	r0, r6
   111c8:	bl	19458 <_ZdlPv@@Base+0x254>
   111cc:	bl	8db4 <__cxa_end_cleanup@plt>
   111d0:	mov	r0, r6
   111d4:	bl	19458 <_ZdlPv@@Base+0x254>
   111d8:	mov	r0, r7
   111dc:	bl	19458 <_ZdlPv@@Base+0x254>
   111e0:	bl	8db4 <__cxa_end_cleanup@plt>
   111e4:	b	111d8 <fputs@plt+0x82b0>
   111e8:	mov	r0, r6
   111ec:	bl	19458 <_ZdlPv@@Base+0x254>
   111f0:	bl	8db4 <__cxa_end_cleanup@plt>
   111f4:	mov	r0, r6
   111f8:	bl	19458 <_ZdlPv@@Base+0x254>
   111fc:	mov	r0, r7
   11200:	bl	19458 <_ZdlPv@@Base+0x254>
   11204:	bl	8db4 <__cxa_end_cleanup@plt>
   11208:	b	111fc <fputs@plt+0x82d4>
   1120c:	andeq	r9, r2, r4, lsr r2
   11210:	muleq	r2, ip, r1
   11214:	andeq	r9, r2, r4, lsl #5
   11218:	push	{r4, r5, lr}
   1121c:	movw	r4, #28944	; 0x7110
   11220:	movt	r4, #2
   11224:	ldr	r2, [r0, #16]
   11228:	sub	sp, sp, #44	; 0x2c
   1122c:	mov	r5, r0
   11230:	ldr	ip, [r4]
   11234:	mov	r1, #1
   11238:	str	r2, [sp]
   1123c:	movw	r3, #45476	; 0xb1a4
   11240:	mov	r2, #14
   11244:	movt	r3, #1
   11248:	ldr	r0, [pc, #172]	; 112fc <fputs@plt+0x83d4>
   1124c:	str	ip, [sp, #36]	; 0x24
   11250:	bl	8ebc <__sprintf_chk@plt>
   11254:	ldr	r1, [pc, #160]	; 112fc <fputs@plt+0x83d4>
   11258:	add	r0, sp, #12
   1125c:	bl	1936c <_ZdlPv@@Base+0x168>
   11260:	ldr	r1, [r5, #16]
   11264:	ldr	r2, [r5, #24]
   11268:	movw	r3, #45420	; 0xb16c
   1126c:	ldr	r0, [pc, #140]	; 11300 <fputs@plt+0x83d8>
   11270:	movt	r3, #1
   11274:	str	r1, [sp]
   11278:	mov	r1, #1
   1127c:	str	r2, [sp, #4]
   11280:	mov	r2, #26
   11284:	bl	8ebc <__sprintf_chk@plt>
   11288:	add	r0, sp, #24
   1128c:	ldr	r1, [pc, #108]	; 11300 <fputs@plt+0x83d8>
   11290:	bl	1936c <_ZdlPv@@Base+0x168>
   11294:	ldr	ip, [pc, #104]	; 11304 <fputs@plt+0x83dc>
   11298:	movw	r0, #45776	; 0xb2d0
   1129c:	add	r1, sp, #12
   112a0:	movt	r0, #1
   112a4:	add	r2, sp, #24
   112a8:	str	ip, [sp]
   112ac:	mov	r3, ip
   112b0:	str	ip, [sp, #4]
   112b4:	bl	109bc <fputs@plt+0x7a94>
   112b8:	add	r0, sp, #24
   112bc:	bl	19458 <_ZdlPv@@Base+0x254>
   112c0:	add	r0, sp, #12
   112c4:	bl	19458 <_ZdlPv@@Base+0x254>
   112c8:	ldr	r2, [sp, #36]	; 0x24
   112cc:	ldr	r3, [r4]
   112d0:	cmp	r2, r3
   112d4:	bne	112e0 <fputs@plt+0x83b8>
   112d8:	add	sp, sp, #44	; 0x2c
   112dc:	pop	{r4, r5, pc}
   112e0:	bl	8e74 <__stack_chk_fail@plt>
   112e4:	add	r0, sp, #24
   112e8:	bl	19458 <_ZdlPv@@Base+0x254>
   112ec:	add	r0, sp, #12
   112f0:	bl	19458 <_ZdlPv@@Base+0x254>
   112f4:	bl	8db4 <__cxa_end_cleanup@plt>
   112f8:	b	112ec <fputs@plt+0x83c4>
   112fc:	andeq	r9, r2, r4, lsr r2
   11300:	muleq	r2, ip, r1
   11304:	andeq	r9, r2, r4, lsl #5
   11308:	push	{r4, r5, r6, lr}
   1130c:	movw	r5, #28944	; 0x7110
   11310:	movt	r5, #2
   11314:	ldr	r2, [r0, #24]
   11318:	sub	sp, sp, #24
   1131c:	ldr	r4, [pc, #264]	; 1142c <fputs@plt+0x8504>
   11320:	ldr	ip, [r5]
   11324:	mov	r1, #1
   11328:	str	r2, [sp]
   1132c:	mov	r6, r0
   11330:	mov	r2, #14
   11334:	movw	r3, #45484	; 0xb1ac
   11338:	sub	r0, r4, #64	; 0x40
   1133c:	movt	r3, #1
   11340:	str	ip, [sp, #20]
   11344:	bl	8ebc <__sprintf_chk@plt>
   11348:	sub	r1, r4, #64	; 0x40
   1134c:	add	r0, sp, #8
   11350:	bl	1936c <_ZdlPv@@Base+0x168>
   11354:	movw	r0, #45812	; 0xb2f4
   11358:	add	r1, sp, #8
   1135c:	str	r4, [sp]
   11360:	mov	r2, r4
   11364:	str	r4, [sp, #4]
   11368:	mov	r3, r4
   1136c:	movt	r0, #1
   11370:	bl	109bc <fputs@plt+0x7a94>
   11374:	add	r0, sp, #8
   11378:	bl	19458 <_ZdlPv@@Base+0x254>
   1137c:	ldr	r1, [r6, #16]
   11380:	ldr	r2, [r6, #24]
   11384:	movw	r3, #45408	; 0xb160
   11388:	sub	r0, r4, #260	; 0x104
   1138c:	movt	r3, #1
   11390:	str	r1, [sp]
   11394:	mov	r1, #1
   11398:	str	r2, [sp, #4]
   1139c:	mov	r2, #26
   113a0:	bl	8ebc <__sprintf_chk@plt>
   113a4:	sub	r1, r4, #260	; 0x104
   113a8:	add	r0, sp, #8
   113ac:	bl	1936c <_ZdlPv@@Base+0x168>
   113b0:	movw	r0, #45828	; 0xb304
   113b4:	mov	r2, r4
   113b8:	str	r4, [sp]
   113bc:	str	r4, [sp, #4]
   113c0:	movt	r0, #1
   113c4:	mov	r3, r4
   113c8:	add	r1, sp, #8
   113cc:	bl	109bc <fputs@plt+0x7a94>
   113d0:	add	r0, sp, #8
   113d4:	bl	19458 <_ZdlPv@@Base+0x254>
   113d8:	movw	r3, #29004	; 0x714c
   113dc:	movt	r3, #2
   113e0:	mov	r2, #4
   113e4:	movw	r0, #45836	; 0xb30c
   113e8:	mov	r1, #1
   113ec:	ldr	r3, [r3]
   113f0:	movt	r0, #1
   113f4:	bl	8e44 <fwrite@plt>
   113f8:	ldr	r2, [sp, #20]
   113fc:	ldr	r3, [r5]
   11400:	cmp	r2, r3
   11404:	bne	11410 <fputs@plt+0x84e8>
   11408:	add	sp, sp, #24
   1140c:	pop	{r4, r5, r6, pc}
   11410:	bl	8e74 <__stack_chk_fail@plt>
   11414:	add	r0, sp, #8
   11418:	bl	19458 <_ZdlPv@@Base+0x254>
   1141c:	bl	8db4 <__cxa_end_cleanup@plt>
   11420:	add	r0, sp, #8
   11424:	bl	19458 <_ZdlPv@@Base+0x254>
   11428:	bl	8db4 <__cxa_end_cleanup@plt>
   1142c:	andeq	r9, r2, r4, lsl #5
   11430:	push	{r4, r5, r6, lr}
   11434:	movw	r5, #28944	; 0x7110
   11438:	movt	r5, #2
   1143c:	ldr	r2, [r0, #24]
   11440:	sub	sp, sp, #48	; 0x30
   11444:	mov	r4, r0
   11448:	ldr	ip, [r5]
   1144c:	mov	r1, #1
   11450:	str	r2, [sp]
   11454:	movw	r3, #45484	; 0xb1ac
   11458:	mov	r2, #14
   1145c:	movt	r3, #1
   11460:	ldr	r0, [pc, #352]	; 115c8 <fputs@plt+0x86a0>
   11464:	str	ip, [sp, #44]	; 0x2c
   11468:	bl	8ebc <__sprintf_chk@plt>
   1146c:	ldr	r1, [pc, #340]	; 115c8 <fputs@plt+0x86a0>
   11470:	add	r0, sp, #8
   11474:	bl	1936c <_ZdlPv@@Base+0x168>
   11478:	ldr	r1, [r4, #24]
   1147c:	ldr	r2, [r4, #28]
   11480:	add	r0, sp, #20
   11484:	bl	f8d0 <fputs@plt+0x69a8>
   11488:	ldr	r1, [r4, #16]
   1148c:	movw	r0, #37220	; 0x9164
   11490:	ldr	r2, [r4, #24]
   11494:	movw	r3, #45396	; 0xb154
   11498:	movt	r0, #2
   1149c:	movt	r3, #1
   114a0:	str	r1, [sp]
   114a4:	mov	r1, #1
   114a8:	str	r2, [sp, #4]
   114ac:	mov	r2, #26
   114b0:	bl	8ebc <__sprintf_chk@plt>
   114b4:	movw	r1, #37220	; 0x9164
   114b8:	add	r0, sp, #32
   114bc:	movt	r1, #2
   114c0:	bl	1936c <_ZdlPv@@Base+0x168>
   114c4:	ldr	r6, [pc, #256]	; 115cc <fputs@plt+0x86a4>
   114c8:	movw	r0, #45844	; 0xb314
   114cc:	add	r1, sp, #8
   114d0:	movt	r0, #1
   114d4:	add	r2, sp, #20
   114d8:	add	r3, sp, #32
   114dc:	str	r6, [sp]
   114e0:	str	r6, [sp, #4]
   114e4:	bl	109bc <fputs@plt+0x7a94>
   114e8:	add	r0, sp, #32
   114ec:	bl	19458 <_ZdlPv@@Base+0x254>
   114f0:	add	r0, sp, #20
   114f4:	bl	19458 <_ZdlPv@@Base+0x254>
   114f8:	add	r0, sp, #8
   114fc:	bl	19458 <_ZdlPv@@Base+0x254>
   11500:	ldr	r1, [r4, #16]
   11504:	ldr	r2, [r4, #24]
   11508:	movw	r3, #45408	; 0xb160
   1150c:	sub	r0, r6, #260	; 0x104
   11510:	movt	r3, #1
   11514:	str	r1, [sp]
   11518:	mov	r1, #1
   1151c:	str	r2, [sp, #4]
   11520:	mov	r2, #26
   11524:	bl	8ebc <__sprintf_chk@plt>
   11528:	sub	r1, r6, #260	; 0x104
   1152c:	add	r0, sp, #32
   11530:	bl	1936c <_ZdlPv@@Base+0x168>
   11534:	movw	r0, #45828	; 0xb304
   11538:	mov	r2, r6
   1153c:	str	r6, [sp]
   11540:	str	r6, [sp, #4]
   11544:	movt	r0, #1
   11548:	mov	r3, r6
   1154c:	add	r1, sp, #32
   11550:	bl	109bc <fputs@plt+0x7a94>
   11554:	add	r0, sp, #32
   11558:	bl	19458 <_ZdlPv@@Base+0x254>
   1155c:	movw	r3, #29004	; 0x714c
   11560:	movt	r3, #2
   11564:	mov	r2, #4
   11568:	movw	r0, #45836	; 0xb30c
   1156c:	mov	r1, #1
   11570:	ldr	r3, [r3]
   11574:	movt	r0, #1
   11578:	bl	8e44 <fwrite@plt>
   1157c:	ldr	r2, [sp, #44]	; 0x2c
   11580:	ldr	r3, [r5]
   11584:	cmp	r2, r3
   11588:	bne	11594 <fputs@plt+0x866c>
   1158c:	add	sp, sp, #48	; 0x30
   11590:	pop	{r4, r5, r6, pc}
   11594:	bl	8e74 <__stack_chk_fail@plt>
   11598:	add	r0, sp, #32
   1159c:	bl	19458 <_ZdlPv@@Base+0x254>
   115a0:	bl	8db4 <__cxa_end_cleanup@plt>
   115a4:	add	r0, sp, #32
   115a8:	bl	19458 <_ZdlPv@@Base+0x254>
   115ac:	add	r0, sp, #20
   115b0:	bl	19458 <_ZdlPv@@Base+0x254>
   115b4:	add	r0, sp, #8
   115b8:	bl	19458 <_ZdlPv@@Base+0x254>
   115bc:	bl	8db4 <__cxa_end_cleanup@plt>
   115c0:	b	115ac <fputs@plt+0x8684>
   115c4:	b	115b4 <fputs@plt+0x868c>
   115c8:	andeq	r9, r2, r4, asr #4
   115cc:	andeq	r9, r2, r4, lsl #5
   115d0:	push	{r4, r5, r6, lr}
   115d4:	movw	r5, #28944	; 0x7110
   115d8:	movt	r5, #2
   115dc:	ldr	r2, [r0, #24]
   115e0:	sub	sp, sp, #48	; 0x30
   115e4:	mov	r4, r0
   115e8:	ldr	ip, [r5]
   115ec:	mov	r1, #1
   115f0:	str	r2, [sp]
   115f4:	movw	r3, #45484	; 0xb1ac
   115f8:	mov	r2, #14
   115fc:	movt	r3, #1
   11600:	ldr	r0, [pc, #352]	; 11768 <fputs@plt+0x8840>
   11604:	str	ip, [sp, #44]	; 0x2c
   11608:	bl	8ebc <__sprintf_chk@plt>
   1160c:	ldr	r1, [pc, #340]	; 11768 <fputs@plt+0x8840>
   11610:	add	r0, sp, #8
   11614:	bl	1936c <_ZdlPv@@Base+0x168>
   11618:	ldr	r1, [r4, #24]
   1161c:	ldr	r2, [r4, #28]
   11620:	add	r0, sp, #20
   11624:	bl	f8d0 <fputs@plt+0x69a8>
   11628:	ldr	r1, [r4, #16]
   1162c:	movw	r0, #37220	; 0x9164
   11630:	ldr	r2, [r4, #24]
   11634:	movw	r3, #45396	; 0xb154
   11638:	movt	r0, #2
   1163c:	movt	r3, #1
   11640:	str	r1, [sp]
   11644:	mov	r1, #1
   11648:	str	r2, [sp, #4]
   1164c:	mov	r2, #26
   11650:	bl	8ebc <__sprintf_chk@plt>
   11654:	movw	r1, #37220	; 0x9164
   11658:	add	r0, sp, #32
   1165c:	movt	r1, #2
   11660:	bl	1936c <_ZdlPv@@Base+0x168>
   11664:	ldr	r6, [pc, #256]	; 1176c <fputs@plt+0x8844>
   11668:	movw	r0, #45876	; 0xb334
   1166c:	add	r1, sp, #8
   11670:	movt	r0, #1
   11674:	add	r2, sp, #20
   11678:	add	r3, sp, #32
   1167c:	str	r6, [sp]
   11680:	str	r6, [sp, #4]
   11684:	bl	109bc <fputs@plt+0x7a94>
   11688:	add	r0, sp, #32
   1168c:	bl	19458 <_ZdlPv@@Base+0x254>
   11690:	add	r0, sp, #20
   11694:	bl	19458 <_ZdlPv@@Base+0x254>
   11698:	add	r0, sp, #8
   1169c:	bl	19458 <_ZdlPv@@Base+0x254>
   116a0:	ldr	r1, [r4, #16]
   116a4:	ldr	r2, [r4, #24]
   116a8:	movw	r3, #45408	; 0xb160
   116ac:	sub	r0, r6, #260	; 0x104
   116b0:	movt	r3, #1
   116b4:	str	r1, [sp]
   116b8:	mov	r1, #1
   116bc:	str	r2, [sp, #4]
   116c0:	mov	r2, #26
   116c4:	bl	8ebc <__sprintf_chk@plt>
   116c8:	sub	r1, r6, #260	; 0x104
   116cc:	add	r0, sp, #32
   116d0:	bl	1936c <_ZdlPv@@Base+0x168>
   116d4:	movw	r0, #45828	; 0xb304
   116d8:	mov	r2, r6
   116dc:	str	r6, [sp]
   116e0:	str	r6, [sp, #4]
   116e4:	movt	r0, #1
   116e8:	mov	r3, r6
   116ec:	add	r1, sp, #32
   116f0:	bl	109bc <fputs@plt+0x7a94>
   116f4:	add	r0, sp, #32
   116f8:	bl	19458 <_ZdlPv@@Base+0x254>
   116fc:	movw	r3, #29004	; 0x714c
   11700:	movt	r3, #2
   11704:	mov	r2, #4
   11708:	movw	r0, #45836	; 0xb30c
   1170c:	mov	r1, #1
   11710:	ldr	r3, [r3]
   11714:	movt	r0, #1
   11718:	bl	8e44 <fwrite@plt>
   1171c:	ldr	r2, [sp, #44]	; 0x2c
   11720:	ldr	r3, [r5]
   11724:	cmp	r2, r3
   11728:	bne	11734 <fputs@plt+0x880c>
   1172c:	add	sp, sp, #48	; 0x30
   11730:	pop	{r4, r5, r6, pc}
   11734:	bl	8e74 <__stack_chk_fail@plt>
   11738:	add	r0, sp, #32
   1173c:	bl	19458 <_ZdlPv@@Base+0x254>
   11740:	bl	8db4 <__cxa_end_cleanup@plt>
   11744:	add	r0, sp, #32
   11748:	bl	19458 <_ZdlPv@@Base+0x254>
   1174c:	add	r0, sp, #20
   11750:	bl	19458 <_ZdlPv@@Base+0x254>
   11754:	add	r0, sp, #8
   11758:	bl	19458 <_ZdlPv@@Base+0x254>
   1175c:	bl	8db4 <__cxa_end_cleanup@plt>
   11760:	b	1174c <fputs@plt+0x8824>
   11764:	b	11754 <fputs@plt+0x882c>
   11768:	andeq	r9, r2, r4, asr #4
   1176c:	andeq	r9, r2, r4, lsl #5
   11770:	push	{r4, r5, r6, lr}
   11774:	movw	r5, #28944	; 0x7110
   11778:	movt	r5, #2
   1177c:	ldr	r2, [r0, #24]
   11780:	sub	sp, sp, #48	; 0x30
   11784:	mov	r4, r0
   11788:	ldr	ip, [r5]
   1178c:	mov	r1, #1
   11790:	str	r2, [sp]
   11794:	movw	r3, #45484	; 0xb1ac
   11798:	mov	r2, #14
   1179c:	movt	r3, #1
   117a0:	ldr	r0, [pc, #308]	; 118dc <fputs@plt+0x89b4>
   117a4:	str	ip, [sp, #44]	; 0x2c
   117a8:	bl	8ebc <__sprintf_chk@plt>
   117ac:	ldr	r1, [pc, #296]	; 118dc <fputs@plt+0x89b4>
   117b0:	add	r0, sp, #8
   117b4:	bl	1936c <_ZdlPv@@Base+0x168>
   117b8:	ldr	r1, [r4, #24]
   117bc:	ldr	r2, [r4, #28]
   117c0:	add	r0, sp, #20
   117c4:	bl	f8d0 <fputs@plt+0x69a8>
   117c8:	ldr	r1, [r4, #24]
   117cc:	add	r0, sp, #32
   117d0:	ldr	r2, [r4, #28]
   117d4:	bl	fa38 <fputs@plt+0x6b10>
   117d8:	ldr	r6, [pc, #256]	; 118e0 <fputs@plt+0x89b8>
   117dc:	movw	r0, #45876	; 0xb334
   117e0:	add	r1, sp, #8
   117e4:	movt	r0, #1
   117e8:	add	r2, sp, #20
   117ec:	add	r3, sp, #32
   117f0:	str	r6, [sp]
   117f4:	str	r6, [sp, #4]
   117f8:	bl	109bc <fputs@plt+0x7a94>
   117fc:	add	r0, sp, #32
   11800:	bl	19458 <_ZdlPv@@Base+0x254>
   11804:	add	r0, sp, #20
   11808:	bl	19458 <_ZdlPv@@Base+0x254>
   1180c:	add	r0, sp, #8
   11810:	bl	19458 <_ZdlPv@@Base+0x254>
   11814:	ldr	r1, [r4, #16]
   11818:	ldr	r2, [r4, #24]
   1181c:	movw	r3, #45408	; 0xb160
   11820:	sub	r0, r6, #260	; 0x104
   11824:	movt	r3, #1
   11828:	str	r1, [sp]
   1182c:	mov	r1, #1
   11830:	str	r2, [sp, #4]
   11834:	mov	r2, #26
   11838:	bl	8ebc <__sprintf_chk@plt>
   1183c:	sub	r1, r6, #260	; 0x104
   11840:	add	r0, sp, #32
   11844:	bl	1936c <_ZdlPv@@Base+0x168>
   11848:	movw	r0, #45828	; 0xb304
   1184c:	mov	r2, r6
   11850:	str	r6, [sp]
   11854:	str	r6, [sp, #4]
   11858:	movt	r0, #1
   1185c:	mov	r3, r6
   11860:	add	r1, sp, #32
   11864:	bl	109bc <fputs@plt+0x7a94>
   11868:	add	r0, sp, #32
   1186c:	bl	19458 <_ZdlPv@@Base+0x254>
   11870:	movw	r3, #29004	; 0x714c
   11874:	movt	r3, #2
   11878:	mov	r2, #4
   1187c:	movw	r0, #45836	; 0xb30c
   11880:	mov	r1, #1
   11884:	ldr	r3, [r3]
   11888:	movt	r0, #1
   1188c:	bl	8e44 <fwrite@plt>
   11890:	ldr	r2, [sp, #44]	; 0x2c
   11894:	ldr	r3, [r5]
   11898:	cmp	r2, r3
   1189c:	bne	118a8 <fputs@plt+0x8980>
   118a0:	add	sp, sp, #48	; 0x30
   118a4:	pop	{r4, r5, r6, pc}
   118a8:	bl	8e74 <__stack_chk_fail@plt>
   118ac:	add	r0, sp, #32
   118b0:	bl	19458 <_ZdlPv@@Base+0x254>
   118b4:	bl	8db4 <__cxa_end_cleanup@plt>
   118b8:	add	r0, sp, #32
   118bc:	bl	19458 <_ZdlPv@@Base+0x254>
   118c0:	add	r0, sp, #20
   118c4:	bl	19458 <_ZdlPv@@Base+0x254>
   118c8:	add	r0, sp, #8
   118cc:	bl	19458 <_ZdlPv@@Base+0x254>
   118d0:	bl	8db4 <__cxa_end_cleanup@plt>
   118d4:	b	118c0 <fputs@plt+0x8998>
   118d8:	b	118c8 <fputs@plt+0x89a0>
   118dc:	andeq	r9, r2, r4, asr #4
   118e0:	andeq	r9, r2, r4, lsl #5
   118e4:	push	{r4, r5, r6, r7, r8, lr}
   118e8:	movw	r7, #28944	; 0x7110
   118ec:	movt	r7, #2
   118f0:	ldr	r3, [r0, #24]
   118f4:	sub	sp, sp, #24
   118f8:	ldr	r5, [pc, #520]	; 11b08 <fputs@plt+0x8be0>
   118fc:	ldr	ip, [r7]
   11900:	mov	r2, #14
   11904:	str	r3, [sp]
   11908:	mov	r6, r0
   1190c:	mov	r8, r1
   11910:	movw	r3, #45500	; 0xb1bc
   11914:	mov	r1, #1
   11918:	movt	r3, #1
   1191c:	sub	r0, r5, #32
   11920:	str	ip, [sp, #20]
   11924:	bl	8ebc <__sprintf_chk@plt>
   11928:	sub	r1, r5, #32
   1192c:	add	r0, sp, #8
   11930:	bl	1936c <_ZdlPv@@Base+0x168>
   11934:	movw	r0, #45916	; 0xb35c
   11938:	add	r1, sp, #8
   1193c:	str	r5, [sp]
   11940:	mov	r2, r5
   11944:	str	r5, [sp, #4]
   11948:	mov	r3, r5
   1194c:	movt	r0, #1
   11950:	bl	109bc <fputs@plt+0x7a94>
   11954:	add	r0, sp, #8
   11958:	movw	r4, #29004	; 0x714c
   1195c:	bl	19458 <_ZdlPv@@Base+0x254>
   11960:	ldrb	r2, [r6, #41]	; 0x29
   11964:	movt	r4, #2
   11968:	cmp	r2, #0
   1196c:	beq	119b0 <fputs@plt+0x8a88>
   11970:	mov	r1, #1
   11974:	movw	ip, #45912	; 0xb358
   11978:	cmp	r2, r1
   1197c:	movt	ip, #1
   11980:	mov	r2, r1
   11984:	ldr	r3, [r4]
   11988:	movw	r0, #42504	; 0xa608
   1198c:	movt	r0, #1
   11990:	movne	r0, ip
   11994:	bl	8e44 <fwrite@plt>
   11998:	movw	r0, #45928	; 0xb368
   1199c:	ldr	r3, [r4]
   119a0:	mov	r1, #1
   119a4:	movt	r0, #1
   119a8:	mov	r2, #2
   119ac:	bl	8e44 <fwrite@plt>
   119b0:	mov	r0, #39	; 0x27
   119b4:	ldr	r1, [r4]
   119b8:	bl	8e8c <fputc@plt>
   119bc:	cmp	r8, #0
   119c0:	movw	r3, #29004	; 0x714c
   119c4:	movt	r3, #2
   119c8:	beq	11ad0 <fputs@plt+0x8ba8>
   119cc:	ldr	r2, [r6, #28]
   119d0:	mov	r1, #1
   119d4:	movw	r3, #45500	; 0xb1bc
   119d8:	ldr	r0, [pc, #300]	; 11b0c <fputs@plt+0x8be4>
   119dc:	movt	r3, #1
   119e0:	add	r2, r2, #1
   119e4:	str	r2, [sp]
   119e8:	mov	r2, #14
   119ec:	bl	8ebc <__sprintf_chk@plt>
   119f0:	ldr	r1, [pc, #276]	; 11b0c <fputs@plt+0x8be4>
   119f4:	add	r0, sp, #8
   119f8:	bl	1936c <_ZdlPv@@Base+0x168>
   119fc:	ldr	r2, [pc, #260]	; 11b08 <fputs@plt+0x8be0>
   11a00:	movw	r0, #45944	; 0xb378
   11a04:	str	r5, [sp]
   11a08:	str	r5, [sp, #4]
   11a0c:	movt	r0, #1
   11a10:	mov	r3, r2
   11a14:	add	r1, sp, #8
   11a18:	bl	109bc <fputs@plt+0x7a94>
   11a1c:	add	r0, sp, #8
   11a20:	bl	19458 <_ZdlPv@@Base+0x254>
   11a24:	ldrb	r3, [r6, #40]	; 0x28
   11a28:	cmp	r3, #0
   11a2c:	beq	11a78 <fputs@plt+0x8b50>
   11a30:	ldrb	r0, [r6, #41]	; 0x29
   11a34:	mov	r1, #1
   11a38:	movw	r2, #42504	; 0xa608
   11a3c:	movw	r3, #45912	; 0xb358
   11a40:	cmp	r0, r1
   11a44:	movt	r2, #1
   11a48:	movt	r3, #1
   11a4c:	movne	r0, r2
   11a50:	mov	r2, r1
   11a54:	moveq	r0, r3
   11a58:	ldr	r3, [r4]
   11a5c:	bl	8e44 <fwrite@plt>
   11a60:	movw	r0, #45928	; 0xb368
   11a64:	mov	r1, #1
   11a68:	movt	r0, #1
   11a6c:	mov	r2, #2
   11a70:	ldr	r3, [r4]
   11a74:	bl	8e44 <fwrite@plt>
   11a78:	ldr	r3, [r4]
   11a7c:	movw	r0, #45972	; 0xb394
   11a80:	mov	r1, #1
   11a84:	movt	r0, #1
   11a88:	mov	r2, #5
   11a8c:	movw	r4, #29004	; 0x714c
   11a90:	bl	8e44 <fwrite@plt>
   11a94:	cmp	r8, #0
   11a98:	movt	r4, #2
   11a9c:	bne	11ab8 <fputs@plt+0x8b90>
   11aa0:	movw	r0, #45980	; 0xb39c
   11aa4:	ldr	r3, [r4]
   11aa8:	mov	r1, #1
   11aac:	movt	r0, #1
   11ab0:	mov	r2, #8
   11ab4:	bl	8e44 <fwrite@plt>
   11ab8:	ldr	r2, [sp, #20]
   11abc:	ldr	r3, [r7]
   11ac0:	cmp	r2, r3
   11ac4:	bne	11aec <fputs@plt+0x8bc4>
   11ac8:	add	sp, sp, #24
   11acc:	pop	{r4, r5, r6, r7, r8, pc}
   11ad0:	ldr	r3, [r3]
   11ad4:	movw	r0, #45932	; 0xb36c
   11ad8:	mov	r1, #1
   11adc:	mov	r2, #9
   11ae0:	movt	r0, #1
   11ae4:	bl	8e44 <fwrite@plt>
   11ae8:	b	119cc <fputs@plt+0x8aa4>
   11aec:	bl	8e74 <__stack_chk_fail@plt>
   11af0:	add	r0, sp, #8
   11af4:	bl	19458 <_ZdlPv@@Base+0x254>
   11af8:	bl	8db4 <__cxa_end_cleanup@plt>
   11afc:	add	r0, sp, #8
   11b00:	bl	19458 <_ZdlPv@@Base+0x254>
   11b04:	bl	8db4 <__cxa_end_cleanup@plt>
   11b08:	andeq	r9, r2, r4, lsl #5
   11b0c:	andeq	r9, r2, r4, ror #4
   11b10:	push	{r4, r5, r6, r7, r8, lr}
   11b14:	movw	r7, #28944	; 0x7110
   11b18:	movt	r7, #2
   11b1c:	sub	sp, sp, #24
   11b20:	subs	r8, r1, #0
   11b24:	mov	r6, r0
   11b28:	ldr	r3, [r7]
   11b2c:	str	r3, [sp, #20]
   11b30:	beq	11d9c <fputs@plt+0x8e74>
   11b34:	ldr	r2, [r6, #24]
   11b38:	mov	r1, #1
   11b3c:	ldr	r5, [pc, #676]	; 11de8 <fputs@plt+0x8ec0>
   11b40:	movw	r3, #45500	; 0xb1bc
   11b44:	movt	r3, #1
   11b48:	str	r2, [sp]
   11b4c:	sub	r0, r5, #32
   11b50:	mov	r2, #14
   11b54:	bl	8ebc <__sprintf_chk@plt>
   11b58:	sub	r1, r5, #32
   11b5c:	add	r0, sp, #8
   11b60:	bl	1936c <_ZdlPv@@Base+0x168>
   11b64:	movw	r0, #45916	; 0xb35c
   11b68:	add	r1, sp, #8
   11b6c:	str	r5, [sp]
   11b70:	mov	r2, r5
   11b74:	str	r5, [sp, #4]
   11b78:	mov	r3, r5
   11b7c:	movt	r0, #1
   11b80:	bl	109bc <fputs@plt+0x7a94>
   11b84:	add	r0, sp, #8
   11b88:	movw	r4, #29004	; 0x714c
   11b8c:	bl	19458 <_ZdlPv@@Base+0x254>
   11b90:	ldrb	r2, [r6, #41]	; 0x29
   11b94:	movt	r4, #2
   11b98:	cmp	r2, #0
   11b9c:	beq	11be0 <fputs@plt+0x8cb8>
   11ba0:	mov	r1, #1
   11ba4:	movw	ip, #45912	; 0xb358
   11ba8:	cmp	r2, r1
   11bac:	movt	ip, #1
   11bb0:	mov	r2, r1
   11bb4:	ldr	r3, [r4]
   11bb8:	movw	r0, #42504	; 0xa608
   11bbc:	movt	r0, #1
   11bc0:	movne	r0, ip
   11bc4:	bl	8e44 <fwrite@plt>
   11bc8:	movw	r0, #45928	; 0xb368
   11bcc:	ldr	r3, [r4]
   11bd0:	mov	r1, #1
   11bd4:	movt	r0, #1
   11bd8:	mov	r2, #2
   11bdc:	bl	8e44 <fwrite@plt>
   11be0:	ldr	r1, [r4]
   11be4:	mov	r0, #39	; 0x27
   11be8:	bl	8e8c <fputc@plt>
   11bec:	ldr	r2, [r6, #28]
   11bf0:	mov	r1, #1
   11bf4:	movw	r3, #45500	; 0xb1bc
   11bf8:	add	r2, r2, #1
   11bfc:	movt	r3, #1
   11c00:	str	r2, [sp]
   11c04:	mov	r2, #14
   11c08:	ldr	r0, [pc, #476]	; 11dec <fputs@plt+0x8ec4>
   11c0c:	bl	8ebc <__sprintf_chk@plt>
   11c10:	ldr	r1, [pc, #468]	; 11dec <fputs@plt+0x8ec4>
   11c14:	add	r0, sp, #8
   11c18:	bl	1936c <_ZdlPv@@Base+0x168>
   11c1c:	ldr	r2, [pc, #452]	; 11de8 <fputs@plt+0x8ec0>
   11c20:	movw	r0, #45992	; 0xb3a8
   11c24:	str	r5, [sp]
   11c28:	str	r5, [sp, #4]
   11c2c:	movt	r0, #1
   11c30:	mov	r3, r2
   11c34:	add	r1, sp, #8
   11c38:	bl	109bc <fputs@plt+0x7a94>
   11c3c:	add	r0, sp, #8
   11c40:	bl	19458 <_ZdlPv@@Base+0x254>
   11c44:	ldrb	r3, [r6, #40]	; 0x28
   11c48:	cmp	r3, #0
   11c4c:	bne	11d80 <fputs@plt+0x8e58>
   11c50:	mov	r1, #1
   11c54:	mov	r2, #3
   11c58:	ldr	r3, [r4]
   11c5c:	movw	r0, #49576	; 0xc1a8
   11c60:	movt	r0, #1
   11c64:	bl	8e44 <fwrite@plt>
   11c68:	ldr	r2, [r6, #24]
   11c6c:	mov	r1, #1
   11c70:	movw	r3, #45500	; 0xb1bc
   11c74:	ldr	r0, [pc, #368]	; 11dec <fputs@plt+0x8ec4>
   11c78:	movt	r3, #1
   11c7c:	str	r2, [sp]
   11c80:	mov	r2, #14
   11c84:	bl	8ebc <__sprintf_chk@plt>
   11c88:	ldr	r1, [pc, #348]	; 11dec <fputs@plt+0x8ec4>
   11c8c:	add	r0, sp, #8
   11c90:	bl	1936c <_ZdlPv@@Base+0x168>
   11c94:	ldr	r2, [pc, #332]	; 11de8 <fputs@plt+0x8ec0>
   11c98:	movw	r0, #46028	; 0xb3cc
   11c9c:	str	r5, [sp]
   11ca0:	str	r5, [sp, #4]
   11ca4:	movt	r0, #1
   11ca8:	mov	r3, r2
   11cac:	add	r1, sp, #8
   11cb0:	bl	109bc <fputs@plt+0x7a94>
   11cb4:	add	r0, sp, #8
   11cb8:	bl	19458 <_ZdlPv@@Base+0x254>
   11cbc:	ldrb	r3, [r6, #40]	; 0x28
   11cc0:	cmp	r3, #0
   11cc4:	beq	11d10 <fputs@plt+0x8de8>
   11cc8:	ldrb	r0, [r6, #41]	; 0x29
   11ccc:	mov	r1, #1
   11cd0:	movw	r2, #42504	; 0xa608
   11cd4:	movw	r3, #45912	; 0xb358
   11cd8:	cmp	r0, r1
   11cdc:	movt	r2, #1
   11ce0:	movt	r3, #1
   11ce4:	movne	r0, r2
   11ce8:	mov	r2, r1
   11cec:	moveq	r0, r3
   11cf0:	ldr	r3, [r4]
   11cf4:	bl	8e44 <fwrite@plt>
   11cf8:	movw	r0, #45928	; 0xb368
   11cfc:	mov	r1, #1
   11d00:	movt	r0, #1
   11d04:	mov	r2, #2
   11d08:	ldr	r3, [r4]
   11d0c:	bl	8e44 <fwrite@plt>
   11d10:	mov	r1, #1
   11d14:	mov	r2, #3
   11d18:	ldr	r3, [r4]
   11d1c:	movw	r0, #49576	; 0xc1a8
   11d20:	movt	r0, #1
   11d24:	movw	r5, #29004	; 0x714c
   11d28:	bl	8e44 <fwrite@plt>
   11d2c:	ldr	r3, [r4]
   11d30:	movw	r0, #46176	; 0xb460
   11d34:	mov	r1, #1
   11d38:	movt	r0, #1
   11d3c:	mov	r2, #10
   11d40:	bl	8e44 <fwrite@plt>
   11d44:	cmp	r8, #0
   11d48:	movt	r5, #2
   11d4c:	bne	11d68 <fputs@plt+0x8e40>
   11d50:	movw	r0, #45980	; 0xb39c
   11d54:	ldr	r3, [r5]
   11d58:	mov	r1, #1
   11d5c:	movt	r0, #1
   11d60:	mov	r2, #8
   11d64:	bl	8e44 <fwrite@plt>
   11d68:	ldr	r2, [sp, #20]
   11d6c:	ldr	r3, [r7]
   11d70:	cmp	r2, r3
   11d74:	bne	11dc0 <fputs@plt+0x8e98>
   11d78:	add	sp, sp, #24
   11d7c:	pop	{r4, r5, r6, r7, r8, pc}
   11d80:	movw	r0, #45556	; 0xb1f4
   11d84:	mov	r1, #1
   11d88:	mov	r2, #3
   11d8c:	ldr	r3, [r4]
   11d90:	movt	r0, #1
   11d94:	bl	8e44 <fwrite@plt>
   11d98:	b	11c50 <fputs@plt+0x8d28>
   11d9c:	movw	r4, #29004	; 0x714c
   11da0:	movt	r4, #2
   11da4:	movw	r0, #45932	; 0xb36c
   11da8:	mov	r1, #1
   11dac:	ldr	r3, [r4]
   11db0:	mov	r2, #9
   11db4:	movt	r0, #1
   11db8:	bl	8e44 <fwrite@plt>
   11dbc:	b	11b34 <fputs@plt+0x8c0c>
   11dc0:	bl	8e74 <__stack_chk_fail@plt>
   11dc4:	add	r0, sp, #8
   11dc8:	bl	19458 <_ZdlPv@@Base+0x254>
   11dcc:	bl	8db4 <__cxa_end_cleanup@plt>
   11dd0:	add	r0, sp, #8
   11dd4:	bl	19458 <_ZdlPv@@Base+0x254>
   11dd8:	bl	8db4 <__cxa_end_cleanup@plt>
   11ddc:	add	r0, sp, #8
   11de0:	bl	19458 <_ZdlPv@@Base+0x254>
   11de4:	bl	8db4 <__cxa_end_cleanup@plt>
   11de8:	andeq	r9, r2, r4, lsl #5
   11dec:	andeq	r9, r2, r4, ror #4
   11df0:	ldr	r3, [r0, #36]	; 0x24
   11df4:	push	{r4, r5, r6, r7, lr}
   11df8:	movw	r6, #28944	; 0x7110
   11dfc:	movt	r6, #2
   11e00:	ldrb	r3, [r3, #37]	; 0x25
   11e04:	sub	sp, sp, #28
   11e08:	mov	r5, r0
   11e0c:	ldr	r2, [r6]
   11e10:	cmp	r3, #0
   11e14:	mov	r7, r1
   11e18:	str	r2, [sp, #20]
   11e1c:	bne	11f50 <fputs@plt+0x9028>
   11e20:	cmp	r7, #0
   11e24:	beq	11f2c <fputs@plt+0x9004>
   11e28:	ldr	r2, [r5, #24]
   11e2c:	mov	r1, #1
   11e30:	ldr	r4, [pc, #344]	; 11f90 <fputs@plt+0x9068>
   11e34:	movw	r3, #45484	; 0xb1ac
   11e38:	movt	r3, #1
   11e3c:	str	r2, [sp]
   11e40:	sub	r0, r4, #64	; 0x40
   11e44:	mov	r2, #14
   11e48:	bl	8ebc <__sprintf_chk@plt>
   11e4c:	sub	r1, r4, #64	; 0x40
   11e50:	add	r0, sp, #8
   11e54:	bl	1936c <_ZdlPv@@Base+0x168>
   11e58:	movw	r0, #46060	; 0xb3ec
   11e5c:	add	r1, sp, #8
   11e60:	str	r4, [sp]
   11e64:	mov	r2, r4
   11e68:	str	r4, [sp, #4]
   11e6c:	mov	r3, r4
   11e70:	movt	r0, #1
   11e74:	bl	109bc <fputs@plt+0x7a94>
   11e78:	add	r0, sp, #8
   11e7c:	bl	19458 <_ZdlPv@@Base+0x254>
   11e80:	add	r0, sp, #8
   11e84:	ldr	r1, [r5, #24]
   11e88:	ldr	r2, [r5, #28]
   11e8c:	bl	f8d0 <fputs@plt+0x69a8>
   11e90:	movw	r0, #46076	; 0xb3fc
   11e94:	mov	r2, r4
   11e98:	str	r4, [sp]
   11e9c:	str	r4, [sp, #4]
   11ea0:	movt	r0, #1
   11ea4:	mov	r3, r4
   11ea8:	add	r1, sp, #8
   11eac:	bl	109bc <fputs@plt+0x7a94>
   11eb0:	add	r0, sp, #8
   11eb4:	bl	19458 <_ZdlPv@@Base+0x254>
   11eb8:	cmp	r7, #0
   11ebc:	beq	11f08 <fputs@plt+0x8fe0>
   11ec0:	ldr	r3, [r5, #36]	; 0x24
   11ec4:	ldrb	r3, [r3, #37]	; 0x25
   11ec8:	cmp	r3, #0
   11ecc:	beq	11ef0 <fputs@plt+0x8fc8>
   11ed0:	movw	r3, #29004	; 0x714c
   11ed4:	movt	r3, #2
   11ed8:	movw	r0, #45008	; 0xafd0
   11edc:	mov	r1, #1
   11ee0:	ldr	r3, [r3]
   11ee4:	movt	r0, #1
   11ee8:	mov	r2, #7
   11eec:	bl	8e44 <fwrite@plt>
   11ef0:	ldr	r2, [sp, #20]
   11ef4:	ldr	r3, [r6]
   11ef8:	cmp	r2, r3
   11efc:	bne	11f74 <fputs@plt+0x904c>
   11f00:	add	sp, sp, #28
   11f04:	pop	{r4, r5, r6, r7, pc}
   11f08:	movw	r3, #29004	; 0x714c
   11f0c:	movt	r3, #2
   11f10:	movw	r0, #45980	; 0xb39c
   11f14:	mov	r1, #1
   11f18:	ldr	r3, [r3]
   11f1c:	mov	r2, #8
   11f20:	movt	r0, #1
   11f24:	bl	8e44 <fwrite@plt>
   11f28:	b	11ec0 <fputs@plt+0x8f98>
   11f2c:	movw	r3, #29004	; 0x714c
   11f30:	movt	r3, #2
   11f34:	movw	r0, #45932	; 0xb36c
   11f38:	mov	r1, #1
   11f3c:	ldr	r3, [r3]
   11f40:	mov	r2, #9
   11f44:	movt	r0, #1
   11f48:	bl	8e44 <fwrite@plt>
   11f4c:	b	11e28 <fputs@plt+0x8f00>
   11f50:	movw	r3, #29004	; 0x714c
   11f54:	movt	r3, #2
   11f58:	movw	r0, #46048	; 0xb3e0
   11f5c:	mov	r1, #1
   11f60:	ldr	r3, [r3]
   11f64:	mov	r2, #8
   11f68:	movt	r0, #1
   11f6c:	bl	8e44 <fwrite@plt>
   11f70:	b	11e20 <fputs@plt+0x8ef8>
   11f74:	bl	8e74 <__stack_chk_fail@plt>
   11f78:	add	r0, sp, #8
   11f7c:	bl	19458 <_ZdlPv@@Base+0x254>
   11f80:	bl	8db4 <__cxa_end_cleanup@plt>
   11f84:	add	r0, sp, #8
   11f88:	bl	19458 <_ZdlPv@@Base+0x254>
   11f8c:	bl	8db4 <__cxa_end_cleanup@plt>
   11f90:	andeq	r9, r2, r4, lsl #5
   11f94:	ldr	r3, [r0, #36]	; 0x24
   11f98:	push	{r4, r5, r6, lr}
   11f9c:	movw	r5, #28944	; 0x7110
   11fa0:	movt	r5, #2
   11fa4:	ldrb	r3, [r3, #37]	; 0x25
   11fa8:	sub	sp, sp, #40	; 0x28
   11fac:	mov	r4, r0
   11fb0:	ldr	r2, [r5]
   11fb4:	cmp	r3, #0
   11fb8:	mov	r6, r1
   11fbc:	str	r2, [sp, #36]	; 0x24
   11fc0:	bne	120d4 <fputs@plt+0x91ac>
   11fc4:	cmp	r6, #0
   11fc8:	beq	120b0 <fputs@plt+0x9188>
   11fcc:	ldr	r1, [r4, #24]
   11fd0:	add	r0, sp, #12
   11fd4:	ldr	r2, [r4, #28]
   11fd8:	bl	f8d0 <fputs@plt+0x69a8>
   11fdc:	ldr	r2, [r4, #24]
   11fe0:	mov	r1, #1
   11fe4:	movw	r3, #45484	; 0xb1ac
   11fe8:	ldr	r0, [pc, #292]	; 12114 <fputs@plt+0x91ec>
   11fec:	movt	r3, #1
   11ff0:	str	r2, [sp]
   11ff4:	mov	r2, #14
   11ff8:	bl	8ebc <__sprintf_chk@plt>
   11ffc:	add	r0, sp, #24
   12000:	ldr	r1, [pc, #268]	; 12114 <fputs@plt+0x91ec>
   12004:	bl	1936c <_ZdlPv@@Base+0x168>
   12008:	ldr	ip, [pc, #264]	; 12118 <fputs@plt+0x91f0>
   1200c:	movw	r0, #46108	; 0xb41c
   12010:	add	r1, sp, #12
   12014:	movt	r0, #1
   12018:	add	r2, sp, #24
   1201c:	str	ip, [sp]
   12020:	mov	r3, ip
   12024:	str	ip, [sp, #4]
   12028:	bl	109bc <fputs@plt+0x7a94>
   1202c:	add	r0, sp, #24
   12030:	bl	19458 <_ZdlPv@@Base+0x254>
   12034:	add	r0, sp, #12
   12038:	bl	19458 <_ZdlPv@@Base+0x254>
   1203c:	cmp	r6, #0
   12040:	beq	1208c <fputs@plt+0x9164>
   12044:	ldr	r3, [r4, #36]	; 0x24
   12048:	ldrb	r3, [r3, #37]	; 0x25
   1204c:	cmp	r3, #0
   12050:	beq	12074 <fputs@plt+0x914c>
   12054:	movw	r3, #29004	; 0x714c
   12058:	movt	r3, #2
   1205c:	movw	r0, #45008	; 0xafd0
   12060:	mov	r1, #1
   12064:	ldr	r3, [r3]
   12068:	movt	r0, #1
   1206c:	mov	r2, #7
   12070:	bl	8e44 <fwrite@plt>
   12074:	ldr	r2, [sp, #36]	; 0x24
   12078:	ldr	r3, [r5]
   1207c:	cmp	r2, r3
   12080:	bne	120f8 <fputs@plt+0x91d0>
   12084:	add	sp, sp, #40	; 0x28
   12088:	pop	{r4, r5, r6, pc}
   1208c:	movw	r3, #29004	; 0x714c
   12090:	movt	r3, #2
   12094:	movw	r0, #45980	; 0xb39c
   12098:	mov	r1, #1
   1209c:	ldr	r3, [r3]
   120a0:	mov	r2, #8
   120a4:	movt	r0, #1
   120a8:	bl	8e44 <fwrite@plt>
   120ac:	b	12044 <fputs@plt+0x911c>
   120b0:	movw	r3, #29004	; 0x714c
   120b4:	movt	r3, #2
   120b8:	movw	r0, #45932	; 0xb36c
   120bc:	mov	r1, #1
   120c0:	ldr	r3, [r3]
   120c4:	mov	r2, #9
   120c8:	movt	r0, #1
   120cc:	bl	8e44 <fwrite@plt>
   120d0:	b	11fcc <fputs@plt+0x90a4>
   120d4:	movw	r3, #29004	; 0x714c
   120d8:	movt	r3, #2
   120dc:	movw	r0, #46048	; 0xb3e0
   120e0:	mov	r1, #1
   120e4:	ldr	r3, [r3]
   120e8:	mov	r2, #8
   120ec:	movt	r0, #1
   120f0:	bl	8e44 <fwrite@plt>
   120f4:	b	11fc4 <fputs@plt+0x909c>
   120f8:	bl	8e74 <__stack_chk_fail@plt>
   120fc:	add	r0, sp, #24
   12100:	bl	19458 <_ZdlPv@@Base+0x254>
   12104:	add	r0, sp, #12
   12108:	bl	19458 <_ZdlPv@@Base+0x254>
   1210c:	bl	8db4 <__cxa_end_cleanup@plt>
   12110:	b	12104 <fputs@plt+0x91dc>
   12114:	andeq	r9, r2, r4, asr #4
   12118:	andeq	r9, r2, r4, lsl #5
   1211c:	push	{r4, r5, r6, lr}
   12120:	movw	r5, #28944	; 0x7110
   12124:	movt	r5, #2
   12128:	ldr	r2, [r0, #12]
   1212c:	sub	sp, sp, #24
   12130:	mov	r4, r0
   12134:	ldr	r3, [r5]
   12138:	cmp	r2, #0
   1213c:	str	r3, [sp, #20]
   12140:	bne	12290 <fputs@plt+0x9368>
   12144:	ldrsh	r3, [r4, #2]
   12148:	cmp	r3, #0
   1214c:	bne	12218 <fputs@plt+0x92f0>
   12150:	ldrsh	r3, [r4, #6]
   12154:	cmp	r3, #0
   12158:	bne	121a0 <fputs@plt+0x9278>
   1215c:	ldr	r3, [r4, #24]
   12160:	cmp	r3, #0
   12164:	beq	12188 <fputs@plt+0x9260>
   12168:	ldr	r3, [pc, #400]	; 12300 <fputs@plt+0x93d8>
   1216c:	movw	r0, #45828	; 0xb304
   12170:	add	r1, r4, #20
   12174:	movt	r0, #1
   12178:	mov	r2, r3
   1217c:	str	r3, [sp]
   12180:	str	r3, [sp, #4]
   12184:	bl	109bc <fputs@plt+0x7a94>
   12188:	ldr	r2, [sp, #20]
   1218c:	ldr	r3, [r5]
   12190:	cmp	r2, r3
   12194:	bne	122e4 <fputs@plt+0x93bc>
   12198:	add	sp, sp, #24
   1219c:	pop	{r4, r5, r6, pc}
   121a0:	movw	r6, #29004	; 0x714c
   121a4:	movt	r6, #2
   121a8:	mov	r2, #4
   121ac:	movw	r0, #46204	; 0xb47c
   121b0:	ldr	r3, [r6]
   121b4:	mov	r1, #1
   121b8:	movt	r0, #1
   121bc:	bl	8e44 <fwrite@plt>
   121c0:	ldrh	r3, [r4, #4]
   121c4:	sxth	r2, r3
   121c8:	cmp	r2, #0
   121cc:	ble	122b4 <fputs@plt+0x938c>
   121d0:	ldr	r1, [r6]
   121d4:	mov	r0, #43	; 0x2b
   121d8:	bl	8eec <_IO_putc@plt>
   121dc:	add	r6, sp, #8
   121e0:	ldrsh	r1, [r4, #6]
   121e4:	mov	r0, r6
   121e8:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   121ec:	ldr	r3, [pc, #268]	; 12300 <fputs@plt+0x93d8>
   121f0:	movw	r0, #50004	; 0xc354
   121f4:	mov	r1, r6
   121f8:	movt	r0, #1
   121fc:	mov	r2, r3
   12200:	str	r3, [sp]
   12204:	str	r3, [sp, #4]
   12208:	bl	109bc <fputs@plt+0x7a94>
   1220c:	mov	r0, r6
   12210:	bl	19458 <_ZdlPv@@Base+0x254>
   12214:	b	1215c <fputs@plt+0x9234>
   12218:	movw	r6, #29004	; 0x714c
   1221c:	movt	r6, #2
   12220:	mov	r2, #4
   12224:	movw	r0, #46196	; 0xb474
   12228:	ldr	r3, [r6]
   1222c:	mov	r1, #1
   12230:	movt	r0, #1
   12234:	bl	8e44 <fwrite@plt>
   12238:	ldrh	r3, [r4]
   1223c:	sxth	r2, r3
   12240:	cmp	r2, #0
   12244:	ble	122cc <fputs@plt+0x93a4>
   12248:	ldr	r1, [r6]
   1224c:	mov	r0, #43	; 0x2b
   12250:	bl	8eec <_IO_putc@plt>
   12254:	add	r6, sp, #8
   12258:	ldrsh	r1, [r4, #2]
   1225c:	mov	r0, r6
   12260:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   12264:	ldr	r3, [pc, #148]	; 12300 <fputs@plt+0x93d8>
   12268:	movw	r0, #50004	; 0xc354
   1226c:	mov	r1, r6
   12270:	movt	r0, #1
   12274:	mov	r2, r3
   12278:	str	r3, [sp]
   1227c:	str	r3, [sp, #4]
   12280:	bl	109bc <fputs@plt+0x7a94>
   12284:	mov	r0, r6
   12288:	bl	19458 <_ZdlPv@@Base+0x254>
   1228c:	b	12150 <fputs@plt+0x9228>
   12290:	ldr	r3, [pc, #104]	; 12300 <fputs@plt+0x93d8>
   12294:	movw	r0, #46188	; 0xb46c
   12298:	add	r1, r4, #8
   1229c:	movt	r0, #1
   122a0:	mov	r2, r3
   122a4:	str	r3, [sp]
   122a8:	str	r3, [sp, #4]
   122ac:	bl	109bc <fputs@plt+0x7a94>
   122b0:	b	12144 <fputs@plt+0x921c>
   122b4:	cmp	r3, #0
   122b8:	beq	121dc <fputs@plt+0x92b4>
   122bc:	ldr	r1, [r6]
   122c0:	mov	r0, #45	; 0x2d
   122c4:	bl	8eec <_IO_putc@plt>
   122c8:	b	121dc <fputs@plt+0x92b4>
   122cc:	cmp	r3, #0
   122d0:	beq	12254 <fputs@plt+0x932c>
   122d4:	ldr	r1, [r6]
   122d8:	mov	r0, #45	; 0x2d
   122dc:	bl	8eec <_IO_putc@plt>
   122e0:	b	12254 <fputs@plt+0x932c>
   122e4:	bl	8e74 <__stack_chk_fail@plt>
   122e8:	mov	r0, r6
   122ec:	bl	19458 <_ZdlPv@@Base+0x254>
   122f0:	bl	8db4 <__cxa_end_cleanup@plt>
   122f4:	mov	r0, r6
   122f8:	bl	19458 <_ZdlPv@@Base+0x254>
   122fc:	bl	8db4 <__cxa_end_cleanup@plt>
   12300:	andeq	r9, r2, r4, lsl #5
   12304:	push	{r4, r5, r6, lr}
   12308:	movw	r4, #28944	; 0x7110
   1230c:	movt	r4, #2
   12310:	ldr	r2, [r0, #12]
   12314:	sub	sp, sp, #24
   12318:	mov	r5, r0
   1231c:	ldr	r3, [r4]
   12320:	cmp	r2, #0
   12324:	str	r3, [sp, #20]
   12328:	bne	123f0 <fputs@plt+0x94c8>
   1232c:	ldrsh	r3, [r5, #2]
   12330:	cmp	r3, #0
   12334:	bne	1237c <fputs@plt+0x9454>
   12338:	ldrb	r3, [r5, #37]	; 0x25
   1233c:	cmp	r3, #0
   12340:	beq	12364 <fputs@plt+0x943c>
   12344:	movw	r3, #29004	; 0x714c
   12348:	movt	r3, #2
   1234c:	movw	r0, #46048	; 0xb3e0
   12350:	mov	r1, #1
   12354:	ldr	r3, [r3]
   12358:	movt	r0, #1
   1235c:	mov	r2, #8
   12360:	bl	8e44 <fwrite@plt>
   12364:	ldr	r2, [sp, #20]
   12368:	ldr	r3, [r4]
   1236c:	cmp	r2, r3
   12370:	bne	1242c <fputs@plt+0x9504>
   12374:	add	sp, sp, #24
   12378:	pop	{r4, r5, r6, pc}
   1237c:	movw	r6, #29004	; 0x714c
   12380:	movt	r6, #2
   12384:	mov	r2, #3
   12388:	movw	r0, #46220	; 0xb48c
   1238c:	ldr	r3, [r6]
   12390:	mov	r1, #1
   12394:	movt	r0, #1
   12398:	bl	8e44 <fwrite@plt>
   1239c:	ldrh	r3, [r5]
   123a0:	sxth	r2, r3
   123a4:	cmp	r2, #0
   123a8:	ble	12414 <fputs@plt+0x94ec>
   123ac:	ldr	r1, [r6]
   123b0:	mov	r0, #43	; 0x2b
   123b4:	bl	8eec <_IO_putc@plt>
   123b8:	ldrsh	r1, [r5, #2]
   123bc:	add	r0, sp, #8
   123c0:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   123c4:	ldr	r3, [pc, #112]	; 1243c <fputs@plt+0x9514>
   123c8:	movw	r0, #48656	; 0xbe10
   123cc:	add	r1, sp, #8
   123d0:	movt	r0, #1
   123d4:	mov	r2, r3
   123d8:	str	r3, [sp]
   123dc:	str	r3, [sp, #4]
   123e0:	bl	109bc <fputs@plt+0x7a94>
   123e4:	add	r0, sp, #8
   123e8:	bl	19458 <_ZdlPv@@Base+0x254>
   123ec:	b	12338 <fputs@plt+0x9410>
   123f0:	ldr	r3, [pc, #68]	; 1243c <fputs@plt+0x9514>
   123f4:	movw	r0, #46212	; 0xb484
   123f8:	add	r1, r5, #8
   123fc:	movt	r0, #1
   12400:	mov	r2, r3
   12404:	str	r3, [sp]
   12408:	str	r3, [sp, #4]
   1240c:	bl	109bc <fputs@plt+0x7a94>
   12410:	b	1232c <fputs@plt+0x9404>
   12414:	cmp	r3, #0
   12418:	beq	123b8 <fputs@plt+0x9490>
   1241c:	ldr	r1, [r6]
   12420:	mov	r0, #45	; 0x2d
   12424:	bl	8eec <_IO_putc@plt>
   12428:	b	123b8 <fputs@plt+0x9490>
   1242c:	bl	8e74 <__stack_chk_fail@plt>
   12430:	add	r0, sp, #8
   12434:	bl	19458 <_ZdlPv@@Base+0x254>
   12438:	bl	8db4 <__cxa_end_cleanup@plt>
   1243c:	andeq	r9, r2, r4, lsl #5
   12440:	push	{r4, lr}
   12444:	mov	r4, r0
   12448:	ldr	r0, [r0, #36]	; 0x24
   1244c:	bl	12304 <fputs@plt+0x93dc>
   12450:	movw	r3, #29004	; 0x714c
   12454:	movt	r3, #2
   12458:	ldr	r0, [r4, #40]	; 0x28
   1245c:	ldr	r1, [r3]
   12460:	bl	8f28 <fputs@plt>
   12464:	ldr	r0, [r4, #36]	; 0x24
   12468:	pop	{r4, lr}
   1246c:	b	e084 <fputs@plt+0x515c>
   12470:	push	{r4, r5, lr}
   12474:	movw	r4, #28944	; 0x7110
   12478:	movt	r4, #2
   1247c:	ldr	r2, [r0, #24]
   12480:	sub	sp, sp, #28
   12484:	mov	r1, #1
   12488:	ldr	ip, [r4]
   1248c:	mov	r5, r0
   12490:	str	r2, [sp]
   12494:	movw	r3, #45484	; 0xb1ac
   12498:	mov	r2, #14
   1249c:	movt	r3, #1
   124a0:	ldr	r0, [pc, #104]	; 12510 <fputs@plt+0x95e8>
   124a4:	str	ip, [sp, #20]
   124a8:	bl	8ebc <__sprintf_chk@plt>
   124ac:	ldr	r1, [pc, #92]	; 12510 <fputs@plt+0x95e8>
   124b0:	add	r0, sp, #8
   124b4:	bl	1936c <_ZdlPv@@Base+0x168>
   124b8:	ldr	r3, [pc, #84]	; 12514 <fputs@plt+0x95ec>
   124bc:	movw	r0, #46060	; 0xb3ec
   124c0:	add	r1, sp, #8
   124c4:	movt	r0, #1
   124c8:	mov	r2, r3
   124cc:	str	r3, [sp]
   124d0:	str	r3, [sp, #4]
   124d4:	bl	109bc <fputs@plt+0x7a94>
   124d8:	add	r0, sp, #8
   124dc:	bl	19458 <_ZdlPv@@Base+0x254>
   124e0:	mov	r0, r5
   124e4:	bl	12440 <fputs@plt+0x9518>
   124e8:	ldr	r2, [sp, #20]
   124ec:	ldr	r3, [r4]
   124f0:	cmp	r2, r3
   124f4:	bne	12500 <fputs@plt+0x95d8>
   124f8:	add	sp, sp, #28
   124fc:	pop	{r4, r5, pc}
   12500:	bl	8e74 <__stack_chk_fail@plt>
   12504:	add	r0, sp, #8
   12508:	bl	19458 <_ZdlPv@@Base+0x254>
   1250c:	bl	8db4 <__cxa_end_cleanup@plt>
   12510:	andeq	r9, r2, r4, asr #4
   12514:	andeq	r9, r2, r4, lsl #5
   12518:	push	{r4, r5, r6, lr}
   1251c:	movw	r4, #28944	; 0x7110
   12520:	movt	r4, #2
   12524:	ldr	r2, [r0, #24]
   12528:	sub	sp, sp, #24
   1252c:	mov	r1, #1
   12530:	ldr	ip, [r4]
   12534:	mov	r6, r0
   12538:	str	r2, [sp]
   1253c:	movw	r3, #45484	; 0xb1ac
   12540:	mov	r2, #14
   12544:	movt	r3, #1
   12548:	ldr	r0, [pc, #148]	; 125e4 <fputs@plt+0x96bc>
   1254c:	str	ip, [sp, #20]
   12550:	bl	8ebc <__sprintf_chk@plt>
   12554:	ldr	r1, [pc, #136]	; 125e4 <fputs@plt+0x96bc>
   12558:	add	r0, sp, #8
   1255c:	bl	1936c <_ZdlPv@@Base+0x168>
   12560:	ldr	r3, [pc, #128]	; 125e8 <fputs@plt+0x96c0>
   12564:	movw	r0, #46060	; 0xb3ec
   12568:	add	r1, sp, #8
   1256c:	movt	r0, #1
   12570:	mov	r2, r3
   12574:	str	r3, [sp]
   12578:	str	r3, [sp, #4]
   1257c:	bl	109bc <fputs@plt+0x7a94>
   12580:	movw	r5, #29004	; 0x714c
   12584:	movt	r5, #2
   12588:	add	r0, sp, #8
   1258c:	bl	19458 <_ZdlPv@@Base+0x254>
   12590:	ldr	r3, [r5]
   12594:	mov	r2, #2
   12598:	mov	r1, #1
   1259c:	movw	r0, #46224	; 0xb490
   125a0:	movt	r0, #1
   125a4:	bl	8e44 <fwrite@plt>
   125a8:	mov	r0, r6
   125ac:	bl	12440 <fputs@plt+0x9518>
   125b0:	ldr	r1, [r5]
   125b4:	mov	r0, #2
   125b8:	bl	8e8c <fputc@plt>
   125bc:	ldr	r2, [sp, #20]
   125c0:	ldr	r3, [r4]
   125c4:	cmp	r2, r3
   125c8:	bne	125d4 <fputs@plt+0x96ac>
   125cc:	add	sp, sp, #24
   125d0:	pop	{r4, r5, r6, pc}
   125d4:	bl	8e74 <__stack_chk_fail@plt>
   125d8:	add	r0, sp, #8
   125dc:	bl	19458 <_ZdlPv@@Base+0x254>
   125e0:	bl	8db4 <__cxa_end_cleanup@plt>
   125e4:	andeq	r9, r2, r4, asr #4
   125e8:	andeq	r9, r2, r4, lsl #5
   125ec:	push	{r4, r5, r6, lr}
   125f0:	movw	r4, #28944	; 0x7110
   125f4:	movt	r4, #2
   125f8:	ldr	r2, [r0, #24]
   125fc:	sub	sp, sp, #24
   12600:	mov	r1, #1
   12604:	ldr	ip, [r4]
   12608:	mov	r6, r0
   1260c:	str	r2, [sp]
   12610:	movw	r3, #45484	; 0xb1ac
   12614:	mov	r2, #14
   12618:	movt	r3, #1
   1261c:	ldr	r0, [pc, #160]	; 126c4 <fputs@plt+0x979c>
   12620:	str	ip, [sp, #20]
   12624:	bl	8ebc <__sprintf_chk@plt>
   12628:	ldr	r1, [pc, #148]	; 126c4 <fputs@plt+0x979c>
   1262c:	add	r0, sp, #8
   12630:	bl	1936c <_ZdlPv@@Base+0x168>
   12634:	ldr	r3, [pc, #140]	; 126c8 <fputs@plt+0x97a0>
   12638:	movw	r0, #46060	; 0xb3ec
   1263c:	add	r1, sp, #8
   12640:	movt	r0, #1
   12644:	mov	r2, r3
   12648:	str	r3, [sp]
   1264c:	str	r3, [sp, #4]
   12650:	bl	109bc <fputs@plt+0x7a94>
   12654:	movw	r5, #29004	; 0x714c
   12658:	movt	r5, #2
   1265c:	add	r0, sp, #8
   12660:	bl	19458 <_ZdlPv@@Base+0x254>
   12664:	ldr	r3, [r5]
   12668:	mov	r1, #1
   1266c:	mov	r2, #2
   12670:	movw	r0, #46224	; 0xb490
   12674:	movt	r0, #1
   12678:	bl	8e44 <fwrite@plt>
   1267c:	mov	r0, r6
   12680:	bl	12440 <fputs@plt+0x9518>
   12684:	ldr	r3, [r5]
   12688:	mov	r2, #2
   1268c:	movw	r0, #46228	; 0xb494
   12690:	mov	r1, #1
   12694:	movt	r0, #1
   12698:	bl	8e44 <fwrite@plt>
   1269c:	ldr	r2, [sp, #20]
   126a0:	ldr	r3, [r4]
   126a4:	cmp	r2, r3
   126a8:	bne	126b4 <fputs@plt+0x978c>
   126ac:	add	sp, sp, #24
   126b0:	pop	{r4, r5, r6, pc}
   126b4:	bl	8e74 <__stack_chk_fail@plt>
   126b8:	add	r0, sp, #8
   126bc:	bl	19458 <_ZdlPv@@Base+0x254>
   126c0:	bl	8db4 <__cxa_end_cleanup@plt>
   126c4:	andeq	r9, r2, r4, asr #4
   126c8:	andeq	r9, r2, r4, lsl #5
   126cc:	push	{r4, r5, r6, r7, lr}
   126d0:	movw	r5, #28944	; 0x7110
   126d4:	movt	r5, #2
   126d8:	sub	sp, sp, #76	; 0x4c
   126dc:	mov	r4, r0
   126e0:	ldr	r1, [r0, #24]
   126e4:	ldr	r3, [r5]
   126e8:	add	r0, sp, #8
   126ec:	ldr	r2, [r4, #28]
   126f0:	str	r3, [sp, #68]	; 0x44
   126f4:	bl	f8d0 <fputs@plt+0x69a8>
   126f8:	ldr	r1, [r4, #24]
   126fc:	add	r0, sp, #20
   12700:	ldr	r2, [r4, #28]
   12704:	bl	f948 <fputs@plt+0x6a20>
   12708:	ldr	r1, [r4, #24]
   1270c:	add	r0, sp, #32
   12710:	ldr	r2, [r4, #28]
   12714:	bl	f9c0 <fputs@plt+0x6a98>
   12718:	ldr	r2, [r4, #24]
   1271c:	add	r6, sp, #44	; 0x2c
   12720:	mov	r1, #1
   12724:	movw	r3, #45484	; 0xb1ac
   12728:	ldr	r0, [pc, #256]	; 12830 <fputs@plt+0x9908>
   1272c:	movt	r3, #1
   12730:	str	r2, [sp]
   12734:	mov	r2, #14
   12738:	bl	8ebc <__sprintf_chk@plt>
   1273c:	mov	r0, r6
   12740:	ldr	r1, [pc, #232]	; 12830 <fputs@plt+0x9908>
   12744:	bl	1936c <_ZdlPv@@Base+0x168>
   12748:	ldr	r1, [r4, #16]
   1274c:	add	r7, sp, #56	; 0x38
   12750:	ldr	r2, [r4, #24]
   12754:	movw	r0, #37220	; 0x9164
   12758:	movw	r3, #45396	; 0xb154
   1275c:	movt	r0, #2
   12760:	str	r1, [sp]
   12764:	movt	r3, #1
   12768:	str	r2, [sp, #4]
   1276c:	mov	r1, #1
   12770:	mov	r2, #26
   12774:	bl	8ebc <__sprintf_chk@plt>
   12778:	movw	r1, #37220	; 0x9164
   1277c:	mov	r0, r7
   12780:	movt	r1, #2
   12784:	bl	1936c <_ZdlPv@@Base+0x168>
   12788:	movw	r0, #46232	; 0xb498
   1278c:	str	r6, [sp]
   12790:	str	r7, [sp, #4]
   12794:	movt	r0, #1
   12798:	add	r1, sp, #8
   1279c:	add	r2, sp, #20
   127a0:	add	r3, sp, #32
   127a4:	bl	109bc <fputs@plt+0x7a94>
   127a8:	mov	r0, r7
   127ac:	bl	19458 <_ZdlPv@@Base+0x254>
   127b0:	mov	r0, r6
   127b4:	bl	19458 <_ZdlPv@@Base+0x254>
   127b8:	add	r0, sp, #32
   127bc:	bl	19458 <_ZdlPv@@Base+0x254>
   127c0:	add	r0, sp, #20
   127c4:	bl	19458 <_ZdlPv@@Base+0x254>
   127c8:	add	r0, sp, #8
   127cc:	bl	19458 <_ZdlPv@@Base+0x254>
   127d0:	mov	r0, r4
   127d4:	bl	12440 <fputs@plt+0x9518>
   127d8:	ldr	r2, [sp, #68]	; 0x44
   127dc:	ldr	r3, [r5]
   127e0:	cmp	r2, r3
   127e4:	bne	127f0 <fputs@plt+0x98c8>
   127e8:	add	sp, sp, #76	; 0x4c
   127ec:	pop	{r4, r5, r6, r7, pc}
   127f0:	bl	8e74 <__stack_chk_fail@plt>
   127f4:	mov	r0, r7
   127f8:	bl	19458 <_ZdlPv@@Base+0x254>
   127fc:	mov	r0, r6
   12800:	bl	19458 <_ZdlPv@@Base+0x254>
   12804:	add	r0, sp, #32
   12808:	bl	19458 <_ZdlPv@@Base+0x254>
   1280c:	add	r0, sp, #20
   12810:	bl	19458 <_ZdlPv@@Base+0x254>
   12814:	add	r0, sp, #8
   12818:	bl	19458 <_ZdlPv@@Base+0x254>
   1281c:	bl	8db4 <__cxa_end_cleanup@plt>
   12820:	b	127fc <fputs@plt+0x98d4>
   12824:	b	12804 <fputs@plt+0x98dc>
   12828:	b	1280c <fputs@plt+0x98e4>
   1282c:	b	12814 <fputs@plt+0x98ec>
   12830:	andeq	r9, r2, r4, asr #4
   12834:	push	{r4, r5, r6, lr}
   12838:	movw	r6, #28944	; 0x7110
   1283c:	movt	r6, #2
   12840:	ldr	r2, [r0, #24]
   12844:	sub	sp, sp, #40	; 0x28
   12848:	ldr	r5, [pc, #240]	; 12940 <fputs@plt+0x9a18>
   1284c:	ldr	ip, [r6]
   12850:	mov	r1, #1
   12854:	str	r2, [sp]
   12858:	mov	r4, r0
   1285c:	mov	r2, #14
   12860:	movw	r3, #45484	; 0xb1ac
   12864:	sub	r0, r5, #64	; 0x40
   12868:	movt	r3, #1
   1286c:	str	ip, [sp, #36]	; 0x24
   12870:	bl	8ebc <__sprintf_chk@plt>
   12874:	sub	r1, r5, #64	; 0x40
   12878:	add	r0, sp, #24
   1287c:	bl	1936c <_ZdlPv@@Base+0x168>
   12880:	movw	r0, #46060	; 0xb3ec
   12884:	add	r1, sp, #24
   12888:	str	r5, [sp]
   1288c:	mov	r2, r5
   12890:	str	r5, [sp, #4]
   12894:	mov	r3, r5
   12898:	movt	r0, #1
   1289c:	bl	109bc <fputs@plt+0x7a94>
   128a0:	add	r0, sp, #24
   128a4:	bl	19458 <_ZdlPv@@Base+0x254>
   128a8:	ldr	r1, [r4, #24]
   128ac:	add	r0, sp, #12
   128b0:	ldr	r2, [r4, #28]
   128b4:	bl	f8d0 <fputs@plt+0x69a8>
   128b8:	add	r0, sp, #24
   128bc:	ldr	r1, [r4, #24]
   128c0:	ldr	r2, [r4, #28]
   128c4:	bl	fa38 <fputs@plt+0x6b10>
   128c8:	movw	r0, #46292	; 0xb4d4
   128cc:	str	r5, [sp]
   128d0:	str	r5, [sp, #4]
   128d4:	movt	r0, #1
   128d8:	add	r1, sp, #12
   128dc:	add	r2, sp, #24
   128e0:	mov	r3, r5
   128e4:	bl	109bc <fputs@plt+0x7a94>
   128e8:	add	r0, sp, #24
   128ec:	bl	19458 <_ZdlPv@@Base+0x254>
   128f0:	add	r0, sp, #12
   128f4:	bl	19458 <_ZdlPv@@Base+0x254>
   128f8:	mov	r0, r4
   128fc:	bl	12440 <fputs@plt+0x9518>
   12900:	ldr	r2, [sp, #36]	; 0x24
   12904:	ldr	r3, [r6]
   12908:	cmp	r2, r3
   1290c:	bne	12918 <fputs@plt+0x99f0>
   12910:	add	sp, sp, #40	; 0x28
   12914:	pop	{r4, r5, r6, pc}
   12918:	bl	8e74 <__stack_chk_fail@plt>
   1291c:	add	r0, sp, #24
   12920:	bl	19458 <_ZdlPv@@Base+0x254>
   12924:	add	r0, sp, #12
   12928:	bl	19458 <_ZdlPv@@Base+0x254>
   1292c:	bl	8db4 <__cxa_end_cleanup@plt>
   12930:	b	12924 <fputs@plt+0x99fc>
   12934:	add	r0, sp, #24
   12938:	bl	19458 <_ZdlPv@@Base+0x254>
   1293c:	bl	8db4 <__cxa_end_cleanup@plt>
   12940:	andeq	r9, r2, r4, lsl #5
   12944:	push	{r4, r5, r6, lr}
   12948:	movw	r6, #28944	; 0x7110
   1294c:	movt	r6, #2
   12950:	ldr	r2, [r0, #24]
   12954:	sub	sp, sp, #24
   12958:	ldr	r5, [pc, #256]	; 12a60 <fputs@plt+0x9b38>
   1295c:	ldr	ip, [r6]
   12960:	mov	r1, #1
   12964:	str	r2, [sp]
   12968:	mov	r4, r0
   1296c:	mov	r2, #14
   12970:	movw	r3, #45484	; 0xb1ac
   12974:	sub	r0, r5, #64	; 0x40
   12978:	movt	r3, #1
   1297c:	str	ip, [sp, #20]
   12980:	bl	8ebc <__sprintf_chk@plt>
   12984:	sub	r1, r5, #64	; 0x40
   12988:	add	r0, sp, #8
   1298c:	bl	1936c <_ZdlPv@@Base+0x168>
   12990:	movw	r0, #46060	; 0xb3ec
   12994:	add	r1, sp, #8
   12998:	str	r5, [sp]
   1299c:	mov	r2, r5
   129a0:	str	r5, [sp, #4]
   129a4:	mov	r3, r5
   129a8:	movt	r0, #1
   129ac:	bl	109bc <fputs@plt+0x7a94>
   129b0:	add	r0, sp, #8
   129b4:	bl	19458 <_ZdlPv@@Base+0x254>
   129b8:	ldr	r0, [r4, #36]	; 0x24
   129bc:	bl	12304 <fputs@plt+0x93dc>
   129c0:	add	r0, sp, #8
   129c4:	ldr	r1, [r4, #24]
   129c8:	ldr	r2, [r4, #28]
   129cc:	bl	f8d0 <fputs@plt+0x69a8>
   129d0:	movw	r0, #46316	; 0xb4ec
   129d4:	mov	r2, r5
   129d8:	str	r5, [sp]
   129dc:	str	r5, [sp, #4]
   129e0:	movt	r0, #1
   129e4:	mov	r3, r5
   129e8:	add	r1, sp, #8
   129ec:	bl	109bc <fputs@plt+0x7a94>
   129f0:	movw	r5, #29004	; 0x714c
   129f4:	movt	r5, #2
   129f8:	add	r0, sp, #8
   129fc:	bl	19458 <_ZdlPv@@Base+0x254>
   12a00:	ldr	r1, [r5]
   12a04:	ldr	r0, [r4, #40]	; 0x28
   12a08:	bl	8f28 <fputs@plt>
   12a0c:	ldr	r3, [r5]
   12a10:	mov	r2, #6
   12a14:	mov	r1, #1
   12a18:	movw	r0, #46336	; 0xb500
   12a1c:	movt	r0, #1
   12a20:	bl	8e44 <fwrite@plt>
   12a24:	ldr	r0, [r4, #36]	; 0x24
   12a28:	bl	e084 <fputs@plt+0x515c>
   12a2c:	ldr	r2, [sp, #20]
   12a30:	ldr	r3, [r6]
   12a34:	cmp	r2, r3
   12a38:	bne	12a44 <fputs@plt+0x9b1c>
   12a3c:	add	sp, sp, #24
   12a40:	pop	{r4, r5, r6, pc}
   12a44:	bl	8e74 <__stack_chk_fail@plt>
   12a48:	add	r0, sp, #8
   12a4c:	bl	19458 <_ZdlPv@@Base+0x254>
   12a50:	bl	8db4 <__cxa_end_cleanup@plt>
   12a54:	add	r0, sp, #8
   12a58:	bl	19458 <_ZdlPv@@Base+0x254>
   12a5c:	bl	8db4 <__cxa_end_cleanup@plt>
   12a60:	andeq	r9, r2, r4, lsl #5
   12a64:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12a68:	movw	sl, #28944	; 0x7110
   12a6c:	movt	sl, #2
   12a70:	ldr	r5, [pc, #892]	; 12df4 <fputs@plt+0x9ecc>
   12a74:	sub	sp, sp, #64	; 0x40
   12a78:	mov	r4, r0
   12a7c:	ldr	r3, [sl]
   12a80:	add	r0, sp, #48	; 0x30
   12a84:	mov	r6, r1
   12a88:	ldr	r1, [r4, #4]
   12a8c:	str	r3, [sp, #60]	; 0x3c
   12a90:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   12a94:	movw	r0, #46344	; 0xb508
   12a98:	add	r1, sp, #48	; 0x30
   12a9c:	str	r5, [sp]
   12aa0:	mov	r2, r5
   12aa4:	str	r5, [sp, #4]
   12aa8:	mov	r3, r5
   12aac:	movt	r0, #1
   12ab0:	bl	109bc <fputs@plt+0x7a94>
   12ab4:	add	r0, sp, #48	; 0x30
   12ab8:	bl	19458 <_ZdlPv@@Base+0x254>
   12abc:	ldr	r3, [r6]
   12ac0:	ldr	r1, [r4, #8]
   12ac4:	sub	r3, r3, #1
   12ac8:	cmp	r1, r3
   12acc:	beq	12b00 <fputs@plt+0x9bd8>
   12ad0:	add	r0, sp, #48	; 0x30
   12ad4:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   12ad8:	movw	r0, #46364	; 0xb51c
   12adc:	mov	r2, r5
   12ae0:	str	r5, [sp]
   12ae4:	str	r5, [sp, #4]
   12ae8:	movt	r0, #1
   12aec:	mov	r3, r5
   12af0:	add	r1, sp, #48	; 0x30
   12af4:	bl	109bc <fputs@plt+0x7a94>
   12af8:	add	r0, sp, #48	; 0x30
   12afc:	bl	19458 <_ZdlPv@@Base+0x254>
   12b00:	movw	r6, #29004	; 0x714c
   12b04:	movt	r6, #2
   12b08:	mov	r2, #3
   12b0c:	mov	r1, #1
   12b10:	ldr	r3, [r6]
   12b14:	movw	r0, #46380	; 0xb52c
   12b18:	movt	r0, #1
   12b1c:	bl	8e44 <fwrite@plt>
   12b20:	add	r0, sp, #36	; 0x24
   12b24:	ldr	r1, [r4, #4]
   12b28:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   12b2c:	ldr	r2, [r4, #4]
   12b30:	mov	r1, #1
   12b34:	movw	r3, #45508	; 0xb1c4
   12b38:	ldr	r0, [pc, #696]	; 12df8 <fputs@plt+0x9ed0>
   12b3c:	movt	r3, #1
   12b40:	str	r2, [sp]
   12b44:	mov	r2, #14
   12b48:	bl	8ebc <__sprintf_chk@plt>
   12b4c:	add	r0, sp, #48	; 0x30
   12b50:	ldr	r1, [pc, #672]	; 12df8 <fputs@plt+0x9ed0>
   12b54:	bl	1936c <_ZdlPv@@Base+0x168>
   12b58:	movw	r0, #46384	; 0xb530
   12b5c:	str	r5, [sp]
   12b60:	str	r5, [sp, #4]
   12b64:	movt	r0, #1
   12b68:	add	r1, sp, #36	; 0x24
   12b6c:	add	r2, sp, #48	; 0x30
   12b70:	ldr	r3, [pc, #636]	; 12df4 <fputs@plt+0x9ecc>
   12b74:	bl	109bc <fputs@plt+0x7a94>
   12b78:	add	r0, sp, #48	; 0x30
   12b7c:	bl	19458 <_ZdlPv@@Base+0x254>
   12b80:	add	r0, sp, #36	; 0x24
   12b84:	bl	19458 <_ZdlPv@@Base+0x254>
   12b88:	ldrb	r2, [r4, #16]
   12b8c:	cmp	r2, #0
   12b90:	beq	12d78 <fputs@plt+0x9e50>
   12b94:	movw	r7, #45556	; 0xb1f4
   12b98:	movw	r3, #45560	; 0xb1f8
   12b9c:	movt	r7, #1
   12ba0:	movt	r3, #1
   12ba4:	mov	r2, #0
   12ba8:	str	r7, [sp, #12]
   12bac:	str	r3, [sp, #16]
   12bb0:	str	r2, [sp, #20]
   12bb4:	add	r9, sp, #12
   12bb8:	b	12cdc <fputs@plt+0x9db4>
   12bbc:	ldr	r1, [r6]
   12bc0:	mov	r0, #39	; 0x27
   12bc4:	bl	8e8c <fputc@plt>
   12bc8:	ldr	r2, [r4, #12]
   12bcc:	mov	r1, #1
   12bd0:	movw	r3, #45500	; 0xb1bc
   12bd4:	ldr	r0, [pc, #544]	; 12dfc <fputs@plt+0x9ed4>
   12bd8:	movt	r3, #1
   12bdc:	str	r2, [sp]
   12be0:	mov	r2, #14
   12be4:	bl	8ebc <__sprintf_chk@plt>
   12be8:	ldr	r1, [pc, #524]	; 12dfc <fputs@plt+0x9ed4>
   12bec:	add	r0, sp, #24
   12bf0:	bl	1936c <_ZdlPv@@Base+0x168>
   12bf4:	ldr	r2, [r4, #4]
   12bf8:	mov	r1, #1
   12bfc:	movw	r3, #45508	; 0xb1c4
   12c00:	ldr	r0, [pc, #496]	; 12df8 <fputs@plt+0x9ed0>
   12c04:	movt	r3, #1
   12c08:	str	r2, [sp]
   12c0c:	mov	r2, #14
   12c10:	bl	8ebc <__sprintf_chk@plt>
   12c14:	add	r0, sp, #36	; 0x24
   12c18:	ldr	r1, [pc, #472]	; 12df8 <fputs@plt+0x9ed0>
   12c1c:	bl	1936c <_ZdlPv@@Base+0x168>
   12c20:	add	r0, sp, #48	; 0x30
   12c24:	mov	r1, r7
   12c28:	bl	1936c <_ZdlPv@@Base+0x168>
   12c2c:	movw	r0, #46448	; 0xb570
   12c30:	str	r5, [sp]
   12c34:	str	r5, [sp, #4]
   12c38:	movt	r0, #1
   12c3c:	add	r1, sp, #24
   12c40:	add	r2, sp, #36	; 0x24
   12c44:	add	r3, sp, #48	; 0x30
   12c48:	bl	109bc <fputs@plt+0x7a94>
   12c4c:	add	r0, sp, #48	; 0x30
   12c50:	bl	19458 <_ZdlPv@@Base+0x254>
   12c54:	add	r0, sp, #36	; 0x24
   12c58:	bl	19458 <_ZdlPv@@Base+0x254>
   12c5c:	add	r0, sp, #24
   12c60:	bl	19458 <_ZdlPv@@Base+0x254>
   12c64:	ldr	r3, [r4, #36]	; 0x24
   12c68:	cmp	r3, #0
   12c6c:	bne	12d24 <fputs@plt+0x9dfc>
   12c70:	ldr	r3, [r4, #24]
   12c74:	cmp	r3, #0
   12c78:	beq	12cb0 <fputs@plt+0x9d88>
   12c7c:	add	r0, sp, #48	; 0x30
   12c80:	ldr	r1, [r4, #4]
   12c84:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   12c88:	movw	r0, #46500	; 0xb5a4
   12c8c:	str	r5, [sp]
   12c90:	add	r1, r4, #20
   12c94:	str	r5, [sp, #4]
   12c98:	movt	r0, #1
   12c9c:	add	r2, sp, #48	; 0x30
   12ca0:	ldr	r3, [pc, #332]	; 12df4 <fputs@plt+0x9ecc>
   12ca4:	bl	109bc <fputs@plt+0x7a94>
   12ca8:	add	r0, sp, #48	; 0x30
   12cac:	bl	19458 <_ZdlPv@@Base+0x254>
   12cb0:	movw	r0, #46528	; 0xb5c0
   12cb4:	mov	r1, #1
   12cb8:	movt	r0, #1
   12cbc:	mov	r2, #5
   12cc0:	ldr	r3, [r6]
   12cc4:	movw	r8, #29004	; 0x714c
   12cc8:	bl	8e44 <fwrite@plt>
   12ccc:	ldr	r7, [r9, #4]!
   12cd0:	movt	r8, #2
   12cd4:	cmp	r7, #0
   12cd8:	beq	12d48 <fputs@plt+0x9e20>
   12cdc:	ldr	r3, [r6]
   12ce0:	movw	r0, #46428	; 0xb55c
   12ce4:	mov	r1, #1
   12ce8:	movt	r0, #1
   12cec:	mov	r2, #14
   12cf0:	bl	8e44 <fwrite@plt>
   12cf4:	ldr	r3, [r4, #36]	; 0x24
   12cf8:	cmp	r3, #0
   12cfc:	beq	12bbc <fputs@plt+0x9c94>
   12d00:	ldr	r2, [pc, #236]	; 12df4 <fputs@plt+0x9ecc>
   12d04:	movw	r0, #46444	; 0xb56c
   12d08:	str	r5, [sp]
   12d0c:	movt	r0, #1
   12d10:	str	r5, [sp, #4]
   12d14:	add	r1, r4, #32
   12d18:	mov	r3, r2
   12d1c:	bl	109bc <fputs@plt+0x7a94>
   12d20:	b	12bbc <fputs@plt+0x9c94>
   12d24:	ldr	r2, [pc, #200]	; 12df4 <fputs@plt+0x9ecc>
   12d28:	movw	r0, #46492	; 0xb59c
   12d2c:	str	r5, [sp]
   12d30:	movt	r0, #1
   12d34:	str	r5, [sp, #4]
   12d38:	add	r1, r4, #32
   12d3c:	mov	r3, r2
   12d40:	bl	109bc <fputs@plt+0x7a94>
   12d44:	b	12c70 <fputs@plt+0x9d48>
   12d48:	ldr	r3, [r8]
   12d4c:	mov	r2, #4
   12d50:	movw	r0, #46420	; 0xb554
   12d54:	mov	r1, #1
   12d58:	movt	r0, #1
   12d5c:	bl	8e44 <fwrite@plt>
   12d60:	ldr	r2, [sp, #60]	; 0x3c
   12d64:	ldr	r3, [sl]
   12d68:	cmp	r2, r3
   12d6c:	bne	12d9c <fputs@plt+0x9e74>
   12d70:	add	sp, sp, #64	; 0x40
   12d74:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12d78:	movw	r3, #48828	; 0xbebc
   12d7c:	movt	r3, #1
   12d80:	str	r2, [sp, #16]
   12d84:	mov	r7, r3
   12d88:	str	r3, [sp, #12]
   12d8c:	b	12bb4 <fputs@plt+0x9c8c>
   12d90:	add	r0, sp, #48	; 0x30
   12d94:	bl	19458 <_ZdlPv@@Base+0x254>
   12d98:	bl	8db4 <__cxa_end_cleanup@plt>
   12d9c:	bl	8e74 <__stack_chk_fail@plt>
   12da0:	add	r0, sp, #48	; 0x30
   12da4:	bl	19458 <_ZdlPv@@Base+0x254>
   12da8:	bl	8db4 <__cxa_end_cleanup@plt>
   12dac:	add	r0, sp, #48	; 0x30
   12db0:	bl	19458 <_ZdlPv@@Base+0x254>
   12db4:	add	r0, sp, #36	; 0x24
   12db8:	bl	19458 <_ZdlPv@@Base+0x254>
   12dbc:	add	r0, sp, #24
   12dc0:	bl	19458 <_ZdlPv@@Base+0x254>
   12dc4:	bl	8db4 <__cxa_end_cleanup@plt>
   12dc8:	b	12db4 <fputs@plt+0x9e8c>
   12dcc:	b	12dbc <fputs@plt+0x9e94>
   12dd0:	add	r0, sp, #48	; 0x30
   12dd4:	bl	19458 <_ZdlPv@@Base+0x254>
   12dd8:	add	r0, sp, #36	; 0x24
   12ddc:	bl	19458 <_ZdlPv@@Base+0x254>
   12de0:	bl	8db4 <__cxa_end_cleanup@plt>
   12de4:	b	12dd8 <fputs@plt+0x9eb0>
   12de8:	add	r0, sp, #48	; 0x30
   12dec:	bl	19458 <_ZdlPv@@Base+0x254>
   12df0:	bl	8db4 <__cxa_end_cleanup@plt>
   12df4:	andeq	r9, r2, r4, lsl #5
   12df8:	andeq	r9, r2, r4, ror r2
   12dfc:	andeq	r9, r2, r4, ror #4
   12e00:	push	{r4, r5, r6, r7, r8, r9, lr}
   12e04:	movw	r9, #28944	; 0x7110
   12e08:	movt	r9, #2
   12e0c:	sub	sp, sp, #68	; 0x44
   12e10:	ldr	r1, [r0, #4]
   12e14:	mov	r4, r0
   12e18:	ldr	r3, [r9]
   12e1c:	add	r0, sp, #36	; 0x24
   12e20:	str	r3, [sp, #60]	; 0x3c
   12e24:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   12e28:	ldr	ip, [r4, #4]
   12e2c:	mov	r1, #1
   12e30:	movw	r3, #45508	; 0xb1c4
   12e34:	ldr	r0, [pc, #648]	; 130c4 <fputs@plt+0xa19c>
   12e38:	movt	r3, #1
   12e3c:	mov	r2, #14
   12e40:	str	ip, [sp]
   12e44:	bl	8ebc <__sprintf_chk@plt>
   12e48:	add	r0, sp, #48	; 0x30
   12e4c:	ldr	r1, [pc, #624]	; 130c4 <fputs@plt+0xa19c>
   12e50:	bl	1936c <_ZdlPv@@Base+0x168>
   12e54:	ldr	r5, [pc, #620]	; 130c8 <fputs@plt+0xa1a0>
   12e58:	movw	r0, #46536	; 0xb5c8
   12e5c:	add	r1, sp, #36	; 0x24
   12e60:	movt	r0, #1
   12e64:	add	r2, sp, #48	; 0x30
   12e68:	str	r5, [sp]
   12e6c:	mov	r3, r5
   12e70:	str	r5, [sp, #4]
   12e74:	bl	109bc <fputs@plt+0x7a94>
   12e78:	add	r0, sp, #48	; 0x30
   12e7c:	bl	19458 <_ZdlPv@@Base+0x254>
   12e80:	add	r0, sp, #36	; 0x24
   12e84:	bl	19458 <_ZdlPv@@Base+0x254>
   12e88:	ldrb	r2, [r4, #16]
   12e8c:	cmp	r2, #0
   12e90:	beq	13060 <fputs@plt+0xa138>
   12e94:	movw	r7, #45556	; 0xb1f4
   12e98:	movw	r3, #45560	; 0xb1f8
   12e9c:	movt	r7, #1
   12ea0:	movt	r3, #1
   12ea4:	mov	r2, #0
   12ea8:	str	r7, [sp, #12]
   12eac:	str	r3, [sp, #16]
   12eb0:	str	r2, [sp, #20]
   12eb4:	movw	r6, #29004	; 0x714c
   12eb8:	add	r8, sp, #12
   12ebc:	movt	r6, #2
   12ec0:	b	12fdc <fputs@plt+0xa0b4>
   12ec4:	ldr	r1, [r6]
   12ec8:	mov	r0, #39	; 0x27
   12ecc:	bl	8e8c <fputc@plt>
   12ed0:	ldr	r2, [r4, #12]
   12ed4:	mov	r1, #1
   12ed8:	movw	r3, #45500	; 0xb1bc
   12edc:	ldr	r0, [pc, #488]	; 130cc <fputs@plt+0xa1a4>
   12ee0:	movt	r3, #1
   12ee4:	str	r2, [sp]
   12ee8:	mov	r2, #14
   12eec:	bl	8ebc <__sprintf_chk@plt>
   12ef0:	ldr	r1, [pc, #468]	; 130cc <fputs@plt+0xa1a4>
   12ef4:	add	r0, sp, #24
   12ef8:	bl	1936c <_ZdlPv@@Base+0x168>
   12efc:	ldr	r2, [r4, #4]
   12f00:	mov	r1, #1
   12f04:	movw	r3, #45508	; 0xb1c4
   12f08:	ldr	r0, [pc, #436]	; 130c4 <fputs@plt+0xa19c>
   12f0c:	movt	r3, #1
   12f10:	str	r2, [sp]
   12f14:	mov	r2, #14
   12f18:	bl	8ebc <__sprintf_chk@plt>
   12f1c:	add	r0, sp, #36	; 0x24
   12f20:	ldr	r1, [pc, #412]	; 130c4 <fputs@plt+0xa19c>
   12f24:	bl	1936c <_ZdlPv@@Base+0x168>
   12f28:	add	r0, sp, #48	; 0x30
   12f2c:	mov	r1, r7
   12f30:	bl	1936c <_ZdlPv@@Base+0x168>
   12f34:	movw	r0, #46640	; 0xb630
   12f38:	str	r5, [sp]
   12f3c:	str	r5, [sp, #4]
   12f40:	movt	r0, #1
   12f44:	add	r1, sp, #24
   12f48:	add	r2, sp, #36	; 0x24
   12f4c:	add	r3, sp, #48	; 0x30
   12f50:	bl	109bc <fputs@plt+0x7a94>
   12f54:	add	r0, sp, #48	; 0x30
   12f58:	bl	19458 <_ZdlPv@@Base+0x254>
   12f5c:	add	r0, sp, #36	; 0x24
   12f60:	bl	19458 <_ZdlPv@@Base+0x254>
   12f64:	add	r0, sp, #24
   12f68:	bl	19458 <_ZdlPv@@Base+0x254>
   12f6c:	ldr	r3, [r4, #36]	; 0x24
   12f70:	cmp	r3, #0
   12f74:	bne	13024 <fputs@plt+0xa0fc>
   12f78:	ldr	r3, [r4, #24]
   12f7c:	cmp	r3, #0
   12f80:	beq	12fb8 <fputs@plt+0xa090>
   12f84:	add	r0, sp, #48	; 0x30
   12f88:	ldr	r1, [r4, #4]
   12f8c:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   12f90:	movw	r0, #46696	; 0xb668
   12f94:	str	r5, [sp]
   12f98:	add	r1, r4, #20
   12f9c:	str	r5, [sp, #4]
   12fa0:	movt	r0, #1
   12fa4:	add	r2, sp, #48	; 0x30
   12fa8:	ldr	r3, [pc, #280]	; 130c8 <fputs@plt+0xa1a0>
   12fac:	bl	109bc <fputs@plt+0x7a94>
   12fb0:	add	r0, sp, #48	; 0x30
   12fb4:	bl	19458 <_ZdlPv@@Base+0x254>
   12fb8:	movw	r0, #46528	; 0xb5c0
   12fbc:	mov	r1, #1
   12fc0:	movt	r0, #1
   12fc4:	mov	r2, #5
   12fc8:	ldr	r3, [r6]
   12fcc:	bl	8e44 <fwrite@plt>
   12fd0:	ldr	r7, [r8, #4]!
   12fd4:	cmp	r7, #0
   12fd8:	beq	13048 <fputs@plt+0xa120>
   12fdc:	ldr	r3, [r6]
   12fe0:	movw	r0, #46604	; 0xb60c
   12fe4:	mov	r1, #1
   12fe8:	movt	r0, #1
   12fec:	mov	r2, #34	; 0x22
   12ff0:	bl	8e44 <fwrite@plt>
   12ff4:	ldr	r3, [r4, #36]	; 0x24
   12ff8:	cmp	r3, #0
   12ffc:	beq	12ec4 <fputs@plt+0x9f9c>
   13000:	ldr	r2, [pc, #192]	; 130c8 <fputs@plt+0xa1a0>
   13004:	movw	r0, #46444	; 0xb56c
   13008:	str	r5, [sp]
   1300c:	movt	r0, #1
   13010:	str	r5, [sp, #4]
   13014:	add	r1, r4, #32
   13018:	mov	r3, r2
   1301c:	bl	109bc <fputs@plt+0x7a94>
   13020:	b	12ec4 <fputs@plt+0x9f9c>
   13024:	ldr	r2, [pc, #156]	; 130c8 <fputs@plt+0xa1a0>
   13028:	movw	r0, #46492	; 0xb59c
   1302c:	str	r5, [sp]
   13030:	movt	r0, #1
   13034:	str	r5, [sp, #4]
   13038:	add	r1, r4, #32
   1303c:	mov	r3, r2
   13040:	bl	109bc <fputs@plt+0x7a94>
   13044:	b	12f78 <fputs@plt+0xa050>
   13048:	ldr	r2, [sp, #60]	; 0x3c
   1304c:	ldr	r3, [r9]
   13050:	cmp	r2, r3
   13054:	bne	13084 <fputs@plt+0xa15c>
   13058:	add	sp, sp, #68	; 0x44
   1305c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13060:	movw	r3, #48828	; 0xbebc
   13064:	movt	r3, #1
   13068:	str	r2, [sp, #16]
   1306c:	mov	r7, r3
   13070:	str	r3, [sp, #12]
   13074:	b	12eb4 <fputs@plt+0x9f8c>
   13078:	add	r0, sp, #36	; 0x24
   1307c:	bl	19458 <_ZdlPv@@Base+0x254>
   13080:	bl	8db4 <__cxa_end_cleanup@plt>
   13084:	bl	8e74 <__stack_chk_fail@plt>
   13088:	add	r0, sp, #48	; 0x30
   1308c:	bl	19458 <_ZdlPv@@Base+0x254>
   13090:	bl	8db4 <__cxa_end_cleanup@plt>
   13094:	add	r0, sp, #48	; 0x30
   13098:	bl	19458 <_ZdlPv@@Base+0x254>
   1309c:	add	r0, sp, #36	; 0x24
   130a0:	bl	19458 <_ZdlPv@@Base+0x254>
   130a4:	add	r0, sp, #24
   130a8:	bl	19458 <_ZdlPv@@Base+0x254>
   130ac:	bl	8db4 <__cxa_end_cleanup@plt>
   130b0:	b	1309c <fputs@plt+0xa174>
   130b4:	b	130a4 <fputs@plt+0xa17c>
   130b8:	add	r0, sp, #48	; 0x30
   130bc:	bl	19458 <_ZdlPv@@Base+0x254>
   130c0:	b	13078 <fputs@plt+0xa150>
   130c4:	andeq	r9, r2, r4, ror r2
   130c8:	andeq	r9, r2, r4, lsl #5
   130cc:	andeq	r9, r2, r4, ror #4
   130d0:	push	{r4, r5, r6, r7, lr}
   130d4:	movw	r5, #28944	; 0x7110
   130d8:	movt	r5, #2
   130dc:	movw	r4, #29004	; 0x714c
   130e0:	movt	r4, #2
   130e4:	sub	sp, sp, #28
   130e8:	ldr	ip, [r5]
   130ec:	mov	r6, r0
   130f0:	mov	r1, #1
   130f4:	ldr	r3, [r4]
   130f8:	movw	r0, #46732	; 0xb68c
   130fc:	mov	r2, #19
   13100:	movt	r0, #1
   13104:	str	ip, [sp, #20]
   13108:	bl	8e44 <fwrite@plt>
   1310c:	ldr	r1, [r6, #8]
   13110:	cmp	r1, #0
   13114:	ble	13214 <fputs@plt+0xa2ec>
   13118:	add	r0, sp, #8
   1311c:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   13120:	ldr	r3, [pc, #280]	; 13240 <fputs@plt+0xa318>
   13124:	movw	r0, #46752	; 0xb6a0
   13128:	add	r1, sp, #8
   1312c:	movt	r0, #1
   13130:	mov	r2, r3
   13134:	str	r3, [sp]
   13138:	str	r3, [sp, #4]
   1313c:	bl	109bc <fputs@plt+0x7a94>
   13140:	add	r0, sp, #8
   13144:	bl	19458 <_ZdlPv@@Base+0x254>
   13148:	ldr	r3, [r6, #76]	; 0x4c
   1314c:	tst	r3, #1
   13150:	beq	131f8 <fputs@plt+0xa2d0>
   13154:	movw	r3, #29016	; 0x7158
   13158:	movt	r3, #2
   1315c:	ldr	r3, [r3]
   13160:	cmp	r3, #0
   13164:	bne	131dc <fputs@plt+0xa2b4>
   13168:	ldr	r3, [r4]
   1316c:	movw	r0, #46820	; 0xb6e4
   13170:	mov	r1, #1
   13174:	movt	r0, #1
   13178:	movw	r2, #746	; 0x2ea
   1317c:	movw	r7, #29004	; 0x714c
   13180:	bl	8e44 <fwrite@plt>
   13184:	ldr	r3, [r6, #76]	; 0x4c
   13188:	movt	r7, #2
   1318c:	tst	r3, #32
   13190:	bne	131ac <fputs@plt+0xa284>
   13194:	movw	r0, #47568	; 0xb9d0
   13198:	ldr	r3, [r7]
   1319c:	mov	r1, #1
   131a0:	movt	r0, #1
   131a4:	mov	r2, #884	; 0x374
   131a8:	bl	8e44 <fwrite@plt>
   131ac:	ldr	r3, [r4]
   131b0:	mov	r2, #14
   131b4:	movw	r0, #48456	; 0xbd48
   131b8:	mov	r1, #1
   131bc:	movt	r0, #1
   131c0:	bl	8e44 <fwrite@plt>
   131c4:	ldr	r2, [sp, #20]
   131c8:	ldr	r3, [r5]
   131cc:	cmp	r2, r3
   131d0:	bne	13230 <fputs@plt+0xa308>
   131d4:	add	sp, sp, #28
   131d8:	pop	{r4, r5, r6, r7, pc}
   131dc:	movw	r0, #46808	; 0xb6d8
   131e0:	mov	r1, #1
   131e4:	mov	r2, #10
   131e8:	ldr	r3, [r4]
   131ec:	movt	r0, #1
   131f0:	bl	8e44 <fwrite@plt>
   131f4:	b	13168 <fputs@plt+0xa240>
   131f8:	movw	r0, #46788	; 0xb6c4
   131fc:	mov	r1, #1
   13200:	mov	r2, #18
   13204:	ldr	r3, [r4]
   13208:	movt	r0, #1
   1320c:	bl	8e44 <fwrite@plt>
   13210:	b	13154 <fputs@plt+0xa22c>
   13214:	movw	r0, #46768	; 0xb6b0
   13218:	mov	r1, #1
   1321c:	mov	r2, #16
   13220:	ldr	r3, [r4]
   13224:	movt	r0, #1
   13228:	bl	8e44 <fwrite@plt>
   1322c:	b	13148 <fputs@plt+0xa220>
   13230:	bl	8e74 <__stack_chk_fail@plt>
   13234:	add	r0, sp, #8
   13238:	bl	19458 <_ZdlPv@@Base+0x254>
   1323c:	bl	8db4 <__cxa_end_cleanup@plt>
   13240:	andeq	r9, r2, r4, lsl #5
   13244:	push	{r4, r5, r6, r7, lr}
   13248:	movw	r4, #28944	; 0x7110
   1324c:	movt	r4, #2
   13250:	sub	sp, sp, #68	; 0x44
   13254:	mov	r5, r1
   13258:	mov	r6, r0
   1325c:	ldr	r3, [r4]
   13260:	mov	r1, r0
   13264:	mov	r2, r5
   13268:	add	r0, sp, #12
   1326c:	str	r3, [sp, #60]	; 0x3c
   13270:	bl	f8d0 <fputs@plt+0x69a8>
   13274:	mov	r1, r6
   13278:	mov	r2, r5
   1327c:	add	r0, sp, #24
   13280:	bl	fa38 <fputs@plt+0x6b10>
   13284:	mov	r1, r6
   13288:	mov	r2, r5
   1328c:	add	r0, sp, #36	; 0x24
   13290:	bl	f948 <fputs@plt+0x6a20>
   13294:	add	r7, sp, #48	; 0x30
   13298:	mov	r1, r6
   1329c:	mov	r2, r5
   132a0:	mov	r0, r7
   132a4:	bl	f9c0 <fputs@plt+0x6a98>
   132a8:	ldr	r3, [pc, #136]	; 13338 <fputs@plt+0xa410>
   132ac:	movw	r0, #48472	; 0xbd58
   132b0:	str	r7, [sp]
   132b4:	movt	r0, #1
   132b8:	add	r1, sp, #12
   132bc:	add	r2, sp, #24
   132c0:	str	r3, [sp, #4]
   132c4:	add	r3, sp, #36	; 0x24
   132c8:	bl	109bc <fputs@plt+0x7a94>
   132cc:	mov	r0, r7
   132d0:	bl	19458 <_ZdlPv@@Base+0x254>
   132d4:	add	r0, sp, #36	; 0x24
   132d8:	bl	19458 <_ZdlPv@@Base+0x254>
   132dc:	add	r0, sp, #24
   132e0:	bl	19458 <_ZdlPv@@Base+0x254>
   132e4:	add	r0, sp, #12
   132e8:	bl	19458 <_ZdlPv@@Base+0x254>
   132ec:	ldr	r2, [sp, #60]	; 0x3c
   132f0:	ldr	r3, [r4]
   132f4:	cmp	r2, r3
   132f8:	bne	13304 <fputs@plt+0xa3dc>
   132fc:	add	sp, sp, #68	; 0x44
   13300:	pop	{r4, r5, r6, r7, pc}
   13304:	bl	8e74 <__stack_chk_fail@plt>
   13308:	mov	r0, r7
   1330c:	bl	19458 <_ZdlPv@@Base+0x254>
   13310:	add	r0, sp, #36	; 0x24
   13314:	bl	19458 <_ZdlPv@@Base+0x254>
   13318:	add	r0, sp, #24
   1331c:	bl	19458 <_ZdlPv@@Base+0x254>
   13320:	add	r0, sp, #12
   13324:	bl	19458 <_ZdlPv@@Base+0x254>
   13328:	bl	8db4 <__cxa_end_cleanup@plt>
   1332c:	b	13310 <fputs@plt+0xa3e8>
   13330:	b	13318 <fputs@plt+0xa3f0>
   13334:	b	13320 <fputs@plt+0xa3f8>
   13338:	andeq	r9, r2, r4, lsl #5
   1333c:	push	{r4, r5, r6, r7, lr}
   13340:	movw	r4, #28944	; 0x7110
   13344:	movt	r4, #2
   13348:	sub	sp, sp, #68	; 0x44
   1334c:	mov	r5, r1
   13350:	mov	r6, r0
   13354:	ldr	r3, [r4]
   13358:	mov	r1, r0
   1335c:	mov	r2, r5
   13360:	add	r0, sp, #12
   13364:	str	r3, [sp, #60]	; 0x3c
   13368:	bl	f8d0 <fputs@plt+0x69a8>
   1336c:	mov	r1, r6
   13370:	mov	r2, r5
   13374:	add	r0, sp, #24
   13378:	bl	f948 <fputs@plt+0x6a20>
   1337c:	mov	r1, r6
   13380:	mov	r2, r5
   13384:	add	r0, sp, #36	; 0x24
   13388:	bl	f9c0 <fputs@plt+0x6a98>
   1338c:	add	r7, sp, #48	; 0x30
   13390:	mov	r1, r6
   13394:	mov	r2, r5
   13398:	mov	r0, r7
   1339c:	bl	fa38 <fputs@plt+0x6b10>
   133a0:	ldr	r3, [pc, #136]	; 13430 <fputs@plt+0xa508>
   133a4:	movw	r0, #48516	; 0xbd84
   133a8:	str	r7, [sp]
   133ac:	movt	r0, #1
   133b0:	add	r1, sp, #12
   133b4:	add	r2, sp, #24
   133b8:	str	r3, [sp, #4]
   133bc:	add	r3, sp, #36	; 0x24
   133c0:	bl	109bc <fputs@plt+0x7a94>
   133c4:	mov	r0, r7
   133c8:	bl	19458 <_ZdlPv@@Base+0x254>
   133cc:	add	r0, sp, #36	; 0x24
   133d0:	bl	19458 <_ZdlPv@@Base+0x254>
   133d4:	add	r0, sp, #24
   133d8:	bl	19458 <_ZdlPv@@Base+0x254>
   133dc:	add	r0, sp, #12
   133e0:	bl	19458 <_ZdlPv@@Base+0x254>
   133e4:	ldr	r2, [sp, #60]	; 0x3c
   133e8:	ldr	r3, [r4]
   133ec:	cmp	r2, r3
   133f0:	bne	133fc <fputs@plt+0xa4d4>
   133f4:	add	sp, sp, #68	; 0x44
   133f8:	pop	{r4, r5, r6, r7, pc}
   133fc:	bl	8e74 <__stack_chk_fail@plt>
   13400:	mov	r0, r7
   13404:	bl	19458 <_ZdlPv@@Base+0x254>
   13408:	add	r0, sp, #36	; 0x24
   1340c:	bl	19458 <_ZdlPv@@Base+0x254>
   13410:	add	r0, sp, #24
   13414:	bl	19458 <_ZdlPv@@Base+0x254>
   13418:	add	r0, sp, #12
   1341c:	bl	19458 <_ZdlPv@@Base+0x254>
   13420:	bl	8db4 <__cxa_end_cleanup@plt>
   13424:	b	13408 <fputs@plt+0xa4e0>
   13428:	b	13410 <fputs@plt+0xa4e8>
   1342c:	b	13418 <fputs@plt+0xa4f0>
   13430:	andeq	r9, r2, r4, lsl #5
   13434:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13438:	movw	r9, #28944	; 0x7110
   1343c:	movt	r9, #2
   13440:	sub	sp, sp, #40	; 0x28
   13444:	cmp	r2, r1
   13448:	mov	r8, r1
   1344c:	ldr	r3, [r9]
   13450:	mov	r6, r2
   13454:	mov	r7, r0
   13458:	str	r3, [sp, #36]	; 0x24
   1345c:	ble	136ec <fputs@plt+0xa7c4>
   13460:	mov	r1, r8
   13464:	mov	r2, r6
   13468:	add	r0, sp, #12
   1346c:	bl	f8d0 <fputs@plt+0x69a8>
   13470:	add	r0, sp, #24
   13474:	mov	r1, r8
   13478:	mov	r2, r8
   1347c:	bl	f8d0 <fputs@plt+0x69a8>
   13480:	ldr	r5, [pc, #720]	; 13758 <fputs@plt+0xa830>
   13484:	movw	r0, #48588	; 0xbdcc
   13488:	add	r1, sp, #12
   1348c:	movt	r0, #1
   13490:	add	r2, sp, #24
   13494:	str	r5, [sp]
   13498:	mov	r3, r5
   1349c:	str	r5, [sp, #4]
   134a0:	bl	109bc <fputs@plt+0x7a94>
   134a4:	add	r0, sp, #24
   134a8:	bl	19458 <_ZdlPv@@Base+0x254>
   134ac:	add	r0, sp, #12
   134b0:	add	r4, r8, #1
   134b4:	bl	19458 <_ZdlPv@@Base+0x254>
   134b8:	cmp	r6, r4
   134bc:	lslge	sl, r8, #2
   134c0:	blt	13550 <fputs@plt+0xa628>
   134c4:	ldr	r3, [r7, #76]	; 0x4c
   134c8:	tst	r3, #2
   134cc:	bne	13508 <fputs@plt+0xa5e0>
   134d0:	ldr	r3, [r7, #52]	; 0x34
   134d4:	add	r0, sp, #24
   134d8:	ldr	r1, [r3, sl]
   134dc:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   134e0:	ldr	r2, [pc, #624]	; 13758 <fputs@plt+0xa830>
   134e4:	movw	r0, #48644	; 0xbe04
   134e8:	str	r5, [sp]
   134ec:	str	r5, [sp, #4]
   134f0:	movt	r0, #1
   134f4:	mov	r3, r2
   134f8:	add	r1, sp, #24
   134fc:	bl	109bc <fputs@plt+0x7a94>
   13500:	add	r0, sp, #24
   13504:	bl	19458 <_ZdlPv@@Base+0x254>
   13508:	add	r0, sp, #24
   1350c:	mov	r1, r4
   13510:	mov	r2, r4
   13514:	bl	f8d0 <fputs@plt+0x69a8>
   13518:	ldr	r2, [pc, #568]	; 13758 <fputs@plt+0xa830>
   1351c:	movw	r0, #48652	; 0xbe0c
   13520:	str	r5, [sp]
   13524:	str	r5, [sp, #4]
   13528:	movt	r0, #1
   1352c:	mov	r3, r2
   13530:	add	r1, sp, #24
   13534:	bl	109bc <fputs@plt+0x7a94>
   13538:	add	r0, sp, #24
   1353c:	add	r4, r4, #1
   13540:	bl	19458 <_ZdlPv@@Base+0x254>
   13544:	cmp	r6, r4
   13548:	add	sl, sl, #4
   1354c:	bge	134c4 <fputs@plt+0xa59c>
   13550:	movw	sl, #29004	; 0x714c
   13554:	movt	sl, #2
   13558:	mov	r2, #2
   1355c:	mov	r1, #1
   13560:	ldr	r3, [sl]
   13564:	movw	r0, #50960	; 0xc710
   13568:	movt	r0, #1
   1356c:	bl	8e44 <fwrite@plt>
   13570:	rsb	r1, r8, r6
   13574:	add	r1, r1, #1
   13578:	add	r0, sp, #24
   1357c:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   13580:	ldr	r2, [pc, #464]	; 13758 <fputs@plt+0xa830>
   13584:	movw	r0, #48616	; 0xbde8
   13588:	str	r5, [sp]
   1358c:	str	r5, [sp, #4]
   13590:	movt	r0, #1
   13594:	mov	r3, r2
   13598:	add	r1, sp, #24
   1359c:	bl	109bc <fputs@plt+0x7a94>
   135a0:	add	r0, sp, #24
   135a4:	bl	19458 <_ZdlPv@@Base+0x254>
   135a8:	movw	r0, #48660	; 0xbe14
   135ac:	mov	r1, #1
   135b0:	movt	r0, #1
   135b4:	mov	r2, #18
   135b8:	ldr	r3, [sl]
   135bc:	bl	8e44 <fwrite@plt>
   135c0:	cmp	r6, r8
   135c4:	movge	r4, r8
   135c8:	blt	13640 <fputs@plt+0xa718>
   135cc:	add	r0, sp, #24
   135d0:	mov	r1, r4
   135d4:	mov	r2, r4
   135d8:	bl	f8d0 <fputs@plt+0x69a8>
   135dc:	ldr	r2, [pc, #372]	; 13758 <fputs@plt+0xa830>
   135e0:	movw	r0, #48680	; 0xbe28
   135e4:	str	r5, [sp]
   135e8:	str	r5, [sp, #4]
   135ec:	movt	r0, #1
   135f0:	mov	r3, r2
   135f4:	add	r1, sp, #24
   135f8:	bl	109bc <fputs@plt+0x7a94>
   135fc:	add	r0, sp, #24
   13600:	add	r4, r4, #1
   13604:	bl	19458 <_ZdlPv@@Base+0x254>
   13608:	cmp	r6, r4
   1360c:	bge	135cc <fputs@plt+0xa6a4>
   13610:	ldr	r1, [r7, #56]	; 0x38
   13614:	mov	r3, r8
   13618:	ldrb	r2, [r1, r3]
   1361c:	cmp	r2, #0
   13620:	bne	13670 <fputs@plt+0xa748>
   13624:	ldr	r2, [r7, #80]	; 0x50
   13628:	ldrb	r2, [r2, r3]
   1362c:	cmp	r2, #0
   13630:	bne	13670 <fputs@plt+0xa748>
   13634:	add	r3, r3, #1
   13638:	cmp	r6, r3
   1363c:	bge	13618 <fputs@plt+0xa6f0>
   13640:	ldr	r3, [sl]
   13644:	mov	r2, #4
   13648:	movw	r0, #46420	; 0xb554
   1364c:	mov	r1, #1
   13650:	movt	r0, #1
   13654:	bl	8e44 <fwrite@plt>
   13658:	ldr	r2, [sp, #36]	; 0x24
   1365c:	ldr	r3, [r9]
   13660:	cmp	r2, r3
   13664:	bne	13700 <fputs@plt+0xa7d8>
   13668:	add	sp, sp, #40	; 0x28
   1366c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13670:	ldr	r3, [r7, #4]
   13674:	cmp	r3, #0
   13678:	movgt	r4, #0
   1367c:	bgt	13690 <fputs@plt+0xa768>
   13680:	b	13640 <fputs@plt+0xa718>
   13684:	add	r4, r4, #1
   13688:	cmp	r3, r4
   1368c:	ble	13640 <fputs@plt+0xa718>
   13690:	cmp	r4, r8
   13694:	movge	r2, #0
   13698:	movlt	r2, #1
   1369c:	cmp	r4, r6
   136a0:	orrgt	r2, r2, #1
   136a4:	cmp	r2, #0
   136a8:	beq	13684 <fputs@plt+0xa75c>
   136ac:	add	r0, sp, #24
   136b0:	mov	r1, r4
   136b4:	mov	r2, r4
   136b8:	bl	f8d0 <fputs@plt+0x69a8>
   136bc:	ldr	r2, [pc, #148]	; 13758 <fputs@plt+0xa830>
   136c0:	movw	r0, #48680	; 0xbe28
   136c4:	str	r5, [sp]
   136c8:	str	r5, [sp, #4]
   136cc:	movt	r0, #1
   136d0:	mov	r3, r2
   136d4:	add	r1, sp, #24
   136d8:	bl	109bc <fputs@plt+0x7a94>
   136dc:	add	r0, sp, #24
   136e0:	bl	19458 <_ZdlPv@@Base+0x254>
   136e4:	ldr	r3, [r7, #4]
   136e8:	b	13684 <fputs@plt+0xa75c>
   136ec:	movw	r1, #44968	; 0xafa8
   136f0:	movw	r0, #2020	; 0x7e4
   136f4:	movt	r1, #1
   136f8:	bl	17618 <fputs@plt+0xe6f0>
   136fc:	b	13460 <fputs@plt+0xa538>
   13700:	bl	8e74 <__stack_chk_fail@plt>
   13704:	add	r0, sp, #24
   13708:	bl	19458 <_ZdlPv@@Base+0x254>
   1370c:	bl	8db4 <__cxa_end_cleanup@plt>
   13710:	add	r0, sp, #24
   13714:	bl	19458 <_ZdlPv@@Base+0x254>
   13718:	bl	8db4 <__cxa_end_cleanup@plt>
   1371c:	add	r0, sp, #24
   13720:	bl	19458 <_ZdlPv@@Base+0x254>
   13724:	bl	8db4 <__cxa_end_cleanup@plt>
   13728:	add	r0, sp, #24
   1372c:	bl	19458 <_ZdlPv@@Base+0x254>
   13730:	bl	8db4 <__cxa_end_cleanup@plt>
   13734:	add	r0, sp, #24
   13738:	bl	19458 <_ZdlPv@@Base+0x254>
   1373c:	bl	8db4 <__cxa_end_cleanup@plt>
   13740:	add	r0, sp, #24
   13744:	bl	19458 <_ZdlPv@@Base+0x254>
   13748:	add	r0, sp, #12
   1374c:	bl	19458 <_ZdlPv@@Base+0x254>
   13750:	bl	8db4 <__cxa_end_cleanup@plt>
   13754:	b	13748 <fputs@plt+0xa820>
   13758:	andeq	r9, r2, r4, lsl #5
   1375c:	push	{r4, r5, r6, r7, r8, r9, lr}
   13760:	movw	r9, #28944	; 0x7110
   13764:	movt	r9, #2
   13768:	mov	r7, r2
   1376c:	sub	sp, sp, #44	; 0x2c
   13770:	cmp	r7, r1
   13774:	ldr	r2, [r9]
   13778:	mov	r5, r1
   1377c:	mov	r8, r0
   13780:	mov	r4, r3
   13784:	str	r2, [sp, #36]	; 0x24
   13788:	ble	138c4 <fputs@plt+0xa99c>
   1378c:	ldr	r2, [r8, #80]	; 0x50
   13790:	add	r0, r2, r5
   13794:	ldrb	r3, [r2, r5]
   13798:	cmp	r3, #0
   1379c:	moveq	ip, r5
   137a0:	beq	137b4 <fputs@plt+0xa88c>
   137a4:	b	138b8 <fputs@plt+0xa990>
   137a8:	ldrb	r2, [r0, #1]!
   137ac:	cmp	r2, #0
   137b0:	bne	138b8 <fputs@plt+0xa990>
   137b4:	add	ip, ip, #1
   137b8:	cmp	r7, ip
   137bc:	bge	137a8 <fputs@plt+0xa880>
   137c0:	cmp	r4, #0
   137c4:	bne	138a0 <fputs@plt+0xa978>
   137c8:	mov	r1, r5
   137cc:	mov	r2, r7
   137d0:	add	r0, sp, #12
   137d4:	bl	f8d0 <fputs@plt+0x69a8>
   137d8:	add	r0, sp, #24
   137dc:	mov	r1, r5
   137e0:	mov	r2, r5
   137e4:	bl	f8d0 <fputs@plt+0x69a8>
   137e8:	ldr	r6, [pc, #292]	; 13914 <fputs@plt+0xa9ec>
   137ec:	movw	r0, #48704	; 0xbe40
   137f0:	add	r1, sp, #12
   137f4:	movt	r0, #1
   137f8:	add	r2, sp, #24
   137fc:	str	r6, [sp]
   13800:	mov	r3, r6
   13804:	str	r6, [sp, #4]
   13808:	bl	109bc <fputs@plt+0x7a94>
   1380c:	add	r0, sp, #24
   13810:	bl	19458 <_ZdlPv@@Base+0x254>
   13814:	add	r4, r5, #1
   13818:	add	r0, sp, #12
   1381c:	bl	19458 <_ZdlPv@@Base+0x254>
   13820:	cmp	r7, r4
   13824:	lslge	r5, r5, #2
   13828:	blt	1388c <fputs@plt+0xa964>
   1382c:	ldr	r3, [r8, #52]	; 0x34
   13830:	add	r0, sp, #12
   13834:	ldr	r1, [r3, r5]
   13838:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   1383c:	add	r0, sp, #24
   13840:	mov	r1, r4
   13844:	mov	r2, r4
   13848:	bl	f8d0 <fputs@plt+0x69a8>
   1384c:	movw	r0, #48720	; 0xbe50
   13850:	str	r6, [sp]
   13854:	str	r6, [sp, #4]
   13858:	movt	r0, #1
   1385c:	add	r1, sp, #12
   13860:	add	r2, sp, #24
   13864:	ldr	r3, [pc, #168]	; 13914 <fputs@plt+0xa9ec>
   13868:	bl	109bc <fputs@plt+0x7a94>
   1386c:	add	r0, sp, #24
   13870:	bl	19458 <_ZdlPv@@Base+0x254>
   13874:	add	r0, sp, #12
   13878:	add	r4, r4, #1
   1387c:	bl	19458 <_ZdlPv@@Base+0x254>
   13880:	cmp	r7, r4
   13884:	add	r5, r5, #4
   13888:	bge	1382c <fputs@plt+0xa904>
   1388c:	movw	r3, #29004	; 0x714c
   13890:	movt	r3, #2
   13894:	mov	r0, #10
   13898:	ldr	r1, [r3]
   1389c:	bl	8eec <_IO_putc@plt>
   138a0:	ldr	r2, [sp, #36]	; 0x24
   138a4:	ldr	r3, [r9]
   138a8:	cmp	r2, r3
   138ac:	bne	138e0 <fputs@plt+0xa9b8>
   138b0:	add	sp, sp, #44	; 0x2c
   138b4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   138b8:	cmp	r4, #0
   138bc:	bne	137c8 <fputs@plt+0xa8a0>
   138c0:	b	138a0 <fputs@plt+0xa978>
   138c4:	movw	r1, #44968	; 0xafa8
   138c8:	movw	r0, #2053	; 0x805
   138cc:	movt	r1, #1
   138d0:	bl	17618 <fputs@plt+0xe6f0>
   138d4:	cmp	r7, r5
   138d8:	bge	1378c <fputs@plt+0xa864>
   138dc:	b	137c0 <fputs@plt+0xa898>
   138e0:	bl	8e74 <__stack_chk_fail@plt>
   138e4:	add	r0, sp, #24
   138e8:	bl	19458 <_ZdlPv@@Base+0x254>
   138ec:	add	r0, sp, #12
   138f0:	bl	19458 <_ZdlPv@@Base+0x254>
   138f4:	bl	8db4 <__cxa_end_cleanup@plt>
   138f8:	b	138ec <fputs@plt+0xa9c4>
   138fc:	add	r0, sp, #24
   13900:	bl	19458 <_ZdlPv@@Base+0x254>
   13904:	add	r0, sp, #12
   13908:	bl	19458 <_ZdlPv@@Base+0x254>
   1390c:	bl	8db4 <__cxa_end_cleanup@plt>
   13910:	b	13904 <fputs@plt+0xa9dc>
   13914:	andeq	r9, r2, r4, lsl #5
   13918:	push	{r4, r5, r6, r7, r8, lr}
   1391c:	movw	r8, #28944	; 0x7110
   13920:	movt	r8, #2
   13924:	sub	sp, sp, #48	; 0x30
   13928:	ldr	r5, [pc, #1364]	; 13e84 <fputs@plt+0xaf5c>
   1392c:	mov	r2, #0
   13930:	ldr	ip, [r8]
   13934:	mov	r1, #1
   13938:	str	r2, [sp]
   1393c:	mov	r7, r0
   13940:	mov	r2, #14
   13944:	movw	r3, #45500	; 0xb1bc
   13948:	sub	r0, r5, #32
   1394c:	movt	r3, #1
   13950:	str	ip, [sp, #44]	; 0x2c
   13954:	bl	8ebc <__sprintf_chk@plt>
   13958:	sub	r1, r5, #32
   1395c:	add	r0, sp, #32
   13960:	bl	1936c <_ZdlPv@@Base+0x168>
   13964:	movw	r0, #48744	; 0xbe68
   13968:	add	r1, sp, #32
   1396c:	str	r5, [sp]
   13970:	mov	r2, r5
   13974:	str	r5, [sp, #4]
   13978:	mov	r3, r5
   1397c:	movt	r0, #1
   13980:	bl	109bc <fputs@plt+0x7a94>
   13984:	add	r0, sp, #32
   13988:	bl	19458 <_ZdlPv@@Base+0x254>
   1398c:	mov	r2, #0
   13990:	mov	r1, #1
   13994:	str	r2, [sp]
   13998:	movw	r3, #45484	; 0xb1ac
   1399c:	mov	r2, #14
   139a0:	movt	r3, #1
   139a4:	sub	r0, r5, #64	; 0x40
   139a8:	bl	8ebc <__sprintf_chk@plt>
   139ac:	sub	r1, r5, #64	; 0x40
   139b0:	add	r0, sp, #20
   139b4:	bl	1936c <_ZdlPv@@Base+0x168>
   139b8:	add	r0, sp, #32
   139bc:	ldr	r1, [r7, #60]	; 0x3c
   139c0:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   139c4:	movw	r0, #48756	; 0xbe74
   139c8:	str	r5, [sp]
   139cc:	str	r5, [sp, #4]
   139d0:	movt	r0, #1
   139d4:	add	r1, sp, #20
   139d8:	add	r2, sp, #32
   139dc:	mov	r3, r5
   139e0:	bl	109bc <fputs@plt+0x7a94>
   139e4:	add	r0, sp, #32
   139e8:	bl	19458 <_ZdlPv@@Base+0x254>
   139ec:	add	r0, sp, #20
   139f0:	mov	r4, #0
   139f4:	bl	19458 <_ZdlPv@@Base+0x254>
   139f8:	b	13b48 <fputs@plt+0xac20>
   139fc:	mov	r2, #14
   13a00:	mov	r1, #1
   13a04:	str	r6, [sp]
   13a08:	movw	r3, #45484	; 0xb1ac
   13a0c:	ldr	r0, [pc, #1140]	; 13e88 <fputs@plt+0xaf60>
   13a10:	movt	r3, #1
   13a14:	bl	8ebc <__sprintf_chk@plt>
   13a18:	ldr	r1, [pc, #1128]	; 13e88 <fputs@plt+0xaf60>
   13a1c:	add	r0, sp, #8
   13a20:	bl	1936c <_ZdlPv@@Base+0x168>
   13a24:	mov	r1, #1
   13a28:	str	r4, [sp]
   13a2c:	movw	r3, #45492	; 0xb1b4
   13a30:	ldr	r0, [pc, #1108]	; 13e8c <fputs@plt+0xaf64>
   13a34:	movt	r3, #1
   13a38:	mov	r2, #14
   13a3c:	bl	8ebc <__sprintf_chk@plt>
   13a40:	add	r0, sp, #20
   13a44:	ldr	r1, [pc, #1088]	; 13e8c <fputs@plt+0xaf64>
   13a48:	bl	1936c <_ZdlPv@@Base+0x168>
   13a4c:	ldr	r3, [r7, #52]	; 0x34
   13a50:	add	r0, sp, #32
   13a54:	ldr	r1, [r3, r4, lsl #2]
   13a58:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   13a5c:	movw	r0, #48800	; 0xbea0
   13a60:	str	r5, [sp]
   13a64:	str	r5, [sp, #4]
   13a68:	movt	r0, #1
   13a6c:	add	r1, sp, #8
   13a70:	add	r2, sp, #20
   13a74:	add	r3, sp, #32
   13a78:	bl	109bc <fputs@plt+0x7a94>
   13a7c:	add	r0, sp, #32
   13a80:	bl	19458 <_ZdlPv@@Base+0x254>
   13a84:	add	r0, sp, #20
   13a88:	bl	19458 <_ZdlPv@@Base+0x254>
   13a8c:	add	r0, sp, #8
   13a90:	bl	19458 <_ZdlPv@@Base+0x254>
   13a94:	mov	r2, #14
   13a98:	mov	r1, #1
   13a9c:	str	r6, [sp]
   13aa0:	movw	r3, #45500	; 0xb1bc
   13aa4:	ldr	r0, [pc, #996]	; 13e90 <fputs@plt+0xaf68>
   13aa8:	movt	r3, #1
   13aac:	bl	8ebc <__sprintf_chk@plt>
   13ab0:	ldr	r1, [pc, #984]	; 13e90 <fputs@plt+0xaf68>
   13ab4:	add	r0, sp, #8
   13ab8:	bl	1936c <_ZdlPv@@Base+0x168>
   13abc:	mov	r1, #1
   13ac0:	str	r4, [sp]
   13ac4:	movw	r3, #45492	; 0xb1b4
   13ac8:	ldr	r0, [pc, #956]	; 13e8c <fputs@plt+0xaf64>
   13acc:	movt	r3, #1
   13ad0:	mov	r2, #14
   13ad4:	bl	8ebc <__sprintf_chk@plt>
   13ad8:	add	r0, sp, #20
   13adc:	ldr	r1, [pc, #936]	; 13e8c <fputs@plt+0xaf64>
   13ae0:	bl	1936c <_ZdlPv@@Base+0x168>
   13ae4:	mov	r1, #1
   13ae8:	str	r6, [sp]
   13aec:	movw	r3, #45484	; 0xb1ac
   13af0:	ldr	r0, [pc, #912]	; 13e88 <fputs@plt+0xaf60>
   13af4:	movt	r3, #1
   13af8:	mov	r2, #14
   13afc:	bl	8ebc <__sprintf_chk@plt>
   13b00:	add	r0, sp, #32
   13b04:	ldr	r1, [pc, #892]	; 13e88 <fputs@plt+0xaf60>
   13b08:	bl	1936c <_ZdlPv@@Base+0x168>
   13b0c:	movw	r0, #48832	; 0xbec0
   13b10:	str	r5, [sp]
   13b14:	str	r5, [sp, #4]
   13b18:	movt	r0, #1
   13b1c:	add	r1, sp, #8
   13b20:	add	r2, sp, #20
   13b24:	add	r3, sp, #32
   13b28:	bl	109bc <fputs@plt+0x7a94>
   13b2c:	add	r0, sp, #32
   13b30:	bl	19458 <_ZdlPv@@Base+0x254>
   13b34:	add	r0, sp, #20
   13b38:	bl	19458 <_ZdlPv@@Base+0x254>
   13b3c:	add	r0, sp, #8
   13b40:	mov	r4, r6
   13b44:	bl	19458 <_ZdlPv@@Base+0x254>
   13b48:	mov	r2, #14
   13b4c:	mov	r1, #1
   13b50:	str	r4, [sp]
   13b54:	movw	r3, #45492	; 0xb1b4
   13b58:	ldr	r0, [pc, #812]	; 13e8c <fputs@plt+0xaf64>
   13b5c:	movt	r3, #1
   13b60:	bl	8ebc <__sprintf_chk@plt>
   13b64:	ldr	r1, [pc, #800]	; 13e8c <fputs@plt+0xaf64>
   13b68:	add	r0, sp, #8
   13b6c:	add	r6, r4, #1
   13b70:	bl	1936c <_ZdlPv@@Base+0x168>
   13b74:	mov	r1, #1
   13b78:	str	r4, [sp]
   13b7c:	movw	r3, #45484	; 0xb1ac
   13b80:	ldr	r0, [pc, #768]	; 13e88 <fputs@plt+0xaf60>
   13b84:	movt	r3, #1
   13b88:	mov	r2, #14
   13b8c:	bl	8ebc <__sprintf_chk@plt>
   13b90:	add	r0, sp, #20
   13b94:	ldr	r1, [pc, #748]	; 13e88 <fputs@plt+0xaf60>
   13b98:	bl	1936c <_ZdlPv@@Base+0x168>
   13b9c:	add	r0, sp, #32
   13ba0:	mov	r1, r4
   13ba4:	mov	r2, r4
   13ba8:	bl	f8d0 <fputs@plt+0x69a8>
   13bac:	movw	r0, #48776	; 0xbe88
   13bb0:	str	r5, [sp]
   13bb4:	str	r5, [sp, #4]
   13bb8:	movt	r0, #1
   13bbc:	add	r1, sp, #8
   13bc0:	add	r2, sp, #20
   13bc4:	add	r3, sp, #32
   13bc8:	bl	109bc <fputs@plt+0x7a94>
   13bcc:	add	r0, sp, #32
   13bd0:	bl	19458 <_ZdlPv@@Base+0x254>
   13bd4:	add	r0, sp, #20
   13bd8:	bl	19458 <_ZdlPv@@Base+0x254>
   13bdc:	add	r0, sp, #8
   13be0:	bl	19458 <_ZdlPv@@Base+0x254>
   13be4:	ldr	r3, [r7, #4]
   13be8:	cmp	r3, r6
   13bec:	bgt	139fc <fputs@plt+0xaad4>
   13bf0:	mov	r2, #14
   13bf4:	str	r3, [sp]
   13bf8:	mov	r1, #1
   13bfc:	movw	r3, #45500	; 0xb1bc
   13c00:	ldr	r0, [pc, #648]	; 13e90 <fputs@plt+0xaf68>
   13c04:	movt	r3, #1
   13c08:	bl	8ebc <__sprintf_chk@plt>
   13c0c:	ldr	r1, [pc, #636]	; 13e90 <fputs@plt+0xaf68>
   13c10:	add	r0, sp, #8
   13c14:	bl	1936c <_ZdlPv@@Base+0x168>
   13c18:	mov	r1, #1
   13c1c:	str	r4, [sp]
   13c20:	movw	r3, #45492	; 0xb1b4
   13c24:	ldr	r0, [pc, #608]	; 13e8c <fputs@plt+0xaf64>
   13c28:	movt	r3, #1
   13c2c:	mov	r2, #14
   13c30:	bl	8ebc <__sprintf_chk@plt>
   13c34:	add	r0, sp, #20
   13c38:	ldr	r1, [pc, #588]	; 13e8c <fputs@plt+0xaf64>
   13c3c:	bl	1936c <_ZdlPv@@Base+0x168>
   13c40:	add	r0, sp, #32
   13c44:	ldr	r1, [r7, #64]	; 0x40
   13c48:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   13c4c:	movw	r0, #48800	; 0xbea0
   13c50:	str	r5, [sp]
   13c54:	str	r5, [sp, #4]
   13c58:	movt	r0, #1
   13c5c:	add	r1, sp, #8
   13c60:	add	r2, sp, #20
   13c64:	add	r3, sp, #32
   13c68:	bl	109bc <fputs@plt+0x7a94>
   13c6c:	add	r0, sp, #32
   13c70:	bl	19458 <_ZdlPv@@Base+0x254>
   13c74:	add	r0, sp, #20
   13c78:	bl	19458 <_ZdlPv@@Base+0x254>
   13c7c:	add	r0, sp, #8
   13c80:	bl	19458 <_ZdlPv@@Base+0x254>
   13c84:	ldr	r2, [r7, #4]
   13c88:	mov	r1, #1
   13c8c:	movw	r3, #45500	; 0xb1bc
   13c90:	ldr	r0, [pc, #504]	; 13e90 <fputs@plt+0xaf68>
   13c94:	movt	r3, #1
   13c98:	str	r2, [sp]
   13c9c:	mov	r2, #14
   13ca0:	bl	8ebc <__sprintf_chk@plt>
   13ca4:	ldr	r1, [pc, #484]	; 13e90 <fputs@plt+0xaf68>
   13ca8:	add	r0, sp, #32
   13cac:	bl	1936c <_ZdlPv@@Base+0x168>
   13cb0:	ldr	r2, [pc, #460]	; 13e84 <fputs@plt+0xaf5c>
   13cb4:	movw	r0, #48856	; 0xbed8
   13cb8:	str	r5, [sp]
   13cbc:	str	r5, [sp, #4]
   13cc0:	movt	r0, #1
   13cc4:	mov	r3, r2
   13cc8:	add	r1, sp, #32
   13ccc:	bl	109bc <fputs@plt+0x7a94>
   13cd0:	add	r0, sp, #32
   13cd4:	bl	19458 <_ZdlPv@@Base+0x254>
   13cd8:	ldr	r3, [r7, #76]	; 0x4c
   13cdc:	tst	r3, #16
   13ce0:	bne	13cfc <fputs@plt+0xadd4>
   13ce4:	ldr	r2, [sp, #44]	; 0x2c
   13ce8:	ldr	r3, [r8]
   13cec:	cmp	r2, r3
   13cf0:	bne	13e80 <fputs@plt+0xaf58>
   13cf4:	add	sp, sp, #48	; 0x30
   13cf8:	pop	{r4, r5, r6, r7, r8, pc}
   13cfc:	mov	r2, #0
   13d00:	mov	r1, #1
   13d04:	str	r2, [sp]
   13d08:	movw	r3, #45500	; 0xb1bc
   13d0c:	mov	r2, #14
   13d10:	movt	r3, #1
   13d14:	ldr	r0, [pc, #372]	; 13e90 <fputs@plt+0xaf68>
   13d18:	bl	8ebc <__sprintf_chk@plt>
   13d1c:	ldr	r1, [pc, #364]	; 13e90 <fputs@plt+0xaf68>
   13d20:	add	r0, sp, #32
   13d24:	bl	1936c <_ZdlPv@@Base+0x168>
   13d28:	ldr	r2, [pc, #340]	; 13e84 <fputs@plt+0xaf5c>
   13d2c:	movw	r0, #48872	; 0xbee8
   13d30:	str	r5, [sp]
   13d34:	str	r5, [sp, #4]
   13d38:	movt	r0, #1
   13d3c:	mov	r3, r2
   13d40:	add	r1, sp, #32
   13d44:	bl	109bc <fputs@plt+0x7a94>
   13d48:	add	r0, sp, #32
   13d4c:	bl	19458 <_ZdlPv@@Base+0x254>
   13d50:	ldr	r2, [r7, #4]
   13d54:	mov	r1, #1
   13d58:	movw	r3, #45500	; 0xb1bc
   13d5c:	ldr	r0, [pc, #300]	; 13e90 <fputs@plt+0xaf68>
   13d60:	movt	r3, #1
   13d64:	str	r2, [sp]
   13d68:	mov	r2, #14
   13d6c:	bl	8ebc <__sprintf_chk@plt>
   13d70:	ldr	r1, [pc, #280]	; 13e90 <fputs@plt+0xaf68>
   13d74:	add	r0, sp, #32
   13d78:	bl	1936c <_ZdlPv@@Base+0x168>
   13d7c:	ldr	r2, [pc, #256]	; 13e84 <fputs@plt+0xaf5c>
   13d80:	movw	r0, #48884	; 0xbef4
   13d84:	str	r5, [sp]
   13d88:	str	r5, [sp, #4]
   13d8c:	movt	r0, #1
   13d90:	mov	r3, r2
   13d94:	add	r1, sp, #32
   13d98:	bl	109bc <fputs@plt+0x7a94>
   13d9c:	add	r0, sp, #32
   13da0:	bl	19458 <_ZdlPv@@Base+0x254>
   13da4:	b	13ce4 <fputs@plt+0xadbc>
   13da8:	add	r0, sp, #32
   13dac:	bl	19458 <_ZdlPv@@Base+0x254>
   13db0:	bl	8db4 <__cxa_end_cleanup@plt>
   13db4:	add	r0, sp, #32
   13db8:	bl	19458 <_ZdlPv@@Base+0x254>
   13dbc:	bl	8db4 <__cxa_end_cleanup@plt>
   13dc0:	add	r0, sp, #32
   13dc4:	bl	19458 <_ZdlPv@@Base+0x254>
   13dc8:	bl	8db4 <__cxa_end_cleanup@plt>
   13dcc:	add	r0, sp, #32
   13dd0:	bl	19458 <_ZdlPv@@Base+0x254>
   13dd4:	add	r0, sp, #20
   13dd8:	bl	19458 <_ZdlPv@@Base+0x254>
   13ddc:	add	r0, sp, #8
   13de0:	bl	19458 <_ZdlPv@@Base+0x254>
   13de4:	bl	8db4 <__cxa_end_cleanup@plt>
   13de8:	b	13dd4 <fputs@plt+0xaeac>
   13dec:	b	13ddc <fputs@plt+0xaeb4>
   13df0:	add	r0, sp, #32
   13df4:	bl	19458 <_ZdlPv@@Base+0x254>
   13df8:	add	r0, sp, #20
   13dfc:	bl	19458 <_ZdlPv@@Base+0x254>
   13e00:	add	r0, sp, #8
   13e04:	bl	19458 <_ZdlPv@@Base+0x254>
   13e08:	bl	8db4 <__cxa_end_cleanup@plt>
   13e0c:	b	13df8 <fputs@plt+0xaed0>
   13e10:	b	13e00 <fputs@plt+0xaed8>
   13e14:	add	r0, sp, #32
   13e18:	bl	19458 <_ZdlPv@@Base+0x254>
   13e1c:	add	r0, sp, #20
   13e20:	bl	19458 <_ZdlPv@@Base+0x254>
   13e24:	add	r0, sp, #8
   13e28:	bl	19458 <_ZdlPv@@Base+0x254>
   13e2c:	bl	8db4 <__cxa_end_cleanup@plt>
   13e30:	b	13e1c <fputs@plt+0xaef4>
   13e34:	b	13e24 <fputs@plt+0xaefc>
   13e38:	add	r0, sp, #32
   13e3c:	bl	19458 <_ZdlPv@@Base+0x254>
   13e40:	add	r0, sp, #20
   13e44:	bl	19458 <_ZdlPv@@Base+0x254>
   13e48:	add	r0, sp, #8
   13e4c:	bl	19458 <_ZdlPv@@Base+0x254>
   13e50:	bl	8db4 <__cxa_end_cleanup@plt>
   13e54:	b	13e40 <fputs@plt+0xaf18>
   13e58:	b	13e48 <fputs@plt+0xaf20>
   13e5c:	add	r0, sp, #32
   13e60:	bl	19458 <_ZdlPv@@Base+0x254>
   13e64:	add	r0, sp, #20
   13e68:	bl	19458 <_ZdlPv@@Base+0x254>
   13e6c:	bl	8db4 <__cxa_end_cleanup@plt>
   13e70:	b	13e64 <fputs@plt+0xaf3c>
   13e74:	add	r0, sp, #32
   13e78:	bl	19458 <_ZdlPv@@Base+0x254>
   13e7c:	bl	8db4 <__cxa_end_cleanup@plt>
   13e80:	bl	8e74 <__stack_chk_fail@plt>
   13e84:	andeq	r9, r2, r4, lsl #5
   13e88:	andeq	r9, r2, r4, asr #4
   13e8c:	andeq	r9, r2, r4, asr r2
   13e90:	andeq	r9, r2, r4, ror #4
   13e94:	push	{r4, r5, r6, r7, r8, lr}
   13e98:	movw	r7, #28944	; 0x7110
   13e9c:	movt	r7, #2
   13ea0:	ldr	r3, [r0, #4]
   13ea4:	sub	sp, sp, #40	; 0x28
   13ea8:	mov	r5, r0
   13eac:	ldr	r2, [r7]
   13eb0:	cmp	r3, #0
   13eb4:	str	r2, [sp, #36]	; 0x24
   13eb8:	ble	1401c <fputs@plt+0xb0f4>
   13ebc:	ldr	r8, [pc, #420]	; 14068 <fputs@plt+0xb140>
   13ec0:	mov	r4, #0
   13ec4:	mvn	r6, #0
   13ec8:	b	13f08 <fputs@plt+0xafe0>
   13ecc:	bl	f8d0 <fputs@plt+0x69a8>
   13ed0:	ldr	r2, [pc, #400]	; 14068 <fputs@plt+0xb140>
   13ed4:	movw	r0, #48912	; 0xbf10
   13ed8:	str	r8, [sp]
   13edc:	str	r8, [sp, #4]
   13ee0:	movt	r0, #1
   13ee4:	mov	r3, r2
   13ee8:	add	r1, sp, #24
   13eec:	bl	109bc <fputs@plt+0x7a94>
   13ef0:	add	r0, sp, #24
   13ef4:	bl	19458 <_ZdlPv@@Base+0x254>
   13ef8:	ldr	r3, [r5, #4]
   13efc:	add	r4, r4, #1
   13f00:	cmp	r3, r4
   13f04:	ble	13f6c <fputs@plt+0xb044>
   13f08:	ldr	r0, [r5, #56]	; 0x38
   13f0c:	ldrb	r0, [r0, r4]
   13f10:	cmp	r0, #0
   13f14:	beq	13efc <fputs@plt+0xafd4>
   13f18:	cmn	r6, #1
   13f1c:	add	r0, sp, #24
   13f20:	mov	r1, r4
   13f24:	mov	r2, r4
   13f28:	bne	13ecc <fputs@plt+0xafa4>
   13f2c:	bl	f8d0 <fputs@plt+0x69a8>
   13f30:	ldr	r2, [pc, #304]	; 14068 <fputs@plt+0xb140>
   13f34:	movw	r0, #48896	; 0xbf00
   13f38:	str	r8, [sp]
   13f3c:	str	r8, [sp, #4]
   13f40:	movt	r0, #1
   13f44:	mov	r3, r2
   13f48:	add	r1, sp, #24
   13f4c:	bl	109bc <fputs@plt+0x7a94>
   13f50:	add	r0, sp, #24
   13f54:	mov	r6, r4
   13f58:	bl	19458 <_ZdlPv@@Base+0x254>
   13f5c:	ldr	r3, [r5, #4]
   13f60:	add	r4, r4, #1
   13f64:	cmp	r3, r4
   13f68:	bgt	13f08 <fputs@plt+0xafe0>
   13f6c:	cmn	r6, #1
   13f70:	beq	1401c <fputs@plt+0xb0f4>
   13f74:	movw	r3, #29004	; 0x714c
   13f78:	movt	r3, #2
   13f7c:	mov	r0, #10
   13f80:	add	r4, r6, #1
   13f84:	ldr	r1, [r3]
   13f88:	bl	8eec <_IO_putc@plt>
   13f8c:	ldr	r3, [r5, #4]
   13f90:	cmp	r4, r3
   13f94:	bge	1401c <fputs@plt+0xb0f4>
   13f98:	ldr	r8, [pc, #200]	; 14068 <fputs@plt+0xb140>
   13f9c:	b	13fac <fputs@plt+0xb084>
   13fa0:	add	r4, r4, #1
   13fa4:	cmp	r3, r4
   13fa8:	ble	1401c <fputs@plt+0xb0f4>
   13fac:	ldr	r2, [r5, #56]	; 0x38
   13fb0:	ldrb	r2, [r2, r4]
   13fb4:	cmp	r2, #0
   13fb8:	beq	13fa0 <fputs@plt+0xb078>
   13fbc:	add	r0, sp, #12
   13fc0:	mov	r1, r4
   13fc4:	mov	r2, r4
   13fc8:	bl	f8d0 <fputs@plt+0x69a8>
   13fcc:	add	r0, sp, #24
   13fd0:	mov	r1, r6
   13fd4:	mov	r2, r6
   13fd8:	bl	f8d0 <fputs@plt+0x69a8>
   13fdc:	movw	r0, #48924	; 0xbf1c
   13fe0:	str	r8, [sp]
   13fe4:	str	r8, [sp, #4]
   13fe8:	movt	r0, #1
   13fec:	add	r1, sp, #12
   13ff0:	add	r2, sp, #24
   13ff4:	ldr	r3, [pc, #108]	; 14068 <fputs@plt+0xb140>
   13ff8:	bl	109bc <fputs@plt+0x7a94>
   13ffc:	add	r0, sp, #24
   14000:	bl	19458 <_ZdlPv@@Base+0x254>
   14004:	add	r0, sp, #12
   14008:	add	r4, r4, #1
   1400c:	bl	19458 <_ZdlPv@@Base+0x254>
   14010:	ldr	r3, [r5, #4]
   14014:	cmp	r3, r4
   14018:	bgt	13fac <fputs@plt+0xb084>
   1401c:	ldr	r2, [sp, #36]	; 0x24
   14020:	ldr	r3, [r7]
   14024:	cmp	r2, r3
   14028:	bne	14058 <fputs@plt+0xb130>
   1402c:	add	sp, sp, #40	; 0x28
   14030:	pop	{r4, r5, r6, r7, r8, pc}
   14034:	add	r0, sp, #24
   14038:	bl	19458 <_ZdlPv@@Base+0x254>
   1403c:	bl	8db4 <__cxa_end_cleanup@plt>
   14040:	add	r0, sp, #24
   14044:	bl	19458 <_ZdlPv@@Base+0x254>
   14048:	add	r0, sp, #12
   1404c:	bl	19458 <_ZdlPv@@Base+0x254>
   14050:	bl	8db4 <__cxa_end_cleanup@plt>
   14054:	b	14048 <fputs@plt+0xb120>
   14058:	bl	8e74 <__stack_chk_fail@plt>
   1405c:	add	r0, sp, #24
   14060:	bl	19458 <_ZdlPv@@Base+0x254>
   14064:	bl	8db4 <__cxa_end_cleanup@plt>
   14068:	andeq	r9, r2, r4, lsl #5
   1406c:	movw	r3, #28944	; 0x7110
   14070:	movt	r3, #2
   14074:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14078:	movw	r9, #29004	; 0x714c
   1407c:	sub	sp, sp, #36	; 0x24
   14080:	ldr	ip, [r3]
   14084:	movt	r9, #2
   14088:	mov	r7, r0
   1408c:	str	r3, [sp, #12]
   14090:	mov	r5, r1
   14094:	ldr	r3, [r9]
   14098:	movw	r0, #48940	; 0xbf2c
   1409c:	mov	r1, #1
   140a0:	movt	r0, #1
   140a4:	mov	r2, #51	; 0x33
   140a8:	str	ip, [sp, #28]
   140ac:	bl	8e44 <fwrite@plt>
   140b0:	ldr	r3, [r7]
   140b4:	cmp	r3, r5
   140b8:	ble	14304 <fputs@plt+0xb3dc>
   140bc:	lsl	sl, r5, #2
   140c0:	ldr	r1, [r7, #4]
   140c4:	ldr	r8, [pc, #624]	; 1433c <fputs@plt+0xb414>
   140c8:	sub	fp, sl, #4
   140cc:	mov	r6, #0
   140d0:	cmp	r6, r1
   140d4:	blt	14124 <fputs@plt+0xb1fc>
   140d8:	mov	r1, #1
   140dc:	mov	r2, #4
   140e0:	ldr	r3, [r9]
   140e4:	movw	r0, #49012	; 0xbf74
   140e8:	movt	r0, #1
   140ec:	bl	8e44 <fwrite@plt>
   140f0:	ldr	r3, [r9]
   140f4:	mov	r1, #1
   140f8:	mov	r2, #17
   140fc:	movw	r0, #49624	; 0xc1d8
   14100:	movt	r0, #1
   14104:	bl	8e44 <fwrite@plt>
   14108:	ldr	r1, [sp, #12]
   1410c:	ldr	r2, [sp, #28]
   14110:	ldr	r3, [r1]
   14114:	cmp	r2, r3
   14118:	bne	14338 <fputs@plt+0xb410>
   1411c:	add	sp, sp, #36	; 0x24
   14120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14124:	ldr	r3, [r7, #36]	; 0x24
   14128:	ldr	r3, [r3, sl]
   1412c:	add	r2, r3, r6, lsl #2
   14130:	ldr	r3, [r3, r6, lsl #2]
   14134:	cmp	r3, #0
   14138:	beq	1414c <fputs@plt+0xb224>
   1413c:	ldr	r0, [r3, #16]
   14140:	cmp	r0, r5
   14144:	addne	r6, r6, #1
   14148:	bne	140d0 <fputs@plt+0xb1a8>
   1414c:	mov	r4, r6
   14150:	b	14158 <fputs@plt+0xb230>
   14154:	ldr	r3, [r2, #4]!
   14158:	cmp	r3, #0
   1415c:	beq	1416c <fputs@plt+0xb244>
   14160:	ldr	r3, [r3, #16]
   14164:	cmp	r3, r5
   14168:	bne	142c0 <fputs@plt+0xb398>
   1416c:	add	r4, r4, #1
   14170:	cmp	r4, r1
   14174:	bne	14154 <fputs@plt+0xb22c>
   14178:	mov	r2, #14
   1417c:	mov	r1, #1
   14180:	str	r6, [sp]
   14184:	movw	r3, #45500	; 0xb1bc
   14188:	ldr	r0, [pc, #432]	; 14340 <fputs@plt+0xb418>
   1418c:	movt	r3, #1
   14190:	bl	8ebc <__sprintf_chk@plt>
   14194:	ldr	r1, [pc, #420]	; 14340 <fputs@plt+0xb418>
   14198:	add	r0, sp, #16
   1419c:	bl	1936c <_ZdlPv@@Base+0x168>
   141a0:	ldr	r2, [pc, #404]	; 1433c <fputs@plt+0xb414>
   141a4:	movw	r0, #45916	; 0xb35c
   141a8:	str	r8, [sp]
   141ac:	add	r1, sp, #16
   141b0:	str	r8, [sp, #4]
   141b4:	mov	r3, r2
   141b8:	movt	r0, #1
   141bc:	bl	109bc <fputs@plt+0x7a94>
   141c0:	add	r0, sp, #16
   141c4:	bl	19458 <_ZdlPv@@Base+0x254>
   141c8:	cmp	r5, #0
   141cc:	ble	141e4 <fputs@plt+0xb2bc>
   141d0:	ldr	r3, [r7, #40]	; 0x28
   141d4:	ldr	r3, [r3, fp]
   141d8:	ldrb	r3, [r3, r6]
   141dc:	cmp	r3, #2
   141e0:	beq	142e8 <fputs@plt+0xb3c0>
   141e4:	ldr	r3, [r7]
   141e8:	cmp	r5, r3
   141ec:	bge	14204 <fputs@plt+0xb2dc>
   141f0:	ldr	r3, [r7, #40]	; 0x28
   141f4:	ldr	r3, [r3, sl]
   141f8:	ldrb	r3, [r3, r6]
   141fc:	cmp	r3, #2
   14200:	beq	142e8 <fputs@plt+0xb3c0>
   14204:	ldr	r1, [r9]
   14208:	mov	r0, #39	; 0x27
   1420c:	bl	8e8c <fputc@plt>
   14210:	mov	r2, #14
   14214:	mov	r1, #1
   14218:	str	r4, [sp]
   1421c:	movw	r3, #45500	; 0xb1bc
   14220:	ldr	r0, [pc, #280]	; 14340 <fputs@plt+0xb418>
   14224:	movt	r3, #1
   14228:	bl	8ebc <__sprintf_chk@plt>
   1422c:	ldr	r1, [pc, #268]	; 14340 <fputs@plt+0xb418>
   14230:	add	r0, sp, #16
   14234:	bl	1936c <_ZdlPv@@Base+0x168>
   14238:	ldr	r2, [pc, #252]	; 1433c <fputs@plt+0xb414>
   1423c:	movw	r0, #45956	; 0xb384
   14240:	str	r8, [sp]
   14244:	str	r8, [sp, #4]
   14248:	movt	r0, #1
   1424c:	mov	r3, r2
   14250:	add	r1, sp, #16
   14254:	bl	109bc <fputs@plt+0x7a94>
   14258:	add	r0, sp, #16
   1425c:	bl	19458 <_ZdlPv@@Base+0x254>
   14260:	cmp	r5, #0
   14264:	ble	1427c <fputs@plt+0xb354>
   14268:	ldr	r3, [r7, #40]	; 0x28
   1426c:	ldr	r3, [r3, fp]
   14270:	ldrb	r3, [r3, r4]
   14274:	cmp	r3, #2
   14278:	beq	142cc <fputs@plt+0xb3a4>
   1427c:	ldr	r3, [r7]
   14280:	cmp	r5, r3
   14284:	bge	1429c <fputs@plt+0xb374>
   14288:	ldr	r3, [r7, #40]	; 0x28
   1428c:	ldr	r3, [r3, sl]
   14290:	ldrb	r3, [r3, r4]
   14294:	cmp	r3, #2
   14298:	beq	142cc <fputs@plt+0xb3a4>
   1429c:	mov	r1, #1
   142a0:	movw	r0, #49576	; 0xc1a8
   142a4:	mov	r2, #3
   142a8:	movt	r0, #1
   142ac:	ldr	r3, [r9]
   142b0:	mov	r6, r4
   142b4:	bl	8e44 <fwrite@plt>
   142b8:	ldr	r1, [r7, #4]
   142bc:	b	140d0 <fputs@plt+0xb1a8>
   142c0:	cmp	r6, r4
   142c4:	bge	140d8 <fputs@plt+0xb1b0>
   142c8:	b	14178 <fputs@plt+0xb250>
   142cc:	movw	r0, #45560	; 0xb1f8
   142d0:	mov	r1, #1
   142d4:	mov	r2, #3
   142d8:	ldr	r3, [r9]
   142dc:	movt	r0, #1
   142e0:	bl	8e44 <fwrite@plt>
   142e4:	b	1429c <fputs@plt+0xb374>
   142e8:	movw	r0, #45556	; 0xb1f4
   142ec:	mov	r1, #1
   142f0:	mov	r2, #3
   142f4:	ldr	r3, [r9]
   142f8:	movt	r0, #1
   142fc:	bl	8e44 <fwrite@plt>
   14300:	b	14204 <fputs@plt+0xb2dc>
   14304:	movw	r0, #48992	; 0xbf60
   14308:	mov	r1, #1
   1430c:	mov	r2, #16
   14310:	ldr	r3, [r9]
   14314:	movt	r0, #1
   14318:	bl	8e44 <fwrite@plt>
   1431c:	b	140d8 <fputs@plt+0xb1b0>
   14320:	add	r0, sp, #16
   14324:	bl	19458 <_ZdlPv@@Base+0x254>
   14328:	bl	8db4 <__cxa_end_cleanup@plt>
   1432c:	add	r0, sp, #16
   14330:	bl	19458 <_ZdlPv@@Base+0x254>
   14334:	bl	8db4 <__cxa_end_cleanup@plt>
   14338:	bl	8e74 <__stack_chk_fail@plt>
   1433c:	andeq	r9, r2, r4, lsl #5
   14340:	andeq	r9, r2, r4, ror #4
   14344:	mov	r3, r0
   14348:	mov	r2, #1
   1434c:	mov	r0, r1
   14350:	strb	r2, [r3, #12]
   14354:	ldr	r1, [r3, #8]
   14358:	b	1406c <fputs@plt+0xb144>
   1435c:	push	{r4, r5, r6, lr}
   14360:	movw	r6, #29004	; 0x714c
   14364:	movt	r6, #2
   14368:	mov	r5, r0
   1436c:	mov	r1, #1
   14370:	movw	r0, #49020	; 0xbf7c
   14374:	ldr	r3, [r6]
   14378:	mov	r2, #74	; 0x4a
   1437c:	movt	r0, #1
   14380:	bl	8e44 <fwrite@plt>
   14384:	ldr	r3, [r5, #76]	; 0x4c
   14388:	tst	r3, #28
   1438c:	bne	14424 <fputs@plt+0xb4fc>
   14390:	movw	r0, #49124	; 0xbfe4
   14394:	mov	r1, #1
   14398:	movt	r0, #1
   1439c:	mov	r2, #15
   143a0:	ldr	r3, [r6]
   143a4:	bl	8e44 <fwrite@plt>
   143a8:	ldr	r4, [r5, #16]
   143ac:	cmp	r4, #0
   143b0:	beq	143cc <fputs@plt+0xb4a4>
   143b4:	mov	r0, r4
   143b8:	mov	r1, r5
   143bc:	bl	12a64 <fputs@plt+0x9b3c>
   143c0:	ldr	r4, [r4]
   143c4:	cmp	r4, #0
   143c8:	bne	143b4 <fputs@plt+0xb48c>
   143cc:	ldr	r3, [r5, #76]	; 0x4c
   143d0:	tst	r3, #16
   143d4:	beq	143f0 <fputs@plt+0xb4c8>
   143d8:	movw	r0, #49140	; 0xbff4
   143dc:	mov	r1, #1
   143e0:	movt	r0, #1
   143e4:	mov	r2, #230	; 0xe6
   143e8:	ldr	r3, [r6]
   143ec:	bl	8e44 <fwrite@plt>
   143f0:	ldr	r3, [r6]
   143f4:	mov	r1, #1
   143f8:	mov	r2, #13
   143fc:	movw	r0, #49372	; 0xc0dc
   14400:	movt	r0, #1
   14404:	bl	8e44 <fwrite@plt>
   14408:	ldr	r3, [r6]
   1440c:	movw	r0, #49388	; 0xc0ec
   14410:	mov	r1, #1
   14414:	movt	r0, #1
   14418:	mov	r2, #82	; 0x52
   1441c:	pop	{r4, r5, r6, lr}
   14420:	b	8e44 <fwrite@plt>
   14424:	ldr	r3, [r6]
   14428:	mov	r2, #24
   1442c:	mov	r1, #1
   14430:	movw	r0, #49096	; 0xbfc8
   14434:	movt	r0, #1
   14438:	bl	8e44 <fwrite@plt>
   1443c:	mov	r0, r5
   14440:	mov	r1, #0
   14444:	bl	1406c <fputs@plt+0xb144>
   14448:	movw	r0, #46420	; 0xb554
   1444c:	mov	r1, #1
   14450:	mov	r2, #4
   14454:	ldr	r3, [r6]
   14458:	movt	r0, #1
   1445c:	bl	8e44 <fwrite@plt>
   14460:	b	14390 <fputs@plt+0xb468>
   14464:	movw	r2, #28944	; 0x7110
   14468:	movt	r2, #2
   1446c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14470:	movw	r8, #29004	; 0x714c
   14474:	sub	sp, sp, #44	; 0x2c
   14478:	ldr	ip, [r2]
   1447c:	movt	r8, #2
   14480:	mov	r9, r0
   14484:	str	r2, [sp, #20]
   14488:	mov	r5, r1
   1448c:	ldr	r3, [r8]
   14490:	movw	r0, #49472	; 0xc140
   14494:	mov	r1, #1
   14498:	movt	r0, #1
   1449c:	mov	r2, #54	; 0x36
   144a0:	str	ip, [sp, #36]	; 0x24
   144a4:	bl	8e44 <fwrite@plt>
   144a8:	ldr	r3, [r9]
   144ac:	cmp	r3, r5
   144b0:	ble	14814 <fputs@plt+0xb8ec>
   144b4:	ldr	r1, [r9, #4]
   144b8:	lsl	r3, r5, #2
   144bc:	ldr	r7, [pc, #928]	; 14864 <fputs@plt+0xb93c>
   144c0:	mov	r6, #0
   144c4:	sub	r0, r3, #4
   144c8:	str	r3, [sp, #12]
   144cc:	str	r0, [sp, #16]
   144d0:	cmp	r6, r1
   144d4:	blt	1450c <fputs@plt+0xb5e4>
   144d8:	ldr	r3, [r8]
   144dc:	mov	r1, #1
   144e0:	mov	r2, #21
   144e4:	movw	r0, #49620	; 0xc1d4
   144e8:	movt	r0, #1
   144ec:	bl	8e44 <fwrite@plt>
   144f0:	ldr	r1, [sp, #20]
   144f4:	ldr	r2, [sp, #36]	; 0x24
   144f8:	ldr	r3, [r1]
   144fc:	cmp	r2, r3
   14500:	bne	14860 <fputs@plt+0xb938>
   14504:	add	sp, sp, #44	; 0x2c
   14508:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1450c:	ldr	r2, [sp, #12]
   14510:	ldr	r3, [r9, #36]	; 0x24
   14514:	ldr	r3, [r3, r2]
   14518:	add	r2, r3, r6, lsl #2
   1451c:	ldr	r3, [r3, r6, lsl #2]
   14520:	cmp	r3, #0
   14524:	beq	14538 <fputs@plt+0xb610>
   14528:	ldr	r0, [r3, #16]
   1452c:	cmp	r0, r5
   14530:	addne	r6, r6, #1
   14534:	bne	144d0 <fputs@plt+0xb5a8>
   14538:	mov	r4, r6
   1453c:	b	14544 <fputs@plt+0xb61c>
   14540:	ldr	r3, [r2, #4]!
   14544:	cmp	r3, #0
   14548:	beq	14558 <fputs@plt+0xb630>
   1454c:	ldr	r3, [r3, #16]
   14550:	cmp	r3, r5
   14554:	bne	147f0 <fputs@plt+0xb8c8>
   14558:	add	r4, r4, #1
   1455c:	cmp	r4, r1
   14560:	bne	14540 <fputs@plt+0xb618>
   14564:	cmp	r5, #0
   14568:	ble	14584 <fputs@plt+0xb65c>
   1456c:	ldr	r3, [r9, #40]	; 0x28
   14570:	ldr	r0, [sp, #16]
   14574:	ldr	r2, [r3, r0]
   14578:	ldrb	r2, [r2, r6]
   1457c:	cmp	r2, #2
   14580:	beq	14808 <fputs@plt+0xb8e0>
   14584:	ldr	r2, [r9]
   14588:	cmp	r5, r2
   1458c:	movge	fp, #0
   14590:	bge	145b8 <fputs@plt+0xb690>
   14594:	ldr	r3, [r9, #40]	; 0x28
   14598:	movw	r1, #45556	; 0xb1f4
   1459c:	ldr	r0, [sp, #12]
   145a0:	movt	r1, #1
   145a4:	ldr	r3, [r3, r0]
   145a8:	ldrb	fp, [r3, r6]
   145ac:	cmp	fp, #2
   145b0:	moveq	fp, r1
   145b4:	movne	fp, #0
   145b8:	cmp	r5, #0
   145bc:	ble	145dc <fputs@plt+0xb6b4>
   145c0:	ldr	r3, [r9, #40]	; 0x28
   145c4:	ldr	r1, [sp, #16]
   145c8:	ldr	r3, [r3, r1]
   145cc:	ldrb	r3, [r3, r4]
   145d0:	cmp	r3, #2
   145d4:	beq	147fc <fputs@plt+0xb8d4>
   145d8:	ldr	r2, [r9]
   145dc:	cmp	r5, r2
   145e0:	movge	sl, #0
   145e4:	bge	1460c <fputs@plt+0xb6e4>
   145e8:	ldr	r2, [r9, #40]	; 0x28
   145ec:	movw	r3, #45560	; 0xb1f8
   145f0:	ldr	r0, [sp, #12]
   145f4:	movt	r3, #1
   145f8:	ldr	r2, [r2, r0]
   145fc:	ldrb	sl, [r2, r4]
   14600:	cmp	sl, #2
   14604:	moveq	sl, r3
   14608:	movne	sl, #0
   1460c:	mov	r2, #14
   14610:	mov	r1, #1
   14614:	str	r6, [sp]
   14618:	movw	r3, #45500	; 0xb1bc
   1461c:	ldr	r0, [pc, #580]	; 14868 <fputs@plt+0xb940>
   14620:	movt	r3, #1
   14624:	bl	8ebc <__sprintf_chk@plt>
   14628:	ldr	r1, [pc, #568]	; 14868 <fputs@plt+0xb940>
   1462c:	add	r0, sp, #24
   14630:	bl	1936c <_ZdlPv@@Base+0x168>
   14634:	ldr	r2, [pc, #552]	; 14864 <fputs@plt+0xb93c>
   14638:	movw	r0, #49580	; 0xc1ac
   1463c:	str	r7, [sp]
   14640:	add	r1, sp, #24
   14644:	str	r7, [sp, #4]
   14648:	mov	r3, r2
   1464c:	movt	r0, #1
   14650:	bl	109bc <fputs@plt+0x7a94>
   14654:	add	r0, sp, #24
   14658:	bl	19458 <_ZdlPv@@Base+0x254>
   1465c:	cmp	fp, #0
   14660:	beq	14670 <fputs@plt+0xb748>
   14664:	mov	r0, fp
   14668:	ldr	r1, [r8]
   1466c:	bl	8f28 <fputs@plt>
   14670:	ldr	r1, [r8]
   14674:	mov	r0, #39	; 0x27
   14678:	bl	8e8c <fputc@plt>
   1467c:	mov	r2, #14
   14680:	mov	r1, #1
   14684:	str	r4, [sp]
   14688:	movw	r3, #45500	; 0xb1bc
   1468c:	ldr	r0, [pc, #468]	; 14868 <fputs@plt+0xb940>
   14690:	movt	r3, #1
   14694:	bl	8ebc <__sprintf_chk@plt>
   14698:	ldr	r1, [pc, #456]	; 14868 <fputs@plt+0xb940>
   1469c:	add	r0, sp, #24
   146a0:	bl	1936c <_ZdlPv@@Base+0x168>
   146a4:	ldr	r2, [pc, #440]	; 14864 <fputs@plt+0xb93c>
   146a8:	movw	r0, #45956	; 0xb384
   146ac:	str	r7, [sp]
   146b0:	str	r7, [sp, #4]
   146b4:	movt	r0, #1
   146b8:	mov	r3, r2
   146bc:	add	r1, sp, #24
   146c0:	bl	109bc <fputs@plt+0x7a94>
   146c4:	add	r0, sp, #24
   146c8:	bl	19458 <_ZdlPv@@Base+0x254>
   146cc:	cmp	sl, #0
   146d0:	beq	146e0 <fputs@plt+0xb7b8>
   146d4:	mov	r0, sl
   146d8:	ldr	r1, [r8]
   146dc:	bl	8f28 <fputs@plt>
   146e0:	mov	r1, #1
   146e4:	mov	r2, #3
   146e8:	ldr	r3, [r8]
   146ec:	movw	r0, #49576	; 0xc1a8
   146f0:	movt	r0, #1
   146f4:	bl	8e44 <fwrite@plt>
   146f8:	mov	r2, #14
   146fc:	mov	r1, #1
   14700:	str	r6, [sp]
   14704:	movw	r3, #45500	; 0xb1bc
   14708:	ldr	r0, [pc, #344]	; 14868 <fputs@plt+0xb940>
   1470c:	movt	r3, #1
   14710:	bl	8ebc <__sprintf_chk@plt>
   14714:	ldr	r1, [pc, #332]	; 14868 <fputs@plt+0xb940>
   14718:	add	r0, sp, #24
   1471c:	bl	1936c <_ZdlPv@@Base+0x168>
   14720:	ldr	r2, [pc, #316]	; 14864 <fputs@plt+0xb93c>
   14724:	movw	r0, #49600	; 0xc1c0
   14728:	str	r7, [sp]
   1472c:	str	r7, [sp, #4]
   14730:	movt	r0, #1
   14734:	mov	r3, r2
   14738:	add	r1, sp, #24
   1473c:	bl	109bc <fputs@plt+0x7a94>
   14740:	add	r0, sp, #24
   14744:	bl	19458 <_ZdlPv@@Base+0x254>
   14748:	cmp	fp, #0
   1474c:	beq	1475c <fputs@plt+0xb834>
   14750:	mov	r0, fp
   14754:	ldr	r1, [r8]
   14758:	bl	8f28 <fputs@plt>
   1475c:	ldr	r1, [r8]
   14760:	mov	r0, #39	; 0x27
   14764:	bl	8e8c <fputc@plt>
   14768:	mov	r2, #14
   1476c:	mov	r1, #1
   14770:	str	r4, [sp]
   14774:	movw	r3, #45500	; 0xb1bc
   14778:	ldr	r0, [pc, #232]	; 14868 <fputs@plt+0xb940>
   1477c:	movt	r3, #1
   14780:	bl	8ebc <__sprintf_chk@plt>
   14784:	ldr	r1, [pc, #220]	; 14868 <fputs@plt+0xb940>
   14788:	add	r0, sp, #24
   1478c:	bl	1936c <_ZdlPv@@Base+0x168>
   14790:	ldr	r2, [pc, #204]	; 14864 <fputs@plt+0xb93c>
   14794:	movw	r0, #45956	; 0xb384
   14798:	str	r7, [sp]
   1479c:	str	r7, [sp, #4]
   147a0:	movt	r0, #1
   147a4:	mov	r3, r2
   147a8:	add	r1, sp, #24
   147ac:	bl	109bc <fputs@plt+0x7a94>
   147b0:	add	r0, sp, #24
   147b4:	bl	19458 <_ZdlPv@@Base+0x254>
   147b8:	cmp	sl, #0
   147bc:	beq	147cc <fputs@plt+0xb8a4>
   147c0:	mov	r0, sl
   147c4:	ldr	r1, [r8]
   147c8:	bl	8f28 <fputs@plt>
   147cc:	mov	r1, #1
   147d0:	movw	r0, #49576	; 0xc1a8
   147d4:	mov	r2, #3
   147d8:	movt	r0, #1
   147dc:	ldr	r3, [r8]
   147e0:	mov	r6, r4
   147e4:	bl	8e44 <fwrite@plt>
   147e8:	ldr	r1, [r9, #4]
   147ec:	b	144d0 <fputs@plt+0xb5a8>
   147f0:	cmp	r6, r4
   147f4:	bge	144d8 <fputs@plt+0xb5b0>
   147f8:	b	14564 <fputs@plt+0xb63c>
   147fc:	movw	sl, #45560	; 0xb1f8
   14800:	movt	sl, #1
   14804:	b	1460c <fputs@plt+0xb6e4>
   14808:	movw	fp, #45556	; 0xb1f4
   1480c:	movt	fp, #1
   14810:	b	145c4 <fputs@plt+0xb69c>
   14814:	movw	r0, #49528	; 0xc178
   14818:	mov	r1, #1
   1481c:	mov	r2, #51	; 0x33
   14820:	ldr	r3, [r8]
   14824:	movt	r0, #1
   14828:	bl	8e44 <fwrite@plt>
   1482c:	b	144d8 <fputs@plt+0xb5b0>
   14830:	add	r0, sp, #24
   14834:	bl	19458 <_ZdlPv@@Base+0x254>
   14838:	bl	8db4 <__cxa_end_cleanup@plt>
   1483c:	add	r0, sp, #24
   14840:	bl	19458 <_ZdlPv@@Base+0x254>
   14844:	bl	8db4 <__cxa_end_cleanup@plt>
   14848:	add	r0, sp, #24
   1484c:	bl	19458 <_ZdlPv@@Base+0x254>
   14850:	bl	8db4 <__cxa_end_cleanup@plt>
   14854:	add	r0, sp, #24
   14858:	bl	19458 <_ZdlPv@@Base+0x254>
   1485c:	bl	8db4 <__cxa_end_cleanup@plt>
   14860:	bl	8e74 <__stack_chk_fail@plt>
   14864:	andeq	r9, r2, r4, lsl #5
   14868:	andeq	r9, r2, r4, ror #4
   1486c:	mov	r3, r0
   14870:	mov	r2, #1
   14874:	mov	r0, r1
   14878:	strb	r2, [r3, #12]
   1487c:	ldr	r1, [r3, #8]
   14880:	b	14464 <fputs@plt+0xb53c>
   14884:	push	{r4, r5, r6, lr}
   14888:	movw	r4, #28944	; 0x7110
   1488c:	movt	r4, #2
   14890:	movw	r5, #29004	; 0x714c
   14894:	movt	r5, #2
   14898:	sub	sp, sp, #40	; 0x28
   1489c:	ldr	ip, [r4]
   148a0:	mov	r6, r0
   148a4:	ldr	r3, [r5]
   148a8:	movw	r0, #49644	; 0xc1ec
   148ac:	mov	r1, #1
   148b0:	movt	r0, #1
   148b4:	mov	r2, #7
   148b8:	str	ip, [sp, #36]	; 0x24
   148bc:	bl	8e44 <fwrite@plt>
   148c0:	ldr	r3, [r6, #76]	; 0x4c
   148c4:	tst	r3, #32
   148c8:	bne	148d4 <fputs@plt+0xb9ac>
   148cc:	tst	r3, #28
   148d0:	bne	149c8 <fputs@plt+0xbaa0>
   148d4:	ands	r1, r3, #16
   148d8:	bne	14908 <fputs@plt+0xb9e0>
   148dc:	tst	r3, #12
   148e0:	bne	148fc <fputs@plt+0xb9d4>
   148e4:	ldr	r2, [sp, #36]	; 0x24
   148e8:	ldr	r3, [r4]
   148ec:	cmp	r2, r3
   148f0:	bne	149e8 <fputs@plt+0xbac0>
   148f4:	add	sp, sp, #40	; 0x28
   148f8:	pop	{r4, r5, r6, pc}
   148fc:	mov	r0, r6
   14900:	bl	1406c <fputs@plt+0xb144>
   14904:	b	148e4 <fputs@plt+0xb9bc>
   14908:	mov	r1, #1
   1490c:	mov	r2, #101	; 0x65
   14910:	ldr	r3, [r5]
   14914:	movw	r0, #49664	; 0xc200
   14918:	movt	r0, #1
   1491c:	bl	8e44 <fwrite@plt>
   14920:	mov	r2, #0
   14924:	mov	r1, #1
   14928:	str	r2, [sp]
   1492c:	movw	r3, #45500	; 0xb1bc
   14930:	mov	r2, #14
   14934:	movt	r3, #1
   14938:	ldr	r0, [pc, #196]	; 14a04 <fputs@plt+0xbadc>
   1493c:	bl	8ebc <__sprintf_chk@plt>
   14940:	ldr	r1, [pc, #188]	; 14a04 <fputs@plt+0xbadc>
   14944:	add	r0, sp, #12
   14948:	bl	1936c <_ZdlPv@@Base+0x168>
   1494c:	ldr	r2, [r6, #4]
   14950:	mov	r1, #1
   14954:	movw	r3, #45500	; 0xb1bc
   14958:	ldr	r0, [pc, #164]	; 14a04 <fputs@plt+0xbadc>
   1495c:	movt	r3, #1
   14960:	str	r2, [sp]
   14964:	mov	r2, #14
   14968:	bl	8ebc <__sprintf_chk@plt>
   1496c:	add	r0, sp, #24
   14970:	ldr	r1, [pc, #140]	; 14a04 <fputs@plt+0xbadc>
   14974:	bl	1936c <_ZdlPv@@Base+0x168>
   14978:	ldr	ip, [pc, #136]	; 14a08 <fputs@plt+0xbae0>
   1497c:	movw	r0, #49768	; 0xc268
   14980:	add	r1, sp, #12
   14984:	movt	r0, #1
   14988:	add	r2, sp, #24
   1498c:	str	ip, [sp]
   14990:	mov	r3, ip
   14994:	str	ip, [sp, #4]
   14998:	bl	109bc <fputs@plt+0x7a94>
   1499c:	add	r0, sp, #24
   149a0:	bl	19458 <_ZdlPv@@Base+0x254>
   149a4:	add	r0, sp, #12
   149a8:	bl	19458 <_ZdlPv@@Base+0x254>
   149ac:	ldr	r3, [r5]
   149b0:	movw	r0, #49624	; 0xc1d8
   149b4:	mov	r1, #1
   149b8:	mov	r2, #17
   149bc:	movt	r0, #1
   149c0:	bl	8e44 <fwrite@plt>
   149c4:	b	148e4 <fputs@plt+0xb9bc>
   149c8:	ldr	r3, [r5]
   149cc:	movw	r0, #49652	; 0xc1f4
   149d0:	mov	r1, #1
   149d4:	movt	r0, #1
   149d8:	mov	r2, #8
   149dc:	bl	8e44 <fwrite@plt>
   149e0:	ldr	r3, [r6, #76]	; 0x4c
   149e4:	b	148d4 <fputs@plt+0xb9ac>
   149e8:	bl	8e74 <__stack_chk_fail@plt>
   149ec:	add	r0, sp, #12
   149f0:	bl	19458 <_ZdlPv@@Base+0x254>
   149f4:	bl	8db4 <__cxa_end_cleanup@plt>
   149f8:	add	r0, sp, #24
   149fc:	bl	19458 <_ZdlPv@@Base+0x254>
   14a00:	b	149ec <fputs@plt+0xbac4>
   14a04:	andeq	r9, r2, r4, ror #4
   14a08:	andeq	r9, r2, r4, lsl #5
   14a0c:	push	{r4, r5, r6, lr}
   14a10:	movw	r6, #28944	; 0x7110
   14a14:	movt	r6, #2
   14a18:	ldr	r4, [r0, #20]
   14a1c:	sub	sp, sp, #24
   14a20:	mov	r5, r0
   14a24:	ldr	r3, [r6]
   14a28:	cmp	r4, #0
   14a2c:	str	r3, [sp, #20]
   14a30:	bne	14a44 <fputs@plt+0xbb1c>
   14a34:	b	14a74 <fputs@plt+0xbb4c>
   14a38:	ldr	r4, [r4, #4]
   14a3c:	cmp	r4, #0
   14a40:	beq	14a74 <fputs@plt+0xbb4c>
   14a44:	ldr	r2, [r5]
   14a48:	ldr	r3, [r4, #8]
   14a4c:	cmp	r2, r3
   14a50:	bgt	14a38 <fputs@plt+0xbb10>
   14a54:	ldr	r3, [r4]
   14a58:	mov	r0, r4
   14a5c:	mov	r1, r5
   14a60:	ldr	r3, [r3]
   14a64:	blx	r3
   14a68:	ldr	r4, [r4, #4]
   14a6c:	cmp	r4, #0
   14a70:	bne	14a44 <fputs@plt+0xbb1c>
   14a74:	ldr	r3, [r5, #76]	; 0x4c
   14a78:	tst	r3, #32
   14a7c:	beq	14b74 <fputs@plt+0xbc4c>
   14a80:	ldr	r2, [r5]
   14a84:	mov	r1, #1
   14a88:	movw	r3, #45508	; 0xb1c4
   14a8c:	ldr	r0, [pc, #304]	; 14bc4 <fputs@plt+0xbc9c>
   14a90:	movt	r3, #1
   14a94:	str	r2, [sp]
   14a98:	mov	r2, #14
   14a9c:	bl	8ebc <__sprintf_chk@plt>
   14aa0:	ldr	r1, [pc, #284]	; 14bc4 <fputs@plt+0xbc9c>
   14aa4:	add	r0, sp, #8
   14aa8:	bl	1936c <_ZdlPv@@Base+0x168>
   14aac:	ldr	r3, [pc, #276]	; 14bc8 <fputs@plt+0xbca0>
   14ab0:	movw	r0, #49832	; 0xc2a8
   14ab4:	add	r1, sp, #8
   14ab8:	movt	r0, #1
   14abc:	mov	r2, r3
   14ac0:	str	r3, [sp]
   14ac4:	str	r3, [sp, #4]
   14ac8:	bl	109bc <fputs@plt+0x7a94>
   14acc:	movw	r4, #29004	; 0x714c
   14ad0:	movt	r4, #2
   14ad4:	add	r0, sp, #8
   14ad8:	bl	19458 <_ZdlPv@@Base+0x254>
   14adc:	ldr	r3, [r4]
   14ae0:	movw	r0, #49840	; 0xc2b0
   14ae4:	mov	r1, #1
   14ae8:	movt	r0, #1
   14aec:	mov	r2, #75	; 0x4b
   14af0:	bl	8e44 <fwrite@plt>
   14af4:	ldr	r3, [r5, #76]	; 0x4c
   14af8:	tst	r3, #32
   14afc:	bne	14b08 <fputs@plt+0xbbe0>
   14b00:	tst	r3, #28
   14b04:	bne	14b98 <fputs@plt+0xbc70>
   14b08:	movw	r0, #49928	; 0xc308
   14b0c:	mov	r1, #1
   14b10:	movt	r0, #1
   14b14:	mov	r2, #38	; 0x26
   14b18:	ldr	r3, [r4]
   14b1c:	bl	8e44 <fwrite@plt>
   14b20:	ldr	r3, [r5, #76]	; 0x4c
   14b24:	tst	r3, #16
   14b28:	beq	14b44 <fputs@plt+0xbc1c>
   14b2c:	movw	r0, #49968	; 0xc330
   14b30:	mov	r1, #1
   14b34:	movt	r0, #1
   14b38:	mov	r2, #7
   14b3c:	ldr	r3, [r4]
   14b40:	bl	8e44 <fwrite@plt>
   14b44:	ldr	r3, [r4]
   14b48:	mov	r2, #21
   14b4c:	movw	r0, #49976	; 0xc338
   14b50:	mov	r1, #1
   14b54:	movt	r0, #1
   14b58:	bl	8e44 <fwrite@plt>
   14b5c:	ldr	r2, [sp, #20]
   14b60:	ldr	r3, [r6]
   14b64:	cmp	r2, r3
   14b68:	bne	14bc0 <fputs@plt+0xbc98>
   14b6c:	add	sp, sp, #24
   14b70:	pop	{r4, r5, r6, pc}
   14b74:	movw	r3, #29004	; 0x714c
   14b78:	movt	r3, #2
   14b7c:	movw	r0, #49820	; 0xc29c
   14b80:	mov	r1, #1
   14b84:	ldr	r3, [r3]
   14b88:	mov	r2, #10
   14b8c:	movt	r0, #1
   14b90:	bl	8e44 <fwrite@plt>
   14b94:	b	14a80 <fputs@plt+0xbb58>
   14b98:	movw	r0, #49916	; 0xc2fc
   14b9c:	mov	r1, #1
   14ba0:	mov	r2, #11
   14ba4:	ldr	r3, [r4]
   14ba8:	movt	r0, #1
   14bac:	bl	8e44 <fwrite@plt>
   14bb0:	b	14b20 <fputs@plt+0xbbf8>
   14bb4:	add	r0, sp, #8
   14bb8:	bl	19458 <_ZdlPv@@Base+0x254>
   14bbc:	bl	8db4 <__cxa_end_cleanup@plt>
   14bc0:	bl	8e74 <__stack_chk_fail@plt>
   14bc4:	andeq	r9, r2, r4, ror r2
   14bc8:	andeq	r9, r2, r4, lsl #5
   14bcc:	push	{r4, r5, r6, r7, r8, lr}
   14bd0:	movw	r4, #37220	; 0x9164
   14bd4:	movt	r4, #2
   14bd8:	movw	r5, #28944	; 0x7110
   14bdc:	movt	r5, #2
   14be0:	sub	sp, sp, #40	; 0x28
   14be4:	ldr	r3, [r4, #300]	; 0x12c
   14be8:	mov	r8, r1
   14bec:	ldr	r2, [r5]
   14bf0:	mov	r7, r0
   14bf4:	cmp	r3, #0
   14bf8:	str	r2, [sp, #36]	; 0x24
   14bfc:	bne	14c18 <fputs@plt+0xbcf0>
   14c00:	ldr	r1, [r4, #304]	; 0x130
   14c04:	cmp	r1, #0
   14c08:	beq	14c18 <fputs@plt+0xbcf0>
   14c0c:	bl	8f04 <strcmp@plt>
   14c10:	cmp	r0, #0
   14c14:	beq	14c8c <fputs@plt+0xbd64>
   14c18:	add	r6, sp, #24
   14c1c:	mov	r1, r8
   14c20:	add	r0, sp, #12
   14c24:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   14c28:	mov	r0, r6
   14c2c:	mov	r1, r7
   14c30:	bl	1936c <_ZdlPv@@Base+0x168>
   14c34:	ldr	ip, [pc, #184]	; 14cf4 <fputs@plt+0xbdcc>
   14c38:	movw	r0, #50008	; 0xc358
   14c3c:	add	r1, sp, #12
   14c40:	movt	r0, #1
   14c44:	mov	r2, r6
   14c48:	str	ip, [sp]
   14c4c:	mov	r3, ip
   14c50:	str	ip, [sp, #4]
   14c54:	bl	109bc <fputs@plt+0x7a94>
   14c58:	mov	r0, r6
   14c5c:	bl	19458 <_ZdlPv@@Base+0x254>
   14c60:	add	r0, sp, #12
   14c64:	bl	19458 <_ZdlPv@@Base+0x254>
   14c68:	mov	r3, #0
   14c6c:	str	r7, [r4, #304]	; 0x130
   14c70:	str	r3, [r4, #300]	; 0x12c
   14c74:	ldr	r2, [sp, #36]	; 0x24
   14c78:	ldr	r3, [r5]
   14c7c:	cmp	r2, r3
   14c80:	bne	14ccc <fputs@plt+0xbda4>
   14c84:	add	sp, sp, #40	; 0x28
   14c88:	pop	{r4, r5, r6, r7, r8, pc}
   14c8c:	add	r6, sp, #24
   14c90:	add	r4, r4, #288	; 0x120
   14c94:	mov	r1, r8
   14c98:	mov	r0, r6
   14c9c:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   14ca0:	movw	r0, #50000	; 0xc350
   14ca4:	mov	r1, r6
   14ca8:	str	r4, [sp]
   14cac:	mov	r2, r4
   14cb0:	str	r4, [sp, #4]
   14cb4:	mov	r3, r4
   14cb8:	movt	r0, #1
   14cbc:	bl	109bc <fputs@plt+0x7a94>
   14cc0:	mov	r0, r6
   14cc4:	bl	19458 <_ZdlPv@@Base+0x254>
   14cc8:	b	14c74 <fputs@plt+0xbd4c>
   14ccc:	bl	8e74 <__stack_chk_fail@plt>
   14cd0:	mov	r0, r6
   14cd4:	bl	19458 <_ZdlPv@@Base+0x254>
   14cd8:	bl	8db4 <__cxa_end_cleanup@plt>
   14cdc:	mov	r0, r6
   14ce0:	bl	19458 <_ZdlPv@@Base+0x254>
   14ce4:	add	r0, sp, #12
   14ce8:	bl	19458 <_ZdlPv@@Base+0x254>
   14cec:	bl	8db4 <__cxa_end_cleanup@plt>
   14cf0:	b	14ce4 <fputs@plt+0xbdbc>
   14cf4:	andeq	r9, r2, r4, lsl #5
   14cf8:	mov	r3, r0
   14cfc:	ldr	r0, [r0, #12]
   14d00:	ldr	r1, [r3, #8]
   14d04:	b	14bcc <fputs@plt+0xbca4>
   14d08:	push	{r3, r4, r5, lr}
   14d0c:	movw	r4, #29004	; 0x714c
   14d10:	movt	r4, #2
   14d14:	mov	r5, r0
   14d18:	mov	r2, #3
   14d1c:	mov	r1, #1
   14d20:	ldr	r3, [r4]
   14d24:	movw	r0, #50020	; 0xc364
   14d28:	movt	r0, #1
   14d2c:	bl	8e44 <fwrite@plt>
   14d30:	ldr	r3, [r5]
   14d34:	mov	r0, r5
   14d38:	ldr	r3, [r3, #52]	; 0x34
   14d3c:	blx	r3
   14d40:	ldr	r1, [r4]
   14d44:	mov	r0, #10
   14d48:	bl	8eec <_IO_putc@plt>
   14d4c:	ldr	r0, [r5, #12]
   14d50:	ldr	r1, [r5, #8]
   14d54:	bl	14bcc <fputs@plt+0xbca4>
   14d58:	ldr	r3, [r4]
   14d5c:	mov	r1, #1
   14d60:	mov	r2, #2
   14d64:	movw	r0, #50024	; 0xc368
   14d68:	movt	r0, #1
   14d6c:	bl	8e44 <fwrite@plt>
   14d70:	ldr	r3, [r5]
   14d74:	mov	r0, r5
   14d78:	mov	r1, #0
   14d7c:	ldr	r3, [r3, #56]	; 0x38
   14d80:	blx	r3
   14d84:	ldr	r1, [r4]
   14d88:	mov	r0, #10
   14d8c:	pop	{r3, r4, r5, lr}
   14d90:	b	8eec <_IO_putc@plt>
   14d94:	push	{r4, r5, r6, lr}
   14d98:	movw	r5, #29004	; 0x714c
   14d9c:	movt	r5, #2
   14da0:	mov	r4, #1
   14da4:	mov	r6, r0
   14da8:	mov	r2, #10
   14dac:	ldr	r3, [r5]
   14db0:	mov	r1, r4
   14db4:	strb	r4, [r0, #12]
   14db8:	movw	r0, #50028	; 0xc36c
   14dbc:	movt	r0, #1
   14dc0:	bl	8e44 <fwrite@plt>
   14dc4:	ldr	r1, [r6, #32]
   14dc8:	ldr	r0, [r6, #28]
   14dcc:	bl	14bcc <fputs@plt+0xbca4>
   14dd0:	add	r0, r6, #16
   14dd4:	bl	dab8 <fputs@plt+0x4b90>
   14dd8:	ldr	r3, [r5]
   14ddc:	mov	r1, r4
   14de0:	movw	r0, #50232	; 0xc438
   14de4:	mov	r2, #6
   14de8:	movt	r0, #1
   14dec:	bl	8e44 <fwrite@plt>
   14df0:	movw	r3, #37220	; 0x9164
   14df4:	movt	r3, #2
   14df8:	str	r4, [r3, #300]	; 0x12c
   14dfc:	pop	{r4, r5, r6, pc}
   14e00:	push	{r4, r5, lr}
   14e04:	movw	r5, #28944	; 0x7110
   14e08:	movt	r5, #2
   14e0c:	sub	sp, sp, #28
   14e10:	mov	r4, r0
   14e14:	ldr	r0, [r0, #12]
   14e18:	ldr	r3, [r5]
   14e1c:	ldr	r1, [r4, #8]
   14e20:	str	r3, [sp, #20]
   14e24:	bl	14bcc <fputs@plt+0xbca4>
   14e28:	ldr	r1, [r4, #24]
   14e2c:	add	r0, sp, #8
   14e30:	ldr	r2, [r4, #28]
   14e34:	bl	f8d0 <fputs@plt+0x69a8>
   14e38:	ldr	r3, [pc, #112]	; 14eb0 <fputs@plt+0xbf88>
   14e3c:	movw	r0, #50040	; 0xc378
   14e40:	add	r1, sp, #8
   14e44:	movt	r0, #1
   14e48:	mov	r2, r3
   14e4c:	str	r3, [sp]
   14e50:	str	r3, [sp, #4]
   14e54:	bl	109bc <fputs@plt+0x7a94>
   14e58:	add	r0, sp, #8
   14e5c:	bl	19458 <_ZdlPv@@Base+0x254>
   14e60:	mov	r0, r4
   14e64:	bl	12440 <fputs@plt+0x9518>
   14e68:	movw	r3, #29004	; 0x714c
   14e6c:	movt	r3, #2
   14e70:	mov	r2, #7
   14e74:	movw	r0, #50064	; 0xc390
   14e78:	mov	r1, #1
   14e7c:	ldr	r3, [r3]
   14e80:	movt	r0, #1
   14e84:	bl	8e44 <fwrite@plt>
   14e88:	ldr	r2, [sp, #20]
   14e8c:	ldr	r3, [r5]
   14e90:	cmp	r2, r3
   14e94:	bne	14ea0 <fputs@plt+0xbf78>
   14e98:	add	sp, sp, #28
   14e9c:	pop	{r4, r5, pc}
   14ea0:	bl	8e74 <__stack_chk_fail@plt>
   14ea4:	add	r0, sp, #8
   14ea8:	bl	19458 <_ZdlPv@@Base+0x254>
   14eac:	bl	8db4 <__cxa_end_cleanup@plt>
   14eb0:	andeq	r9, r2, r4, lsl #5
   14eb4:	push	{r4, r5, r6, r7, r8, r9, lr}
   14eb8:	movw	r9, #28944	; 0x7110
   14ebc:	movt	r9, #2
   14ec0:	ldr	r2, [r0, #44]	; 0x2c
   14ec4:	sub	sp, sp, #44	; 0x2c
   14ec8:	mov	r4, r0
   14ecc:	ldr	r3, [r9]
   14ed0:	cmp	r2, #0
   14ed4:	str	r3, [sp, #36]	; 0x24
   14ed8:	beq	1505c <fputs@plt+0xc134>
   14edc:	ldr	r0, [r0, #12]
   14ee0:	add	r8, sp, #24
   14ee4:	ldr	r1, [r4, #8]
   14ee8:	bl	14bcc <fputs@plt+0xbca4>
   14eec:	ldr	r3, [r4, #16]
   14ef0:	ldr	r2, [r4, #24]
   14ef4:	mov	r1, #1
   14ef8:	ldr	r7, [pc, #664]	; 15198 <fputs@plt+0xc270>
   14efc:	movw	r0, #37220	; 0x9164
   14f00:	str	r3, [sp]
   14f04:	movt	r0, #2
   14f08:	str	r2, [sp, #4]
   14f0c:	movw	r3, #45396	; 0xb154
   14f10:	mov	r2, #26
   14f14:	movt	r3, #1
   14f18:	bl	8ebc <__sprintf_chk@plt>
   14f1c:	mov	r0, r8
   14f20:	movw	r1, #37220	; 0x9164
   14f24:	movt	r1, #2
   14f28:	bl	1936c <_ZdlPv@@Base+0x168>
   14f2c:	movw	r0, #50072	; 0xc398
   14f30:	mov	r1, r8
   14f34:	str	r7, [sp]
   14f38:	mov	r2, r7
   14f3c:	str	r7, [sp, #4]
   14f40:	mov	r3, r7
   14f44:	movt	r0, #1
   14f48:	bl	109bc <fputs@plt+0x7a94>
   14f4c:	mov	r0, r8
   14f50:	movw	r6, #29004	; 0x714c
   14f54:	bl	19458 <_ZdlPv@@Base+0x254>
   14f58:	ldr	r0, [r4, #36]	; 0x24
   14f5c:	bl	12304 <fputs@plt+0x93dc>
   14f60:	ldr	r3, [r4, #44]	; 0x2c
   14f64:	movt	r6, #2
   14f68:	cmp	r3, #0
   14f6c:	movgt	r5, #0
   14f70:	ble	14f94 <fputs@plt+0xc06c>
   14f74:	ldr	ip, [r4, #40]	; 0x28
   14f78:	ldr	r1, [r6]
   14f7c:	ldrb	r0, [ip, r5]
   14f80:	add	r5, r5, #1
   14f84:	bl	8eec <_IO_putc@plt>
   14f88:	ldr	ip, [r4, #44]	; 0x2c
   14f8c:	cmp	ip, r5
   14f90:	bgt	14f74 <fputs@plt+0xc04c>
   14f94:	ldr	r0, [r4, #36]	; 0x24
   14f98:	bl	e084 <fputs@plt+0x515c>
   14f9c:	ldr	r3, [r6]
   14fa0:	mov	r1, #1
   14fa4:	mov	r2, #7
   14fa8:	movw	r0, #50064	; 0xc390
   14fac:	movt	r0, #1
   14fb0:	bl	8e44 <fwrite@plt>
   14fb4:	add	r0, sp, #12
   14fb8:	ldr	r1, [r4, #24]
   14fbc:	ldr	r2, [r4, #28]
   14fc0:	bl	f948 <fputs@plt+0x6a20>
   14fc4:	ldr	r1, [r4, #16]
   14fc8:	ldr	r2, [r4, #24]
   14fcc:	movw	r0, #37220	; 0x9164
   14fd0:	movw	r3, #45396	; 0xb154
   14fd4:	movt	r0, #2
   14fd8:	str	r1, [sp]
   14fdc:	movt	r3, #1
   14fe0:	str	r2, [sp, #4]
   14fe4:	mov	r1, #1
   14fe8:	mov	r2, #26
   14fec:	bl	8ebc <__sprintf_chk@plt>
   14ff0:	movw	r1, #37220	; 0x9164
   14ff4:	mov	r0, r8
   14ff8:	movt	r1, #2
   14ffc:	bl	1936c <_ZdlPv@@Base+0x168>
   15000:	movw	r0, #50092	; 0xc3ac
   15004:	str	r7, [sp]
   15008:	str	r7, [sp, #4]
   1500c:	movt	r0, #1
   15010:	add	r1, sp, #12
   15014:	mov	r2, r8
   15018:	ldr	r3, [pc, #376]	; 15198 <fputs@plt+0xc270>
   1501c:	bl	109bc <fputs@plt+0x7a94>
   15020:	mov	r0, r8
   15024:	bl	19458 <_ZdlPv@@Base+0x254>
   15028:	add	r0, sp, #12
   1502c:	bl	19458 <_ZdlPv@@Base+0x254>
   15030:	ldr	r2, [r4, #40]	; 0x28
   15034:	ldr	r3, [r4, #44]	; 0x2c
   15038:	ldrb	r3, [r2, r3]
   1503c:	cmp	r3, #0
   15040:	bne	150cc <fputs@plt+0xc1a4>
   15044:	ldr	r2, [sp, #36]	; 0x24
   15048:	ldr	r3, [r9]
   1504c:	cmp	r2, r3
   15050:	bne	15158 <fputs@plt+0xc230>
   15054:	add	sp, sp, #44	; 0x2c
   15058:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1505c:	ldr	r3, [r0, #16]
   15060:	add	r8, sp, #24
   15064:	ldr	r2, [r0, #24]
   15068:	mov	r1, #1
   1506c:	ldr	r7, [pc, #292]	; 15198 <fputs@plt+0xc270>
   15070:	movw	r0, #37220	; 0x9164
   15074:	str	r3, [sp]
   15078:	movt	r0, #2
   1507c:	str	r2, [sp, #4]
   15080:	movw	r3, #45396	; 0xb154
   15084:	mov	r2, #26
   15088:	movt	r3, #1
   1508c:	bl	8ebc <__sprintf_chk@plt>
   15090:	mov	r0, r8
   15094:	movw	r1, #37220	; 0x9164
   15098:	movt	r1, #2
   1509c:	bl	1936c <_ZdlPv@@Base+0x168>
   150a0:	movw	r0, #48744	; 0xbe68
   150a4:	mov	r1, r8
   150a8:	str	r7, [sp]
   150ac:	mov	r2, r7
   150b0:	str	r7, [sp, #4]
   150b4:	mov	r3, r7
   150b8:	movt	r0, #1
   150bc:	bl	109bc <fputs@plt+0x7a94>
   150c0:	mov	r0, r8
   150c4:	bl	19458 <_ZdlPv@@Base+0x254>
   150c8:	b	15030 <fputs@plt+0xc108>
   150cc:	ldr	r0, [r4, #12]
   150d0:	ldr	r1, [r4, #8]
   150d4:	bl	14bcc <fputs@plt+0xbca4>
   150d8:	mov	r0, r8
   150dc:	ldr	r1, [r4, #24]
   150e0:	ldr	r2, [r4, #28]
   150e4:	bl	f9c0 <fputs@plt+0x6a98>
   150e8:	ldr	r2, [pc, #168]	; 15198 <fputs@plt+0xc270>
   150ec:	movw	r0, #50040	; 0xc378
   150f0:	str	r7, [sp]
   150f4:	str	r7, [sp, #4]
   150f8:	movt	r0, #1
   150fc:	mov	r3, r2
   15100:	mov	r1, r8
   15104:	bl	109bc <fputs@plt+0x7a94>
   15108:	mov	r0, r8
   1510c:	movw	r5, #29004	; 0x714c
   15110:	bl	19458 <_ZdlPv@@Base+0x254>
   15114:	ldr	r0, [r4, #36]	; 0x24
   15118:	bl	12304 <fputs@plt+0x93dc>
   1511c:	movt	r5, #2
   15120:	ldr	r3, [r4, #44]	; 0x2c
   15124:	ldr	r0, [r4, #40]	; 0x28
   15128:	ldr	r1, [r5]
   1512c:	add	r0, r0, r3
   15130:	bl	8f28 <fputs@plt>
   15134:	ldr	r0, [r4, #36]	; 0x24
   15138:	bl	e084 <fputs@plt+0x515c>
   1513c:	ldr	r3, [r5]
   15140:	movw	r0, #50064	; 0xc390
   15144:	mov	r1, #1
   15148:	mov	r2, #7
   1514c:	movt	r0, #1
   15150:	bl	8e44 <fwrite@plt>
   15154:	b	15044 <fputs@plt+0xc11c>
   15158:	bl	8e74 <__stack_chk_fail@plt>
   1515c:	mov	r0, r8
   15160:	bl	19458 <_ZdlPv@@Base+0x254>
   15164:	add	r0, sp, #12
   15168:	bl	19458 <_ZdlPv@@Base+0x254>
   1516c:	bl	8db4 <__cxa_end_cleanup@plt>
   15170:	mov	r0, r8
   15174:	bl	19458 <_ZdlPv@@Base+0x254>
   15178:	bl	8db4 <__cxa_end_cleanup@plt>
   1517c:	b	15164 <fputs@plt+0xc23c>
   15180:	mov	r0, r8
   15184:	bl	19458 <_ZdlPv@@Base+0x254>
   15188:	bl	8db4 <__cxa_end_cleanup@plt>
   1518c:	mov	r0, r8
   15190:	bl	19458 <_ZdlPv@@Base+0x254>
   15194:	bl	8db4 <__cxa_end_cleanup@plt>
   15198:	andeq	r9, r2, r4, lsl #5
   1519c:	push	{r4, r5, lr}
   151a0:	movw	r5, #28944	; 0x7110
   151a4:	movt	r5, #2
   151a8:	sub	sp, sp, #28
   151ac:	mov	r4, r0
   151b0:	ldr	r0, [r0, #12]
   151b4:	ldr	r3, [r5]
   151b8:	ldr	r1, [r4, #8]
   151bc:	str	r3, [sp, #20]
   151c0:	bl	14bcc <fputs@plt+0xbca4>
   151c4:	ldr	r1, [r4, #24]
   151c8:	add	r0, sp, #8
   151cc:	ldr	r2, [r4, #28]
   151d0:	bl	fa38 <fputs@plt+0x6b10>
   151d4:	ldr	r3, [pc, #112]	; 1524c <fputs@plt+0xc324>
   151d8:	movw	r0, #50040	; 0xc378
   151dc:	add	r1, sp, #8
   151e0:	movt	r0, #1
   151e4:	mov	r2, r3
   151e8:	str	r3, [sp]
   151ec:	str	r3, [sp, #4]
   151f0:	bl	109bc <fputs@plt+0x7a94>
   151f4:	add	r0, sp, #8
   151f8:	bl	19458 <_ZdlPv@@Base+0x254>
   151fc:	mov	r0, r4
   15200:	bl	12440 <fputs@plt+0x9518>
   15204:	movw	r3, #29004	; 0x714c
   15208:	movt	r3, #2
   1520c:	mov	r2, #7
   15210:	movw	r0, #50064	; 0xc390
   15214:	mov	r1, #1
   15218:	ldr	r3, [r3]
   1521c:	movt	r0, #1
   15220:	bl	8e44 <fwrite@plt>
   15224:	ldr	r2, [sp, #20]
   15228:	ldr	r3, [r5]
   1522c:	cmp	r2, r3
   15230:	bne	1523c <fputs@plt+0xc314>
   15234:	add	sp, sp, #28
   15238:	pop	{r4, r5, pc}
   1523c:	bl	8e74 <__stack_chk_fail@plt>
   15240:	add	r0, sp, #8
   15244:	bl	19458 <_ZdlPv@@Base+0x254>
   15248:	bl	8db4 <__cxa_end_cleanup@plt>
   1524c:	andeq	r9, r2, r4, lsl #5
   15250:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15254:	mov	r5, r0
   15258:	sub	sp, sp, #68	; 0x44
   1525c:	movw	fp, #28944	; 0x7110
   15260:	movt	fp, #2
   15264:	ldr	r0, [r0, #24]
   15268:	ldr	ip, [r5, #28]
   1526c:	mov	r7, r2
   15270:	str	r1, [sp, #12]
   15274:	mov	r8, r3
   15278:	ldr	r1, [fp]
   1527c:	cmp	r0, ip
   15280:	ldr	sl, [sp, #104]	; 0x68
   15284:	ldr	r4, [sp, #108]	; 0x6c
   15288:	str	r1, [sp, #60]	; 0x3c
   1528c:	bgt	152c8 <fputs@plt+0xc3a0>
   15290:	ldr	r3, [r5, #32]
   15294:	ldr	r3, [r3, #80]	; 0x50
   15298:	add	r2, r3, r0
   1529c:	ldrb	r3, [r3, r0]
   152a0:	cmp	r3, #0
   152a4:	bne	15618 <fputs@plt+0xc6f0>
   152a8:	mov	r3, r0
   152ac:	b	152bc <fputs@plt+0xc394>
   152b0:	ldrb	r1, [r2, #1]!
   152b4:	cmp	r1, #0
   152b8:	bne	15618 <fputs@plt+0xc6f0>
   152bc:	add	r3, r3, #1
   152c0:	cmp	r3, ip
   152c4:	ble	152b0 <fputs@plt+0xc388>
   152c8:	cmp	r4, #0
   152cc:	bne	15600 <fputs@plt+0xc6d8>
   152d0:	ldr	r2, [r5, #16]
   152d4:	mov	r1, #1
   152d8:	ldr	r6, [pc, #1344]	; 15820 <fputs@plt+0xc8f8>
   152dc:	movw	r3, #45408	; 0xb160
   152e0:	str	r0, [sp, #4]
   152e4:	movt	r3, #1
   152e8:	str	r2, [sp]
   152ec:	sub	r0, r6, #260	; 0x104
   152f0:	mov	r2, #26
   152f4:	bl	8ebc <__sprintf_chk@plt>
   152f8:	sub	r1, r6, #260	; 0x104
   152fc:	add	r0, sp, #48	; 0x30
   15300:	bl	1936c <_ZdlPv@@Base+0x168>
   15304:	movw	r0, #50116	; 0xc3c4
   15308:	add	r1, sp, #48	; 0x30
   1530c:	str	r6, [sp]
   15310:	mov	r2, r6
   15314:	str	r6, [sp, #4]
   15318:	mov	r3, r6
   1531c:	movt	r0, #1
   15320:	bl	109bc <fputs@plt+0x7a94>
   15324:	movw	r9, #29004	; 0x714c
   15328:	movt	r9, #2
   1532c:	add	r0, sp, #48	; 0x30
   15330:	bl	19458 <_ZdlPv@@Base+0x254>
   15334:	ldr	r3, [r9]
   15338:	mov	r1, #1
   1533c:	mov	r2, #23
   15340:	movw	r0, #50124	; 0xc3cc
   15344:	movt	r0, #1
   15348:	bl	8e44 <fwrite@plt>
   1534c:	mov	r2, #4
   15350:	ldr	r3, [r9]
   15354:	movw	r0, #50148	; 0xc3e4
   15358:	mov	r1, #1
   1535c:	movt	r0, #1
   15360:	bl	8e44 <fwrite@plt>
   15364:	ldr	r4, [r5, #24]
   15368:	ldr	r2, [r5, #28]
   1536c:	cmp	r4, r2
   15370:	bgt	15790 <fputs@plt+0xc868>
   15374:	ldr	r1, [r5, #32]
   15378:	add	ip, r4, r4, lsl #1
   1537c:	mov	r3, r4
   15380:	mov	r0, #0
   15384:	add	r8, r8, ip, lsl #2
   15388:	ldr	r1, [r1, #80]	; 0x50
   1538c:	b	153a0 <fputs@plt+0xc478>
   15390:	add	r3, r3, #1
   15394:	add	r0, r0, #12
   15398:	cmp	r3, r2
   1539c:	bgt	15624 <fputs@plt+0xc6fc>
   153a0:	add	ip, r8, r0
   153a4:	ldr	ip, [ip, #4]
   153a8:	cmp	ip, #0
   153ac:	bne	15390 <fputs@plt+0xc468>
   153b0:	ldrb	ip, [r1, r3]
   153b4:	cmp	ip, #0
   153b8:	bne	15390 <fputs@plt+0xc468>
   153bc:	mov	r1, r4
   153c0:	add	r0, sp, #24
   153c4:	bl	f8d0 <fputs@plt+0x69a8>
   153c8:	ldr	r1, [r5, #28]
   153cc:	ldr	r3, [r5, #24]
   153d0:	add	r0, sp, #36	; 0x24
   153d4:	rsb	r1, r3, r1
   153d8:	add	r1, r1, #1
   153dc:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   153e0:	add	r1, r7, #1
   153e4:	add	r0, sp, #48	; 0x30
   153e8:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   153ec:	movw	r0, #50192	; 0xc410
   153f0:	str	r6, [sp]
   153f4:	str	r6, [sp, #4]
   153f8:	movt	r0, #1
   153fc:	add	r1, sp, #24
   15400:	add	r2, sp, #36	; 0x24
   15404:	add	r3, sp, #48	; 0x30
   15408:	bl	109bc <fputs@plt+0x7a94>
   1540c:	add	r0, sp, #48	; 0x30
   15410:	bl	19458 <_ZdlPv@@Base+0x254>
   15414:	add	r0, sp, #36	; 0x24
   15418:	bl	19458 <_ZdlPv@@Base+0x254>
   1541c:	add	r0, sp, #24
   15420:	bl	19458 <_ZdlPv@@Base+0x254>
   15424:	ldr	r3, [sp, #12]
   15428:	cmp	r3, #0
   1542c:	bne	1574c <fputs@plt+0xc824>
   15430:	ldr	r1, [r9]
   15434:	mov	r0, #10
   15438:	bl	8e8c <fputc@plt>
   1543c:	mov	r2, #10
   15440:	ldr	r3, [r9]
   15444:	mov	r1, #1
   15448:	movw	r0, #50028	; 0xc36c
   1544c:	movt	r0, #1
   15450:	bl	8e44 <fwrite@plt>
   15454:	ldr	r0, [r5, #36]	; 0x24
   15458:	bl	1211c <fputs@plt+0x91f4>
   1545c:	ldr	r0, [r5, #12]
   15460:	ldr	r1, [r5, #8]
   15464:	bl	14bcc <fputs@plt+0xbca4>
   15468:	ldr	r1, [r9]
   1546c:	ldr	r0, [r5, #40]	; 0x28
   15470:	bl	8f28 <fputs@plt>
   15474:	ldr	r3, [r9]
   15478:	movw	r0, #50224	; 0xc430
   1547c:	mov	r1, #1
   15480:	movt	r0, #1
   15484:	mov	r2, #14
   15488:	bl	8e44 <fwrite@plt>
   1548c:	ldr	r3, [r5, #36]	; 0x24
   15490:	ldrb	r3, [r3, #36]	; 0x24
   15494:	cmp	r3, #0
   15498:	bne	15518 <fputs@plt+0xc5f0>
   1549c:	ldr	r3, [sp, #12]
   154a0:	add	r0, sp, #48	; 0x30
   154a4:	ldr	r1, [r5, #24]
   154a8:	cmp	r3, #0
   154ac:	ldr	r2, [r5, #28]
   154b0:	beq	15768 <fputs@plt+0xc840>
   154b4:	bl	f8d0 <fputs@plt+0x69a8>
   154b8:	ldr	r2, [pc, #864]	; 15820 <fputs@plt+0xc8f8>
   154bc:	movw	r0, #50240	; 0xc440
   154c0:	str	r6, [sp]
   154c4:	str	r6, [sp, #4]
   154c8:	movt	r0, #1
   154cc:	mov	r3, r2
   154d0:	add	r1, sp, #48	; 0x30
   154d4:	bl	109bc <fputs@plt+0x7a94>
   154d8:	add	r0, sp, #48	; 0x30
   154dc:	bl	19458 <_ZdlPv@@Base+0x254>
   154e0:	add	r0, sp, #48	; 0x30
   154e4:	ldr	r1, [r5, #24]
   154e8:	ldr	r2, [r5, #28]
   154ec:	bl	fa38 <fputs@plt+0x6b10>
   154f0:	ldr	r2, [pc, #808]	; 15820 <fputs@plt+0xc8f8>
   154f4:	movw	r0, #50268	; 0xc45c
   154f8:	str	r6, [sp]
   154fc:	str	r6, [sp, #4]
   15500:	movt	r0, #1
   15504:	mov	r3, r2
   15508:	add	r1, sp, #48	; 0x30
   1550c:	bl	109bc <fputs@plt+0x7a94>
   15510:	add	r0, sp, #48	; 0x30
   15514:	bl	19458 <_ZdlPv@@Base+0x254>
   15518:	ldr	r2, [r5, #16]
   1551c:	mov	r1, #1
   15520:	ldr	ip, [r5, #24]
   15524:	movw	r3, #45420	; 0xb16c
   15528:	ldr	r0, [pc, #756]	; 15824 <fputs@plt+0xc8fc>
   1552c:	movt	r3, #1
   15530:	str	r2, [sp]
   15534:	mov	r2, #26
   15538:	str	ip, [sp, #4]
   1553c:	bl	8ebc <__sprintf_chk@plt>
   15540:	ldr	r1, [pc, #732]	; 15824 <fputs@plt+0xc8fc>
   15544:	add	r0, sp, #48	; 0x30
   15548:	bl	1936c <_ZdlPv@@Base+0x168>
   1554c:	ldr	r2, [pc, #716]	; 15820 <fputs@plt+0xc8f8>
   15550:	movw	r0, #50292	; 0xc474
   15554:	str	r6, [sp]
   15558:	str	r6, [sp, #4]
   1555c:	movt	r0, #1
   15560:	mov	r3, r2
   15564:	add	r1, sp, #48	; 0x30
   15568:	bl	109bc <fputs@plt+0x7a94>
   1556c:	add	r0, sp, #48	; 0x30
   15570:	bl	19458 <_ZdlPv@@Base+0x254>
   15574:	ldr	r1, [r5, #16]
   15578:	ldr	r2, [r5, #24]
   1557c:	movw	r0, #37220	; 0x9164
   15580:	movw	r3, #45396	; 0xb154
   15584:	movt	r0, #2
   15588:	movt	r3, #1
   1558c:	str	r1, [sp]
   15590:	str	r2, [sp, #4]
   15594:	mov	r1, #1
   15598:	mov	r2, #26
   1559c:	bl	8ebc <__sprintf_chk@plt>
   155a0:	add	r0, sp, #48	; 0x30
   155a4:	movw	r1, #37220	; 0x9164
   155a8:	movt	r1, #2
   155ac:	bl	1936c <_ZdlPv@@Base+0x168>
   155b0:	ldr	r2, [pc, #616]	; 15820 <fputs@plt+0xc8f8>
   155b4:	movw	r0, #50308	; 0xc484
   155b8:	str	r6, [sp]
   155bc:	str	r6, [sp, #4]
   155c0:	movt	r0, #1
   155c4:	mov	r3, r2
   155c8:	add	r1, sp, #48	; 0x30
   155cc:	bl	109bc <fputs@plt+0x7a94>
   155d0:	add	r0, sp, #48	; 0x30
   155d4:	bl	19458 <_ZdlPv@@Base+0x254>
   155d8:	ldr	r3, [r9]
   155dc:	mov	r2, #25
   155e0:	movw	r0, #50324	; 0xc494
   155e4:	mov	r1, #1
   155e8:	movt	r0, #1
   155ec:	bl	8e44 <fwrite@plt>
   155f0:	movw	r3, #37220	; 0x9164
   155f4:	movt	r3, #2
   155f8:	mov	r2, #1
   155fc:	str	r2, [r3, #300]	; 0x12c
   15600:	ldr	r2, [sp, #60]	; 0x3c
   15604:	ldr	r3, [fp]
   15608:	cmp	r2, r3
   1560c:	bne	15814 <fputs@plt+0xc8ec>
   15610:	add	sp, sp, #68	; 0x44
   15614:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15618:	cmp	r4, #0
   1561c:	bne	152d0 <fputs@plt+0xc3a8>
   15620:	b	15600 <fputs@plt+0xc6d8>
   15624:	add	r3, sl, r4, lsl #2
   15628:	mov	r7, r8
   1562c:	str	fp, [sp, #16]
   15630:	mov	r8, #0
   15634:	str	r3, [sp, #20]
   15638:	mov	fp, r3
   1563c:	b	156cc <fputs@plt+0xc7a4>
   15640:	mov	r2, #12
   15644:	movw	r0, #50156	; 0xc3ec
   15648:	mov	r1, #1
   1564c:	movt	r0, #1
   15650:	ldr	r3, [r9]
   15654:	add	r4, r4, #1
   15658:	bl	8e44 <fwrite@plt>
   1565c:	ldr	r2, [r5, #28]
   15660:	cmp	r2, r4
   15664:	blt	15708 <fputs@plt+0xc7e0>
   15668:	ldr	r3, [r5, #24]
   1566c:	cmp	r3, r4
   15670:	bge	156bc <fputs@plt+0xc794>
   15674:	cmp	sl, #0
   15678:	beq	156b0 <fputs@plt+0xc788>
   1567c:	add	r0, sp, #48	; 0x30
   15680:	ldr	r1, [fp, r8]
   15684:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   15688:	ldr	r2, [pc, #400]	; 15820 <fputs@plt+0xc8f8>
   1568c:	movw	r0, #48644	; 0xbe04
   15690:	str	r6, [sp]
   15694:	str	r6, [sp, #4]
   15698:	movt	r0, #1
   1569c:	mov	r3, r2
   156a0:	add	r1, sp, #48	; 0x30
   156a4:	bl	109bc <fputs@plt+0x7a94>
   156a8:	add	r0, sp, #48	; 0x30
   156ac:	bl	19458 <_ZdlPv@@Base+0x254>
   156b0:	mov	r0, #43	; 0x2b
   156b4:	ldr	r1, [r9]
   156b8:	bl	8eec <_IO_putc@plt>
   156bc:	ldr	r3, [r5, #32]
   156c0:	add	r8, r8, #4
   156c4:	add	r7, r7, #12
   156c8:	ldr	r1, [r3, #80]	; 0x50
   156cc:	ldrb	r3, [r1, r4]
   156d0:	cmp	r3, #0
   156d4:	bne	15640 <fputs@plt+0xc718>
   156d8:	ldr	r2, [pc, #320]	; 15820 <fputs@plt+0xc8f8>
   156dc:	movw	r0, #50172	; 0xc3fc
   156e0:	str	r6, [sp]
   156e4:	movt	r0, #1
   156e8:	str	r6, [sp, #4]
   156ec:	mov	r1, r7
   156f0:	mov	r3, r2
   156f4:	add	r4, r4, #1
   156f8:	bl	109bc <fputs@plt+0x7a94>
   156fc:	ldr	r2, [r5, #28]
   15700:	cmp	r2, r4
   15704:	bge	15668 <fputs@plt+0xc740>
   15708:	ldr	fp, [sp, #16]
   1570c:	ldr	r1, [r5, #24]
   15710:	add	r0, sp, #48	; 0x30
   15714:	bl	f8d0 <fputs@plt+0x69a8>
   15718:	ldr	r2, [pc, #256]	; 15820 <fputs@plt+0xc8f8>
   1571c:	movw	r0, #50180	; 0xc404
   15720:	str	r6, [sp]
   15724:	str	r6, [sp, #4]
   15728:	movt	r0, #1
   1572c:	mov	r3, r2
   15730:	add	r1, sp, #48	; 0x30
   15734:	bl	109bc <fputs@plt+0x7a94>
   15738:	add	r0, sp, #48	; 0x30
   1573c:	bl	19458 <_ZdlPv@@Base+0x254>
   15740:	ldr	r3, [sp, #12]
   15744:	cmp	r3, #0
   15748:	beq	15430 <fputs@plt+0xc508>
   1574c:	movw	r0, #50220	; 0xc42c
   15750:	mov	r1, #1
   15754:	mov	r2, #3
   15758:	ldr	r3, [r9]
   1575c:	movt	r0, #1
   15760:	bl	8e44 <fwrite@plt>
   15764:	b	15430 <fputs@plt+0xc508>
   15768:	bl	f8d0 <fputs@plt+0x69a8>
   1576c:	ldr	r2, [pc, #172]	; 15820 <fputs@plt+0xc8f8>
   15770:	movw	r0, #50268	; 0xc45c
   15774:	str	r6, [sp]
   15778:	str	r6, [sp, #4]
   1577c:	movt	r0, #1
   15780:	mov	r3, r2
   15784:	add	r1, sp, #48	; 0x30
   15788:	bl	109bc <fputs@plt+0x7a94>
   1578c:	b	15510 <fputs@plt+0xc5e8>
   15790:	mov	r1, r4
   15794:	b	15710 <fputs@plt+0xc7e8>
   15798:	add	r0, sp, #48	; 0x30
   1579c:	bl	19458 <_ZdlPv@@Base+0x254>
   157a0:	bl	8db4 <__cxa_end_cleanup@plt>
   157a4:	add	r0, sp, #48	; 0x30
   157a8:	bl	19458 <_ZdlPv@@Base+0x254>
   157ac:	bl	8db4 <__cxa_end_cleanup@plt>
   157b0:	add	r0, sp, #48	; 0x30
   157b4:	bl	19458 <_ZdlPv@@Base+0x254>
   157b8:	bl	8db4 <__cxa_end_cleanup@plt>
   157bc:	add	r0, sp, #48	; 0x30
   157c0:	bl	19458 <_ZdlPv@@Base+0x254>
   157c4:	bl	8db4 <__cxa_end_cleanup@plt>
   157c8:	add	r0, sp, #48	; 0x30
   157cc:	bl	19458 <_ZdlPv@@Base+0x254>
   157d0:	bl	8db4 <__cxa_end_cleanup@plt>
   157d4:	add	r0, sp, #48	; 0x30
   157d8:	bl	19458 <_ZdlPv@@Base+0x254>
   157dc:	bl	8db4 <__cxa_end_cleanup@plt>
   157e0:	add	r0, sp, #48	; 0x30
   157e4:	bl	19458 <_ZdlPv@@Base+0x254>
   157e8:	bl	8db4 <__cxa_end_cleanup@plt>
   157ec:	add	r0, sp, #48	; 0x30
   157f0:	bl	19458 <_ZdlPv@@Base+0x254>
   157f4:	add	r0, sp, #36	; 0x24
   157f8:	bl	19458 <_ZdlPv@@Base+0x254>
   157fc:	add	r0, sp, #24
   15800:	bl	19458 <_ZdlPv@@Base+0x254>
   15804:	bl	8db4 <__cxa_end_cleanup@plt>
   15808:	add	r0, sp, #48	; 0x30
   1580c:	bl	19458 <_ZdlPv@@Base+0x254>
   15810:	bl	8db4 <__cxa_end_cleanup@plt>
   15814:	bl	8e74 <__stack_chk_fail@plt>
   15818:	b	157fc <fputs@plt+0xc8d4>
   1581c:	b	157f4 <fputs@plt+0xc8cc>
   15820:	andeq	r9, r2, r4, lsl #5
   15824:	muleq	r2, ip, r1
   15828:	push	{lr}		; (str lr, [sp, #-4]!)
   1582c:	sub	sp, sp, #12
   15830:	mov	lr, r2
   15834:	mov	r2, r1
   15838:	ldr	ip, [sp, #16]
   1583c:	mov	r1, #0
   15840:	str	r3, [sp]
   15844:	mov	r3, lr
   15848:	str	ip, [sp, #4]
   1584c:	bl	15250 <fputs@plt+0xc328>
   15850:	mov	r0, #1
   15854:	add	sp, sp, #12
   15858:	pop	{pc}		; (ldr pc, [sp], #4)
   1585c:	push	{lr}		; (str lr, [sp, #-4]!)
   15860:	sub	sp, sp, #12
   15864:	mov	lr, r2
   15868:	mov	r2, r1
   1586c:	ldr	ip, [sp, #16]
   15870:	mov	r1, #1
   15874:	str	r3, [sp]
   15878:	mov	r3, lr
   1587c:	str	ip, [sp, #4]
   15880:	bl	15250 <fputs@plt+0xc328>
   15884:	mov	r0, #1
   15888:	add	sp, sp, #12
   1588c:	pop	{pc}		; (ldr pc, [sp], #4)
   15890:	push	{r4, r5, r6, r7, r8, r9, lr}
   15894:	movw	r6, #28944	; 0x7110
   15898:	movt	r6, #2
   1589c:	ldr	r1, [r0, #4]
   158a0:	sub	sp, sp, #28
   158a4:	mov	r5, r0
   158a8:	ldr	r3, [r6]
   158ac:	cmp	r1, #0
   158b0:	str	r3, [sp, #20]
   158b4:	ble	15b4c <fputs@plt+0xcc24>
   158b8:	ldr	r3, [r0, #80]	; 0x50
   158bc:	mov	r8, #0
   158c0:	add	r1, r1, r3
   158c4:	ldrb	r2, [r3], #1
   158c8:	cmp	r2, #0
   158cc:	addne	r8, r8, #1
   158d0:	cmp	r3, r1
   158d4:	bne	158c4 <fputs@plt+0xc99c>
   158d8:	movw	r9, #29004	; 0x714c
   158dc:	movt	r9, #2
   158e0:	movw	r0, #50352	; 0xc4b0
   158e4:	mov	r1, #1
   158e8:	ldr	r3, [r9]
   158ec:	movt	r0, #1
   158f0:	mov	r2, #25
   158f4:	bl	8e44 <fwrite@plt>
   158f8:	ldr	r3, [r5, #4]
   158fc:	cmp	r3, #0
   15900:	ldrgt	r7, [pc, #640]	; 15b88 <fputs@plt+0xcc60>
   15904:	movgt	r4, #0
   15908:	bgt	1591c <fputs@plt+0xc9f4>
   1590c:	b	15974 <fputs@plt+0xca4c>
   15910:	add	r4, r4, #1
   15914:	cmp	r3, r4
   15918:	ble	15974 <fputs@plt+0xca4c>
   1591c:	ldr	r2, [r5, #80]	; 0x50
   15920:	ldrb	r2, [r2, r4]
   15924:	cmp	r2, #0
   15928:	bne	15910 <fputs@plt+0xc9e8>
   1592c:	add	r0, sp, #8
   15930:	mov	r1, r4
   15934:	mov	r2, r4
   15938:	bl	f8d0 <fputs@plt+0x69a8>
   1593c:	ldr	r2, [pc, #580]	; 15b88 <fputs@plt+0xcc60>
   15940:	movw	r0, #50380	; 0xc4cc
   15944:	str	r7, [sp]
   15948:	str	r7, [sp, #4]
   1594c:	movt	r0, #1
   15950:	mov	r3, r2
   15954:	add	r1, sp, #8
   15958:	bl	109bc <fputs@plt+0x7a94>
   1595c:	add	r0, sp, #8
   15960:	add	r4, r4, #1
   15964:	bl	19458 <_ZdlPv@@Base+0x254>
   15968:	ldr	r3, [r5, #4]
   1596c:	cmp	r3, r4
   15970:	bgt	1591c <fputs@plt+0xc9f4>
   15974:	ldr	r1, [r5, #68]	; 0x44
   15978:	cmp	r1, #0
   1597c:	beq	159b4 <fputs@plt+0xca8c>
   15980:	add	r4, sp, #8
   15984:	mov	r0, r4
   15988:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   1598c:	ldr	r3, [pc, #500]	; 15b88 <fputs@plt+0xcc60>
   15990:	movw	r0, #50388	; 0xc4d4
   15994:	mov	r1, r4
   15998:	movt	r0, #1
   1599c:	mov	r2, r3
   159a0:	str	r3, [sp]
   159a4:	str	r3, [sp, #4]
   159a8:	bl	109bc <fputs@plt+0x7a94>
   159ac:	mov	r0, r4
   159b0:	bl	19458 <_ZdlPv@@Base+0x254>
   159b4:	ldr	r1, [r9]
   159b8:	mov	r0, #10
   159bc:	bl	8e8c <fputc@plt>
   159c0:	mov	r1, #1
   159c4:	mov	r2, #22
   159c8:	ldr	r3, [r9]
   159cc:	movw	r0, #50396	; 0xc4dc
   159d0:	movt	r0, #1
   159d4:	bl	8e44 <fwrite@plt>
   159d8:	ldr	r3, [r5, #28]
   159dc:	movw	r4, #29004	; 0x714c
   159e0:	movt	r4, #2
   159e4:	ldr	r0, [r3, #12]
   159e8:	ldr	r1, [r3, #8]
   159ec:	bl	14bcc <fputs@plt+0xbca4>
   159f0:	ldr	r3, [r5, #76]	; 0x4c
   159f4:	tst	r3, #128	; 0x80
   159f8:	beq	15ae8 <fputs@plt+0xcbc0>
   159fc:	ldr	r3, [r9]
   15a00:	movw	r0, #46420	; 0xb554
   15a04:	mov	r1, #1
   15a08:	movt	r0, #1
   15a0c:	mov	r2, #4
   15a10:	bl	8e44 <fwrite@plt>
   15a14:	cmp	r8, #1
   15a18:	ble	15a54 <fputs@plt+0xcb2c>
   15a1c:	add	r4, sp, #8
   15a20:	mov	r1, r8
   15a24:	mov	r0, r4
   15a28:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   15a2c:	ldr	r3, [pc, #340]	; 15b88 <fputs@plt+0xcc60>
   15a30:	movw	r0, #50580	; 0xc594
   15a34:	mov	r1, r4
   15a38:	movt	r0, #1
   15a3c:	mov	r2, r3
   15a40:	str	r3, [sp]
   15a44:	str	r3, [sp, #4]
   15a48:	bl	109bc <fputs@plt+0x7a94>
   15a4c:	mov	r0, r4
   15a50:	bl	19458 <_ZdlPv@@Base+0x254>
   15a54:	ldr	r3, [r5, #4]
   15a58:	cmp	r3, #0
   15a5c:	ble	15ad0 <fputs@plt+0xcba8>
   15a60:	ldr	r7, [pc, #288]	; 15b88 <fputs@plt+0xcc60>
   15a64:	mov	r4, #0
   15a68:	b	15a78 <fputs@plt+0xcb50>
   15a6c:	add	r4, r4, #1
   15a70:	cmp	r3, r4
   15a74:	ble	15ad0 <fputs@plt+0xcba8>
   15a78:	ldr	r2, [r5, #80]	; 0x50
   15a7c:	ldrb	r2, [r2, r4]
   15a80:	cmp	r2, #0
   15a84:	beq	15a6c <fputs@plt+0xcb44>
   15a88:	add	r0, sp, #8
   15a8c:	mov	r1, r4
   15a90:	mov	r2, r4
   15a94:	bl	f8d0 <fputs@plt+0x69a8>
   15a98:	ldr	r2, [pc, #232]	; 15b88 <fputs@plt+0xcc60>
   15a9c:	movw	r0, #50608	; 0xc5b0
   15aa0:	str	r7, [sp]
   15aa4:	str	r7, [sp, #4]
   15aa8:	movt	r0, #1
   15aac:	mov	r3, r2
   15ab0:	add	r1, sp, #8
   15ab4:	bl	109bc <fputs@plt+0x7a94>
   15ab8:	add	r0, sp, #8
   15abc:	add	r4, r4, #1
   15ac0:	bl	19458 <_ZdlPv@@Base+0x254>
   15ac4:	ldr	r3, [r5, #4]
   15ac8:	cmp	r3, r4
   15acc:	bgt	15a78 <fputs@plt+0xcb50>
   15ad0:	ldr	r2, [sp, #20]
   15ad4:	ldr	r3, [r6]
   15ad8:	cmp	r2, r3
   15adc:	bne	15b60 <fputs@plt+0xcc38>
   15ae0:	add	sp, sp, #28
   15ae4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15ae8:	ldr	r3, [r4]
   15aec:	mov	r1, #1
   15af0:	mov	r2, #25
   15af4:	movw	r0, #50420	; 0xc4f4
   15af8:	movt	r0, #1
   15afc:	bl	8e44 <fwrite@plt>
   15b00:	ldr	r3, [r4]
   15b04:	mov	r1, #1
   15b08:	mov	r2, #86	; 0x56
   15b0c:	movw	r0, #50448	; 0xc510
   15b10:	movt	r0, #1
   15b14:	bl	8e44 <fwrite@plt>
   15b18:	ldr	r3, [r4]
   15b1c:	mov	r1, #1
   15b20:	mov	r2, #24
   15b24:	movw	r0, #50536	; 0xc568
   15b28:	movt	r0, #1
   15b2c:	bl	8e44 <fwrite@plt>
   15b30:	ldr	r3, [r4]
   15b34:	movw	r0, #50564	; 0xc584
   15b38:	mov	r1, #1
   15b3c:	mov	r2, #14
   15b40:	movt	r0, #1
   15b44:	bl	8e44 <fwrite@plt>
   15b48:	b	159fc <fputs@plt+0xcad4>
   15b4c:	mov	r8, #0
   15b50:	b	158d8 <fputs@plt+0xc9b0>
   15b54:	mov	r0, r4
   15b58:	bl	19458 <_ZdlPv@@Base+0x254>
   15b5c:	bl	8db4 <__cxa_end_cleanup@plt>
   15b60:	bl	8e74 <__stack_chk_fail@plt>
   15b64:	mov	r0, r4
   15b68:	bl	19458 <_ZdlPv@@Base+0x254>
   15b6c:	bl	8db4 <__cxa_end_cleanup@plt>
   15b70:	add	r0, sp, #8
   15b74:	bl	19458 <_ZdlPv@@Base+0x254>
   15b78:	bl	8db4 <__cxa_end_cleanup@plt>
   15b7c:	add	r0, sp, #8
   15b80:	bl	19458 <_ZdlPv@@Base+0x254>
   15b84:	bl	8db4 <__cxa_end_cleanup@plt>
   15b88:	andeq	r9, r2, r4, lsl #5
   15b8c:	push	{r4, r5, r6, r7, r8, r9, lr}
   15b90:	movw	r9, #28944	; 0x7110
   15b94:	movt	r9, #2
   15b98:	movw	r8, #29004	; 0x714c
   15b9c:	movt	r8, #2
   15ba0:	sub	sp, sp, #28
   15ba4:	ldr	ip, [r9]
   15ba8:	mov	r7, r0
   15bac:	ldr	r3, [r8]
   15bb0:	movw	r0, #50636	; 0xc5cc
   15bb4:	mov	r1, #1
   15bb8:	movt	r0, #1
   15bbc:	mov	r2, #22
   15bc0:	str	ip, [sp, #20]
   15bc4:	bl	8e44 <fwrite@plt>
   15bc8:	ldr	r3, [r7, #4]
   15bcc:	ldr	r6, [pc, #432]	; 15d84 <fputs@plt+0xce5c>
   15bd0:	add	r5, sp, #8
   15bd4:	cmp	r3, #0
   15bd8:	movgt	r4, #0
   15bdc:	ble	15c28 <fputs@plt+0xcd00>
   15be0:	mov	r0, r5
   15be4:	mov	r1, r4
   15be8:	mov	r2, r4
   15bec:	bl	f8d0 <fputs@plt+0x69a8>
   15bf0:	ldr	r2, [pc, #396]	; 15d84 <fputs@plt+0xce5c>
   15bf4:	movw	r0, #50380	; 0xc4cc
   15bf8:	str	r6, [sp]
   15bfc:	str	r6, [sp, #4]
   15c00:	movt	r0, #1
   15c04:	mov	r3, r2
   15c08:	mov	r1, r5
   15c0c:	bl	109bc <fputs@plt+0x7a94>
   15c10:	mov	r0, r5
   15c14:	add	r4, r4, #1
   15c18:	bl	19458 <_ZdlPv@@Base+0x254>
   15c1c:	ldr	r3, [r7, #4]
   15c20:	cmp	r3, r4
   15c24:	bgt	15be0 <fputs@plt+0xccb8>
   15c28:	mov	r0, r5
   15c2c:	ldr	r1, [r7, #68]	; 0x44
   15c30:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   15c34:	ldr	r2, [pc, #328]	; 15d84 <fputs@plt+0xce5c>
   15c38:	movw	r0, #50660	; 0xc5e4
   15c3c:	str	r6, [sp]
   15c40:	str	r6, [sp, #4]
   15c44:	movt	r0, #1
   15c48:	mov	r3, r2
   15c4c:	mov	r1, r5
   15c50:	bl	109bc <fputs@plt+0x7a94>
   15c54:	mov	r0, r5
   15c58:	movw	r4, #29004	; 0x714c
   15c5c:	bl	19458 <_ZdlPv@@Base+0x254>
   15c60:	mov	r1, #1
   15c64:	mov	r2, #20
   15c68:	ldr	r3, [r8]
   15c6c:	movw	r0, #50668	; 0xc5ec
   15c70:	movt	r0, #1
   15c74:	bl	8e44 <fwrite@plt>
   15c78:	ldr	r3, [r7, #28]
   15c7c:	movt	r4, #2
   15c80:	ldr	r0, [r3, #12]
   15c84:	ldr	r1, [r3, #8]
   15c88:	bl	14bcc <fputs@plt+0xbca4>
   15c8c:	ldr	r3, [r7, #76]	; 0x4c
   15c90:	tst	r3, #128	; 0x80
   15c94:	beq	15d34 <fputs@plt+0xce0c>
   15c98:	mov	r1, #1
   15c9c:	mov	r2, #28
   15ca0:	ldr	r3, [r8]
   15ca4:	movw	r0, #50792	; 0xc668
   15ca8:	movt	r0, #1
   15cac:	movw	r4, #29004	; 0x714c
   15cb0:	bl	8e44 <fwrite@plt>
   15cb4:	ldr	r3, [r7, #28]
   15cb8:	movt	r4, #2
   15cbc:	ldr	r0, [r3, #12]
   15cc0:	ldr	r1, [r3, #8]
   15cc4:	bl	14bcc <fputs@plt+0xbca4>
   15cc8:	ldr	r3, [r7, #76]	; 0x4c
   15ccc:	tst	r3, #128	; 0x80
   15cd0:	bne	15d04 <fputs@plt+0xcddc>
   15cd4:	mov	r1, #1
   15cd8:	mov	r2, #105	; 0x69
   15cdc:	ldr	r3, [r4]
   15ce0:	movw	r0, #50824	; 0xc688
   15ce4:	movt	r0, #1
   15ce8:	bl	8e44 <fwrite@plt>
   15cec:	movw	r0, #50536	; 0xc568
   15cf0:	ldr	r3, [r4]
   15cf4:	mov	r1, #1
   15cf8:	movt	r0, #1
   15cfc:	mov	r2, #24
   15d00:	bl	8e44 <fwrite@plt>
   15d04:	ldr	r3, [r8]
   15d08:	mov	r2, #4
   15d0c:	movw	r0, #46420	; 0xb554
   15d10:	mov	r1, #1
   15d14:	movt	r0, #1
   15d18:	bl	8e44 <fwrite@plt>
   15d1c:	ldr	r2, [sp, #20]
   15d20:	ldr	r3, [r9]
   15d24:	cmp	r2, r3
   15d28:	bne	15d68 <fputs@plt+0xce40>
   15d2c:	add	sp, sp, #28
   15d30:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15d34:	ldr	r3, [r4]
   15d38:	mov	r1, #1
   15d3c:	mov	r2, #25
   15d40:	movw	r0, #50420	; 0xc4f4
   15d44:	movt	r0, #1
   15d48:	bl	8e44 <fwrite@plt>
   15d4c:	ldr	r3, [r4]
   15d50:	movw	r0, #50692	; 0xc604
   15d54:	mov	r1, #1
   15d58:	mov	r2, #99	; 0x63
   15d5c:	movt	r0, #1
   15d60:	bl	8e44 <fwrite@plt>
   15d64:	b	15c98 <fputs@plt+0xcd70>
   15d68:	bl	8e74 <__stack_chk_fail@plt>
   15d6c:	mov	r0, r5
   15d70:	bl	19458 <_ZdlPv@@Base+0x254>
   15d74:	bl	8db4 <__cxa_end_cleanup@plt>
   15d78:	mov	r0, r5
   15d7c:	bl	19458 <_ZdlPv@@Base+0x254>
   15d80:	bl	8db4 <__cxa_end_cleanup@plt>
   15d84:	andeq	r9, r2, r4, lsl #5
   15d88:	push	{r4, r5, r6, r7, r8, r9, lr}
   15d8c:	movw	r7, #28944	; 0x7110
   15d90:	movt	r7, #2
   15d94:	sub	sp, sp, #28
   15d98:	mov	r4, r0
   15d9c:	ldr	r3, [r7]
   15da0:	str	r3, [sp, #20]
   15da4:	bl	fc6c <fputs@plt+0x6d44>
   15da8:	movw	r3, #29004	; 0x714c
   15dac:	movt	r3, #2
   15db0:	movw	r0, #50932	; 0xc6f4
   15db4:	mov	r1, #1
   15db8:	ldr	r3, [r3]
   15dbc:	movt	r0, #1
   15dc0:	mov	r2, #12
   15dc4:	bl	8e44 <fwrite@plt>
   15dc8:	ldr	r3, [r4, #4]
   15dcc:	cmp	r3, #0
   15dd0:	ble	15e58 <fputs@plt+0xcf30>
   15dd4:	mov	r6, #0
   15dd8:	ldr	r8, [pc, #940]	; 1618c <fputs@plt+0xd264>
   15ddc:	mov	r5, r6
   15de0:	b	15df8 <fputs@plt+0xced0>
   15de4:	ldr	r3, [r4, #4]
   15de8:	add	r5, r5, #1
   15dec:	add	r6, r6, #12
   15df0:	cmp	r3, r5
   15df4:	ble	15e58 <fputs@plt+0xcf30>
   15df8:	mov	r0, r5
   15dfc:	mov	r1, r5
   15e00:	bl	13244 <fputs@plt+0xa31c>
   15e04:	ldr	r3, [r4, #48]	; 0x30
   15e08:	add	r3, r3, r6
   15e0c:	ldr	r3, [r3, #4]
   15e10:	cmp	r3, #0
   15e14:	beq	15de4 <fputs@plt+0xcebc>
   15e18:	add	r0, sp, #8
   15e1c:	mov	r1, r5
   15e20:	mov	r2, r5
   15e24:	bl	f8d0 <fputs@plt+0x69a8>
   15e28:	ldr	r2, [r4, #48]	; 0x30
   15e2c:	movw	r0, #50948	; 0xc704
   15e30:	str	r8, [sp]
   15e34:	str	r8, [sp, #4]
   15e38:	add	r2, r2, r6
   15e3c:	movt	r0, #1
   15e40:	add	r1, sp, #8
   15e44:	ldr	r3, [pc, #832]	; 1618c <fputs@plt+0xd264>
   15e48:	bl	109bc <fputs@plt+0x7a94>
   15e4c:	add	r0, sp, #8
   15e50:	bl	19458 <_ZdlPv@@Base+0x254>
   15e54:	b	15de4 <fputs@plt+0xcebc>
   15e58:	ldr	r5, [r4, #24]
   15e5c:	cmp	r5, #0
   15e60:	beq	15e78 <fputs@plt+0xcf50>
   15e64:	ldmib	r5, {r0, r1}
   15e68:	bl	13244 <fputs@plt+0xa31c>
   15e6c:	ldr	r5, [r5]
   15e70:	cmp	r5, #0
   15e74:	bne	15e64 <fputs@plt+0xcf3c>
   15e78:	ldr	r5, [r4, #28]
   15e7c:	cmp	r5, #0
   15e80:	bne	15e94 <fputs@plt+0xcf6c>
   15e84:	b	15ec0 <fputs@plt+0xcf98>
   15e88:	ldr	r5, [r5, #4]
   15e8c:	cmp	r5, #0
   15e90:	beq	15ec0 <fputs@plt+0xcf98>
   15e94:	ldr	r3, [r5, #36]	; 0x24
   15e98:	ldrb	r3, [r3, #36]	; 0x24
   15e9c:	cmp	r3, #0
   15ea0:	bne	15e88 <fputs@plt+0xcf60>
   15ea4:	ldr	r3, [r5]
   15ea8:	mov	r0, r5
   15eac:	ldr	r3, [r3, #12]
   15eb0:	blx	r3
   15eb4:	ldr	r5, [r5, #4]
   15eb8:	cmp	r5, #0
   15ebc:	bne	15e94 <fputs@plt+0xcf6c>
   15ec0:	ldr	r3, [r4, #4]
   15ec4:	cmp	r3, #0
   15ec8:	movgt	r5, #0
   15ecc:	ble	15eec <fputs@plt+0xcfc4>
   15ed0:	mov	r0, r5
   15ed4:	mov	r1, r5
   15ed8:	bl	1333c <fputs@plt+0xa414>
   15edc:	ldr	r3, [r4, #4]
   15ee0:	add	r5, r5, #1
   15ee4:	cmp	r3, r5
   15ee8:	bgt	15ed0 <fputs@plt+0xcfa8>
   15eec:	ldr	r5, [r4, #24]
   15ef0:	cmp	r5, #0
   15ef4:	beq	15f0c <fputs@plt+0xcfe4>
   15ef8:	ldmib	r5, {r0, r1}
   15efc:	bl	1333c <fputs@plt+0xa414>
   15f00:	ldr	r5, [r5]
   15f04:	cmp	r5, #0
   15f08:	bne	15ef8 <fputs@plt+0xcfd0>
   15f0c:	mov	r0, r4
   15f10:	bl	13e94 <fputs@plt+0xaf6c>
   15f14:	ldr	r5, [r4, #24]
   15f18:	cmp	r5, #0
   15f1c:	beq	15f38 <fputs@plt+0xd010>
   15f20:	ldmib	r5, {r1, r2}
   15f24:	mov	r0, r4
   15f28:	bl	13434 <fputs@plt+0xa50c>
   15f2c:	ldr	r5, [r5]
   15f30:	cmp	r5, #0
   15f34:	bne	15f20 <fputs@plt+0xcff8>
   15f38:	mov	r0, r4
   15f3c:	bl	fda8 <fputs@plt+0x6e80>
   15f40:	ldr	r5, [r4, #24]
   15f44:	cmp	r5, #0
   15f48:	beq	15f68 <fputs@plt+0xd040>
   15f4c:	ldmib	r5, {r1, r2}
   15f50:	mov	r0, r4
   15f54:	mov	r3, #0
   15f58:	bl	1375c <fputs@plt+0xa834>
   15f5c:	ldr	r5, [r5]
   15f60:	cmp	r5, #0
   15f64:	bne	15f4c <fputs@plt+0xd024>
   15f68:	ldr	r6, [r4, #28]
   15f6c:	cmp	r6, #0
   15f70:	moveq	r8, r6
   15f74:	beq	16038 <fputs@plt+0xd110>
   15f78:	mov	r5, #0
   15f7c:	mov	r8, r5
   15f80:	mov	r9, r5
   15f84:	ldr	r3, [r4, #76]	; 0x4c
   15f88:	ldr	r0, [r6]
   15f8c:	ands	r3, r3, #2
   15f90:	ldr	r1, [r4, #4]
   15f94:	ldr	r2, [r4, #48]	; 0x30
   15f98:	ldr	ip, [r0, #8]
   15f9c:	mov	r0, r6
   15fa0:	ldrne	r3, [r4, #52]	; 0x34
   15fa4:	str	r9, [sp]
   15fa8:	blx	ip
   15fac:	cmp	r0, #0
   15fb0:	beq	15ff8 <fputs@plt+0xd0d0>
   15fb4:	ldr	r2, [r6, #28]
   15fb8:	ldr	r3, [r6, #24]
   15fbc:	cmp	r2, r3
   15fc0:	bgt	16120 <fputs@plt+0xd1f8>
   15fc4:	blt	15ff8 <fputs@plt+0xd0d0>
   15fc8:	cmp	r5, #0
   15fcc:	bne	15ff8 <fputs@plt+0xd0d0>
   15fd0:	ldr	r1, [r4, #56]	; 0x38
   15fd4:	b	15fe0 <fputs@plt+0xd0b8>
   15fd8:	cmp	r5, #0
   15fdc:	bne	16128 <fputs@plt+0xd200>
   15fe0:	ldrb	r5, [r1, r3]
   15fe4:	add	r3, r3, #1
   15fe8:	adds	r5, r5, #0
   15fec:	movne	r5, #1
   15ff0:	cmp	r2, r3
   15ff4:	bge	15fd8 <fputs@plt+0xd0b0>
   15ff8:	ldr	r6, [r6, #4]
   15ffc:	cmp	r6, #0
   16000:	bne	15f84 <fputs@plt+0xd05c>
   16004:	cmp	r5, #0
   16008:	bne	1613c <fputs@plt+0xd214>
   1600c:	cmp	r8, #0
   16010:	beq	16038 <fputs@plt+0xd110>
   16014:	ldr	r5, [r4, #24]
   16018:	cmp	r5, #0
   1601c:	beq	16038 <fputs@plt+0xd110>
   16020:	ldmib	r5, {r1, r2}
   16024:	mov	r0, r4
   16028:	bl	13434 <fputs@plt+0xa50c>
   1602c:	ldr	r5, [r5]
   16030:	cmp	r5, #0
   16034:	bne	16020 <fputs@plt+0xd0f8>
   16038:	mov	r0, r4
   1603c:	bl	15890 <fputs@plt+0xc968>
   16040:	ldr	r3, [r4, #76]	; 0x4c
   16044:	tst	r3, #2
   16048:	beq	16058 <fputs@plt+0xd130>
   1604c:	ldr	r3, [r4, #68]	; 0x44
   16050:	cmp	r3, #0
   16054:	bne	16148 <fputs@plt+0xd220>
   16058:	ldr	r5, [r4, #24]
   1605c:	cmp	r5, #0
   16060:	beq	16080 <fputs@plt+0xd158>
   16064:	ldmib	r5, {r1, r2}
   16068:	mov	r0, r4
   1606c:	mov	r3, #1
   16070:	bl	1375c <fputs@plt+0xa834>
   16074:	ldr	r5, [r5]
   16078:	cmp	r5, #0
   1607c:	bne	16064 <fputs@plt+0xd13c>
   16080:	ldr	r5, [r4, #28]
   16084:	cmp	r5, #0
   16088:	movne	r6, #1
   1608c:	beq	160d4 <fputs@plt+0xd1ac>
   16090:	ldr	ip, [r5]
   16094:	mov	r0, r5
   16098:	ldr	r1, [r4, #4]
   1609c:	mov	r3, #0
   160a0:	ldr	r2, [r4, #48]	; 0x30
   160a4:	str	r6, [sp]
   160a8:	ldr	ip, [ip, #8]
   160ac:	blx	ip
   160b0:	cmp	r0, #0
   160b4:	beq	160c8 <fputs@plt+0xd1a0>
   160b8:	ldr	r2, [r5, #28]
   160bc:	ldr	r3, [r5, #24]
   160c0:	cmp	r2, r3
   160c4:	movgt	r8, #1
   160c8:	ldr	r5, [r5, #4]
   160cc:	cmp	r5, #0
   160d0:	bne	16090 <fputs@plt+0xd168>
   160d4:	cmp	r8, #0
   160d8:	beq	16100 <fputs@plt+0xd1d8>
   160dc:	ldr	r5, [r4, #24]
   160e0:	cmp	r5, #0
   160e4:	beq	16100 <fputs@plt+0xd1d8>
   160e8:	ldmib	r5, {r1, r2}
   160ec:	mov	r0, r4
   160f0:	bl	13434 <fputs@plt+0xa50c>
   160f4:	ldr	r5, [r5]
   160f8:	cmp	r5, #0
   160fc:	bne	160e8 <fputs@plt+0xd1c0>
   16100:	mov	r0, r4
   16104:	bl	13918 <fputs@plt+0xa9f0>
   16108:	ldr	r2, [sp, #20]
   1610c:	ldr	r3, [r7]
   16110:	cmp	r2, r3
   16114:	bne	1617c <fputs@plt+0xd254>
   16118:	add	sp, sp, #28
   1611c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16120:	mov	r8, #1
   16124:	b	15fc8 <fputs@plt+0xd0a0>
   16128:	ldr	r6, [r6, #4]
   1612c:	mov	r5, #1
   16130:	cmp	r6, #0
   16134:	bne	15f84 <fputs@plt+0xd05c>
   16138:	b	16004 <fputs@plt+0xd0dc>
   1613c:	mov	r0, r4
   16140:	bl	13e94 <fputs@plt+0xaf6c>
   16144:	b	1600c <fputs@plt+0xd0e4>
   16148:	mov	r0, r4
   1614c:	bl	15b8c <fputs@plt+0xcc64>
   16150:	ldr	r5, [r4, #24]
   16154:	cmp	r5, #0
   16158:	beq	16100 <fputs@plt+0xd1d8>
   1615c:	ldmib	r5, {r1, r2}
   16160:	mov	r0, r4
   16164:	mov	r3, #0
   16168:	bl	1375c <fputs@plt+0xa834>
   1616c:	ldr	r5, [r5]
   16170:	cmp	r5, #0
   16174:	bne	1615c <fputs@plt+0xd234>
   16178:	b	16100 <fputs@plt+0xd1d8>
   1617c:	bl	8e74 <__stack_chk_fail@plt>
   16180:	add	r0, sp, #8
   16184:	bl	19458 <_ZdlPv@@Base+0x254>
   16188:	bl	8db4 <__cxa_end_cleanup@plt>
   1618c:	andeq	r9, r2, r4, lsl #5
   16190:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16194:	movw	r3, #28944	; 0x7110
   16198:	sub	sp, sp, #52	; 0x34
   1619c:	movt	r3, #2
   161a0:	ldr	r2, [r0, #76]	; 0x4c
   161a4:	mov	r5, r0
   161a8:	str	r3, [sp, #24]
   161ac:	mov	r6, r1
   161b0:	ldr	r3, [r3]
   161b4:	tst	r2, #32
   161b8:	str	r3, [sp, #44]	; 0x2c
   161bc:	beq	16a3c <fputs@plt+0xdb14>
   161c0:	ldr	sl, [r5, #20]
   161c4:	cmp	sl, #0
   161c8:	beq	161f4 <fputs@plt+0xd2cc>
   161cc:	ldr	r3, [sl, #8]
   161d0:	cmp	r3, r6
   161d4:	blt	161e8 <fputs@plt+0xd2c0>
   161d8:	b	16388 <fputs@plt+0xd460>
   161dc:	ldr	r3, [sl, #8]
   161e0:	cmp	r6, r3
   161e4:	ble	16388 <fputs@plt+0xd460>
   161e8:	ldr	sl, [sl, #4]
   161ec:	cmp	sl, #0
   161f0:	bne	161dc <fputs@plt+0xd2b4>
   161f4:	ldr	r3, [r5, #44]	; 0x2c
   161f8:	add	r1, sp, #32
   161fc:	str	r1, [sp, #20]
   16200:	ldrb	r3, [r3, r6]
   16204:	cmp	r3, #0
   16208:	ldr	r3, [pc, #3096]	; 16e28 <fputs@plt+0xdf00>
   1620c:	str	r3, [sp, #12]
   16210:	beq	16cd0 <fputs@plt+0xdda8>
   16214:	cmp	sl, #0
   16218:	moveq	r7, sl
   1621c:	bne	163e4 <fputs@plt+0xd4bc>
   16220:	ldr	r0, [sp, #20]
   16224:	mov	r1, r6
   16228:	bl	19bd4 <_ZdlPv@@Base+0x9d0>
   1622c:	ldr	r1, [sp, #12]
   16230:	ldr	r2, [pc, #3056]	; 16e28 <fputs@plt+0xdf00>
   16234:	movw	r0, #50976	; 0xc720
   16238:	movt	r0, #1
   1623c:	str	r1, [sp]
   16240:	str	r1, [sp, #4]
   16244:	mov	r3, r2
   16248:	ldr	r1, [sp, #20]
   1624c:	bl	109bc <fputs@plt+0x7a94>
   16250:	ldr	r0, [sp, #20]
   16254:	bl	19458 <_ZdlPv@@Base+0x254>
   16258:	cmp	r7, #0
   1625c:	bne	16270 <fputs@plt+0xd348>
   16260:	ldr	r3, [r5, #44]	; 0x2c
   16264:	ldrb	r3, [r3, r6]
   16268:	cmp	r3, #0
   1626c:	bne	16c78 <fputs@plt+0xdd50>
   16270:	ldr	r3, [r5, #76]	; 0x4c
   16274:	tst	r3, #32
   16278:	beq	16a04 <fputs@plt+0xdadc>
   1627c:	movw	fp, #29004	; 0x714c
   16280:	movt	fp, #2
   16284:	mov	r1, #1
   16288:	mov	r2, #26
   1628c:	ldr	r3, [fp]
   16290:	movw	r0, #51000	; 0xc738
   16294:	movt	r0, #1
   16298:	bl	8e44 <fwrite@plt>
   1629c:	mov	r2, #14
   162a0:	mov	r1, #1
   162a4:	str	r6, [sp]
   162a8:	movw	r3, #45476	; 0xb1a4
   162ac:	ldr	r0, [pc, #2936]	; 16e2c <fputs@plt+0xdf04>
   162b0:	movt	r3, #1
   162b4:	bl	8ebc <__sprintf_chk@plt>
   162b8:	ldr	r1, [pc, #2924]	; 16e2c <fputs@plt+0xdf04>
   162bc:	ldr	r0, [sp, #20]
   162c0:	bl	1936c <_ZdlPv@@Base+0x168>
   162c4:	ldr	ip, [sp, #12]
   162c8:	ldr	r2, [pc, #2904]	; 16e28 <fputs@plt+0xdf00>
   162cc:	movw	r0, #49832	; 0xc2a8
   162d0:	ldr	r1, [sp, #20]
   162d4:	movt	r0, #1
   162d8:	str	ip, [sp]
   162dc:	str	ip, [sp, #4]
   162e0:	mov	r3, r2
   162e4:	bl	109bc <fputs@plt+0x7a94>
   162e8:	ldr	r0, [sp, #20]
   162ec:	bl	19458 <_ZdlPv@@Base+0x254>
   162f0:	mov	r2, #18
   162f4:	movw	r0, #51028	; 0xc754
   162f8:	mov	r1, #1
   162fc:	movt	r0, #1
   16300:	ldr	r3, [fp]
   16304:	bl	8e44 <fwrite@plt>
   16308:	ldr	r2, [r5, #4]
   1630c:	cmp	r2, #0
   16310:	strle	r6, [sp, #16]
   16314:	ble	16c24 <fputs@plt+0xdcfc>
   16318:	lsl	r7, r6, #2
   1631c:	str	r6, [sp, #16]
   16320:	mov	r0, #1
   16324:	mov	r3, #0
   16328:	mov	r8, r6
   1632c:	b	16340 <fputs@plt+0xd418>
   16330:	ldr	r3, [r4, #28]
   16334:	add	r3, r3, #1
   16338:	cmp	r2, r3
   1633c:	ble	164b0 <fputs@plt+0xd588>
   16340:	ldr	r1, [r5, #36]	; 0x24
   16344:	ldr	r1, [r1, r7]
   16348:	ldr	r4, [r1, r3, lsl #2]
   1634c:	cmp	r4, #0
   16350:	beq	16334 <fputs@plt+0xd40c>
   16354:	ldr	r3, [r4, #20]
   16358:	cmp	r3, r6
   1635c:	bne	16330 <fputs@plt+0xd408>
   16360:	ldr	r3, [r4]
   16364:	mov	r0, r4
   16368:	ldr	r3, [r3, #16]
   1636c:	blx	r3
   16370:	ldr	r3, [r4, #16]
   16374:	ldr	r2, [r5, #4]
   16378:	mov	r0, #0
   1637c:	cmp	r8, r3
   16380:	movge	r8, r3
   16384:	b	16330 <fputs@plt+0xd408>
   16388:	cmp	r6, r3
   1638c:	bne	161f4 <fputs@plt+0xd2cc>
   16390:	mov	r4, sl
   16394:	b	163b0 <fputs@plt+0xd488>
   16398:	ldr	r4, [r4, #4]
   1639c:	cmp	r4, #0
   163a0:	beq	161f4 <fputs@plt+0xd2cc>
   163a4:	ldr	r3, [r4, #8]
   163a8:	cmp	r6, r3
   163ac:	bne	161f4 <fputs@plt+0xd2cc>
   163b0:	ldrb	r3, [r4, #12]
   163b4:	cmp	r3, #0
   163b8:	bne	16398 <fputs@plt+0xd470>
   163bc:	ldr	r3, [r4]
   163c0:	mov	r0, r4
   163c4:	ldr	r3, [r3, #12]
   163c8:	blx	r3
   163cc:	cmp	r0, #0
   163d0:	beq	168ec <fputs@plt+0xd9c4>
   163d4:	ldr	r1, [pc, #2636]	; 16e28 <fputs@plt+0xdf00>
   163d8:	add	ip, sp, #32
   163dc:	str	ip, [sp, #20]
   163e0:	str	r1, [sp, #12]
   163e4:	ldr	r4, [sl, #8]
   163e8:	mov	r7, #0
   163ec:	cmp	r4, r6
   163f0:	bne	16220 <fputs@plt+0xd2f8>
   163f4:	ldr	r9, [sp, #12]
   163f8:	ldr	r8, [sp, #20]
   163fc:	b	16418 <fputs@plt+0xd4f0>
   16400:	ldr	sl, [sl, #4]
   16404:	cmp	sl, #0
   16408:	beq	16220 <fputs@plt+0xd2f8>
   1640c:	ldr	r3, [sl, #8]
   16410:	cmp	r4, r3
   16414:	bne	16220 <fputs@plt+0xd2f8>
   16418:	ldrb	r3, [sl, #12]
   1641c:	cmp	r3, #0
   16420:	bne	16400 <fputs@plt+0xd4d8>
   16424:	ldr	r3, [sl]
   16428:	mov	r0, sl
   1642c:	mov	r1, r5
   16430:	ldr	r3, [r3]
   16434:	blx	r3
   16438:	cmp	r7, #0
   1643c:	bne	16400 <fputs@plt+0xd4d8>
   16440:	ldr	r3, [sl]
   16444:	mov	r0, sl
   16448:	ldr	r3, [r3, #12]
   1644c:	blx	r3
   16450:	cmp	r0, #0
   16454:	beq	16940 <fputs@plt+0xda18>
   16458:	mov	r2, #14
   1645c:	mov	r1, #1
   16460:	str	r4, [sp]
   16464:	movw	r3, #45508	; 0xb1c4
   16468:	ldr	r0, [pc, #2496]	; 16e30 <fputs@plt+0xdf08>
   1646c:	movt	r3, #1
   16470:	bl	8ebc <__sprintf_chk@plt>
   16474:	ldr	r1, [pc, #2484]	; 16e30 <fputs@plt+0xdf08>
   16478:	mov	r0, r8
   1647c:	bl	1936c <_ZdlPv@@Base+0x168>
   16480:	ldr	r2, [pc, #2464]	; 16e28 <fputs@plt+0xdf00>
   16484:	movw	r0, #50964	; 0xc714
   16488:	str	r9, [sp]
   1648c:	str	r9, [sp, #4]
   16490:	movt	r0, #1
   16494:	mov	r3, r2
   16498:	mov	r1, r8
   1649c:	bl	109bc <fputs@plt+0x7a94>
   164a0:	mov	r0, r8
   164a4:	mov	r7, #1
   164a8:	bl	19458 <_ZdlPv@@Base+0x254>
   164ac:	b	16400 <fputs@plt+0xd4d8>
   164b0:	cmp	r0, #0
   164b4:	str	r8, [sp, #16]
   164b8:	bne	16c24 <fputs@plt+0xdcfc>
   164bc:	ldr	r3, [r5, #44]	; 0x2c
   164c0:	ldrb	r3, [r3, r6]
   164c4:	cmp	r3, #0
   164c8:	bne	16a6c <fputs@plt+0xdb44>
   164cc:	mov	r9, r6
   164d0:	ldr	r3, [sp, #16]
   164d4:	ldr	r2, [r5, #4]
   164d8:	cmp	r9, r3
   164dc:	blt	16604 <fputs@plt+0xd6dc>
   164e0:	str	sl, [sp, #28]
   164e4:	lsl	r7, r6, #2
   164e8:	ldr	sl, [sp, #20]
   164ec:	cmp	r2, #0
   164f0:	ble	165f0 <fputs@plt+0xd6c8>
   164f4:	mov	r8, #0
   164f8:	mov	r3, r8
   164fc:	b	16510 <fputs@plt+0xd5e8>
   16500:	ldr	r3, [r4, #28]
   16504:	add	r3, r3, #1
   16508:	cmp	r2, r3
   1650c:	ble	1666c <fputs@plt+0xd744>
   16510:	ldr	r1, [r5, #36]	; 0x24
   16514:	ldr	r1, [r1, r7]
   16518:	ldr	r4, [r1, r3, lsl #2]
   1651c:	cmp	r4, #0
   16520:	beq	16504 <fputs@plt+0xd5dc>
   16524:	ldr	r3, [r4, #20]
   16528:	cmp	r3, r6
   1652c:	bne	16500 <fputs@plt+0xd5d8>
   16530:	ldr	r3, [r4, #16]
   16534:	cmp	r3, r9
   16538:	bne	16500 <fputs@plt+0xd5d8>
   1653c:	ldr	r3, [r4]
   16540:	mov	r0, r4
   16544:	ldr	r3, [r3, #36]	; 0x24
   16548:	blx	r3
   1654c:	subs	ip, r0, #0
   16550:	beq	1656c <fputs@plt+0xd644>
   16554:	cmp	r8, #0
   16558:	beq	16918 <fputs@plt+0xd9f0>
   1655c:	ldr	r3, [ip]
   16560:	mov	r0, ip
   16564:	ldr	r3, [r3, #52]	; 0x34
   16568:	blx	r3
   1656c:	ldr	r2, [r5, #4]
   16570:	b	16500 <fputs@plt+0xd5d8>
   16574:	ldr	r1, [fp]
   16578:	mov	r0, #10
   1657c:	bl	8eec <_IO_putc@plt>
   16580:	mov	r1, #1
   16584:	mov	r2, #26
   16588:	ldr	r3, [fp]
   1658c:	movw	r0, #51116	; 0xc7ac
   16590:	movt	r0, #1
   16594:	bl	8e44 <fwrite@plt>
   16598:	mov	r2, #14
   1659c:	mov	r1, #1
   165a0:	str	r6, [sp]
   165a4:	movw	r3, #45476	; 0xb1a4
   165a8:	ldr	r0, [pc, #2172]	; 16e2c <fputs@plt+0xdf04>
   165ac:	movt	r3, #1
   165b0:	bl	8ebc <__sprintf_chk@plt>
   165b4:	ldr	r1, [pc, #2160]	; 16e2c <fputs@plt+0xdf04>
   165b8:	mov	r0, sl
   165bc:	bl	1936c <_ZdlPv@@Base+0x168>
   165c0:	ldr	ip, [sp, #12]
   165c4:	ldr	r2, [pc, #2140]	; 16e28 <fputs@plt+0xdf00>
   165c8:	movw	r0, #45592	; 0xb218
   165cc:	mov	r1, sl
   165d0:	movt	r0, #1
   165d4:	str	ip, [sp]
   165d8:	str	ip, [sp, #4]
   165dc:	mov	r3, r2
   165e0:	bl	109bc <fputs@plt+0x7a94>
   165e4:	mov	r0, sl
   165e8:	bl	19458 <_ZdlPv@@Base+0x254>
   165ec:	ldr	r2, [r5, #4]
   165f0:	ldr	r1, [sp, #16]
   165f4:	sub	r9, r9, #1
   165f8:	cmp	r9, r1
   165fc:	bge	164ec <fputs@plt+0xd5c4>
   16600:	ldr	sl, [sp, #28]
   16604:	cmp	r2, #0
   16608:	ble	16794 <fputs@plt+0xd86c>
   1660c:	lsl	r7, r6, #2
   16610:	mov	r3, #0
   16614:	ldr	r8, [sp, #20]
   16618:	b	1662c <fputs@plt+0xd704>
   1661c:	ldr	r3, [r4, #28]
   16620:	add	r3, r3, #1
   16624:	cmp	r2, r3
   16628:	ble	16794 <fputs@plt+0xd86c>
   1662c:	ldr	r1, [r5, #36]	; 0x24
   16630:	ldr	r1, [r1, r7]
   16634:	ldr	r4, [r1, r3, lsl #2]
   16638:	cmp	r4, #0
   1663c:	beq	16620 <fputs@plt+0xd6f8>
   16640:	ldr	r3, [r4, #20]
   16644:	cmp	r3, r6
   16648:	bne	1661c <fputs@plt+0xd6f4>
   1664c:	ldr	r3, [r4]
   16650:	mov	r0, r4
   16654:	ldr	r3, [r3, #36]	; 0x24
   16658:	blx	r3
   1665c:	cmp	r0, #0
   16660:	beq	1695c <fputs@plt+0xda34>
   16664:	ldr	r2, [r5, #4]
   16668:	b	1661c <fputs@plt+0xd6f4>
   1666c:	cmp	r8, #0
   16670:	beq	165f0 <fputs@plt+0xd6c8>
   16674:	ldr	r1, [fp]
   16678:	mov	r0, #10
   1667c:	bl	8eec <_IO_putc@plt>
   16680:	ldr	r3, [r8]
   16684:	mov	r0, r8
   16688:	ldr	r3, [r3, #24]
   1668c:	blx	r3
   16690:	ldr	r0, [r8, #12]
   16694:	ldr	r1, [r8, #8]
   16698:	bl	14bcc <fputs@plt+0xbca4>
   1669c:	mov	r2, #2
   166a0:	mov	r1, #1
   166a4:	ldr	r3, [fp]
   166a8:	movw	r0, #50024	; 0xc368
   166ac:	movt	r0, #1
   166b0:	bl	8e44 <fwrite@plt>
   166b4:	ldr	r3, [r8]
   166b8:	mov	r0, r8
   166bc:	mov	r1, #0
   166c0:	ldr	r3, [r3, #56]	; 0x38
   166c4:	blx	r3
   166c8:	ldr	r3, [r8, #28]
   166cc:	ldr	r2, [r5, #4]
   166d0:	add	r3, r3, #1
   166d4:	cmp	r3, r2
   166d8:	blt	166f0 <fputs@plt+0xd7c8>
   166dc:	b	16574 <fputs@plt+0xd64c>
   166e0:	ldr	r3, [r4, #28]
   166e4:	add	r3, r3, #1
   166e8:	cmp	r2, r3
   166ec:	ble	16574 <fputs@plt+0xd64c>
   166f0:	ldr	r1, [r5, #36]	; 0x24
   166f4:	ldr	r1, [r1, r7]
   166f8:	ldr	r4, [r1, r3, lsl #2]
   166fc:	cmp	r4, #0
   16700:	beq	166e4 <fputs@plt+0xd7bc>
   16704:	ldr	r3, [r4, #20]
   16708:	cmp	r3, r6
   1670c:	bne	166e0 <fputs@plt+0xd7b8>
   16710:	ldr	r3, [r4, #16]
   16714:	cmp	r3, r9
   16718:	bne	166e0 <fputs@plt+0xd7b8>
   1671c:	ldr	r3, [r4]
   16720:	mov	r0, r4
   16724:	ldr	r3, [r3, #36]	; 0x24
   16728:	blx	r3
   1672c:	subs	r8, r0, #0
   16730:	beq	1678c <fputs@plt+0xd864>
   16734:	ldr	r2, [r4, #20]
   16738:	ldr	r3, [r4, #16]
   1673c:	cmp	r2, r3
   16740:	beq	16778 <fputs@plt+0xd850>
   16744:	ldr	r1, [fp]
   16748:	mov	r0, #10
   1674c:	bl	8eec <_IO_putc@plt>
   16750:	ldr	r3, [r8]
   16754:	mov	r0, r8
   16758:	ldr	r3, [r3, #24]
   1675c:	blx	r3
   16760:	movw	r0, #50024	; 0xc368
   16764:	mov	r1, #1
   16768:	movt	r0, #1
   1676c:	mov	r2, #2
   16770:	ldr	r3, [fp]
   16774:	bl	8e44 <fwrite@plt>
   16778:	ldr	r3, [r8]
   1677c:	mov	r0, r8
   16780:	mov	r1, #0
   16784:	ldr	r3, [r3, #56]	; 0x38
   16788:	blx	r3
   1678c:	ldr	r2, [r5, #4]
   16790:	b	166e0 <fputs@plt+0xd7b8>
   16794:	ldr	r3, [fp]
   16798:	movw	r0, #51144	; 0xc7c8
   1679c:	mov	r1, #1
   167a0:	movt	r0, #1
   167a4:	mov	r2, #56	; 0x38
   167a8:	movw	r4, #29004	; 0x714c
   167ac:	bl	8e44 <fwrite@plt>
   167b0:	ldr	r3, [r5]
   167b4:	movt	r4, #2
   167b8:	sub	r3, r3, #1
   167bc:	cmp	r3, r6
   167c0:	beq	16848 <fputs@plt+0xd920>
   167c4:	ldr	r3, [r5, #76]	; 0x4c
   167c8:	tst	r3, #8
   167cc:	bne	16c40 <fputs@plt+0xdd18>
   167d0:	cmp	sl, #0
   167d4:	beq	167e8 <fputs@plt+0xd8c0>
   167d8:	ldr	r2, [sl, #8]
   167dc:	add	r3, r6, #1
   167e0:	cmp	r2, r3
   167e4:	beq	16d28 <fputs@plt+0xde00>
   167e8:	ldr	r4, [r5, #16]
   167ec:	cmp	r4, #0
   167f0:	beq	1683c <fputs@plt+0xd914>
   167f4:	mov	r2, #0
   167f8:	b	16808 <fputs@plt+0xd8e0>
   167fc:	ldr	r4, [r4]
   16800:	cmp	r4, #0
   16804:	beq	16834 <fputs@plt+0xd90c>
   16808:	ldr	r3, [r4, #8]
   1680c:	cmp	r3, r6
   16810:	bne	167fc <fputs@plt+0xd8d4>
   16814:	cmp	r2, #0
   16818:	beq	1687c <fputs@plt+0xd954>
   1681c:	mov	r0, r4
   16820:	bl	12e00 <fputs@plt+0x9ed8>
   16824:	ldr	r4, [r4]
   16828:	mov	r2, #1
   1682c:	cmp	r4, #0
   16830:	bne	16808 <fputs@plt+0xd8e0>
   16834:	cmp	r2, #0
   16838:	bne	16898 <fputs@plt+0xd970>
   1683c:	ldr	r3, [r5, #76]	; 0x4c
   16840:	tst	r3, #32
   16844:	beq	168bc <fputs@plt+0xd994>
   16848:	ldr	r3, [fp]
   1684c:	mov	r2, #28
   16850:	movw	r0, #51252	; 0xc834
   16854:	mov	r1, #1
   16858:	movt	r0, #1
   1685c:	bl	8e44 <fwrite@plt>
   16860:	ldr	ip, [sp, #24]
   16864:	ldr	r2, [sp, #44]	; 0x2c
   16868:	ldr	r3, [ip]
   1686c:	cmp	r2, r3
   16870:	bne	16e24 <fputs@plt+0xdefc>
   16874:	add	sp, sp, #52	; 0x34
   16878:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1687c:	movw	r0, #51228	; 0xc81c
   16880:	mov	r1, #1
   16884:	mov	r2, #9
   16888:	ldr	r3, [fp]
   1688c:	movt	r0, #1
   16890:	bl	8e44 <fwrite@plt>
   16894:	b	1681c <fputs@plt+0xd8f4>
   16898:	ldr	r3, [fp]
   1689c:	movw	r0, #51240	; 0xc828
   168a0:	mov	r1, #1
   168a4:	movt	r0, #1
   168a8:	mov	r2, #9
   168ac:	bl	8e44 <fwrite@plt>
   168b0:	ldr	r3, [r5, #76]	; 0x4c
   168b4:	tst	r3, #32
   168b8:	bne	16848 <fputs@plt+0xd920>
   168bc:	mov	r0, r5
   168c0:	mov	r1, r6
   168c4:	bl	10934 <fputs@plt+0x7a0c>
   168c8:	cmp	r0, #0
   168cc:	beq	16848 <fputs@plt+0xd920>
   168d0:	movw	r0, #49820	; 0xc29c
   168d4:	mov	r1, #1
   168d8:	mov	r2, #10
   168dc:	ldr	r3, [fp]
   168e0:	movt	r0, #1
   168e4:	bl	8e44 <fwrite@plt>
   168e8:	b	16848 <fputs@plt+0xd920>
   168ec:	ldr	r3, [r4]
   168f0:	mov	r0, r4
   168f4:	ldr	r3, [r3, #16]
   168f8:	blx	r3
   168fc:	cmp	r0, #0
   16900:	beq	16398 <fputs@plt+0xd470>
   16904:	ldr	ip, [pc, #1308]	; 16e28 <fputs@plt+0xdf00>
   16908:	add	r3, sp, #32
   1690c:	str	r3, [sp, #20]
   16910:	str	ip, [sp, #12]
   16914:	b	163e4 <fputs@plt+0xd4bc>
   16918:	ldr	r3, [fp]
   1691c:	movw	r0, #50020	; 0xc364
   16920:	mov	r1, #1
   16924:	movt	r0, #1
   16928:	mov	r2, #3
   1692c:	mov	r8, ip
   16930:	str	ip, [sp, #8]
   16934:	bl	8e44 <fwrite@plt>
   16938:	ldr	ip, [sp, #8]
   1693c:	b	1655c <fputs@plt+0xd634>
   16940:	ldr	r3, [sl]
   16944:	mov	r0, sl
   16948:	ldr	r3, [r3, #16]
   1694c:	blx	r3
   16950:	cmp	r0, #0
   16954:	bne	16458 <fputs@plt+0xd530>
   16958:	b	16400 <fputs@plt+0xd4d8>
   1695c:	mov	r1, #1
   16960:	mov	r2, #9
   16964:	ldr	r3, [fp]
   16968:	movw	r0, #51292	; 0xc85c
   1696c:	movt	r0, #1
   16970:	bl	8e44 <fwrite@plt>
   16974:	ldr	r3, [r4]
   16978:	mov	r0, r4
   1697c:	ldr	r3, [r3, #24]
   16980:	blx	r3
   16984:	ldr	r3, [r4]
   16988:	mov	r0, r4
   1698c:	ldr	r3, [r3, #20]
   16990:	blx	r3
   16994:	mov	r1, #1
   16998:	mov	r2, #26
   1699c:	ldr	r3, [fp]
   169a0:	movw	r0, #51116	; 0xc7ac
   169a4:	movt	r0, #1
   169a8:	bl	8e44 <fwrite@plt>
   169ac:	mov	r2, #14
   169b0:	mov	r1, #1
   169b4:	str	r6, [sp]
   169b8:	movw	r3, #45476	; 0xb1a4
   169bc:	ldr	r0, [pc, #1128]	; 16e2c <fputs@plt+0xdf04>
   169c0:	movt	r3, #1
   169c4:	bl	8ebc <__sprintf_chk@plt>
   169c8:	ldr	r1, [pc, #1116]	; 16e2c <fputs@plt+0xdf04>
   169cc:	mov	r0, r8
   169d0:	bl	1936c <_ZdlPv@@Base+0x168>
   169d4:	ldr	ip, [sp, #12]
   169d8:	ldr	r2, [pc, #1096]	; 16e28 <fputs@plt+0xdf00>
   169dc:	movw	r0, #45592	; 0xb218
   169e0:	mov	r1, r8
   169e4:	movt	r0, #1
   169e8:	str	ip, [sp]
   169ec:	str	ip, [sp, #4]
   169f0:	mov	r3, r2
   169f4:	bl	109bc <fputs@plt+0x7a94>
   169f8:	mov	r0, r8
   169fc:	bl	19458 <_ZdlPv@@Base+0x254>
   16a00:	b	16664 <fputs@plt+0xd73c>
   16a04:	mov	r0, r5
   16a08:	mov	r1, r6
   16a0c:	bl	108b4 <fputs@plt+0x798c>
   16a10:	movw	fp, #29004	; 0x714c
   16a14:	movt	fp, #2
   16a18:	cmp	r0, #0
   16a1c:	beq	16284 <fputs@plt+0xd35c>
   16a20:	movw	r0, #51284	; 0xc854
   16a24:	mov	r1, #1
   16a28:	ldr	r3, [fp]
   16a2c:	mov	r2, #7
   16a30:	movt	r0, #1
   16a34:	bl	8e44 <fwrite@plt>
   16a38:	b	16284 <fputs@plt+0xd35c>
   16a3c:	bl	108b4 <fputs@plt+0x798c>
   16a40:	cmp	r0, #0
   16a44:	beq	161c0 <fputs@plt+0xd298>
   16a48:	movw	fp, #29004	; 0x714c
   16a4c:	movt	fp, #2
   16a50:	movw	r0, #51284	; 0xc854
   16a54:	mov	r1, #1
   16a58:	ldr	r3, [fp]
   16a5c:	mov	r2, #7
   16a60:	movt	r0, #1
   16a64:	bl	8e44 <fwrite@plt>
   16a68:	b	161c0 <fputs@plt+0xd298>
   16a6c:	ldr	r3, [fp]
   16a70:	movw	r0, #51064	; 0xc778
   16a74:	mov	r1, #1
   16a78:	movt	r0, #1
   16a7c:	mov	r2, #6
   16a80:	movw	r4, #29004	; 0x714c
   16a84:	bl	8e44 <fwrite@plt>
   16a88:	ldr	r3, [r5, #44]	; 0x2c
   16a8c:	movt	r4, #2
   16a90:	ldrb	r3, [r3, r6]
   16a94:	cmp	r3, #2
   16a98:	beq	16d8c <fputs@plt+0xde64>
   16a9c:	mov	r1, #1
   16aa0:	mov	r2, #16
   16aa4:	ldr	r3, [fp]
   16aa8:	movw	r0, #51076	; 0xc784
   16aac:	movt	r0, #1
   16ab0:	movw	r4, #29004	; 0x714c
   16ab4:	bl	8e44 <fwrite@plt>
   16ab8:	mov	r1, #1
   16abc:	mov	r2, #2
   16ac0:	ldr	r3, [fp]
   16ac4:	movw	r0, #50024	; 0xc368
   16ac8:	movt	r0, #1
   16acc:	bl	8e44 <fwrite@plt>
   16ad0:	ldr	r3, [fp]
   16ad4:	movw	r0, #51096	; 0xc798
   16ad8:	mov	r1, #1
   16adc:	movt	r0, #1
   16ae0:	mov	r2, #7
   16ae4:	bl	8e44 <fwrite@plt>
   16ae8:	ldr	r3, [r5, #44]	; 0x2c
   16aec:	movt	r4, #2
   16af0:	ldrb	r3, [r3, r6]
   16af4:	cmp	r3, #2
   16af8:	beq	16d70 <fputs@plt+0xde48>
   16afc:	mov	r0, #39	; 0x27
   16b00:	ldr	r1, [fp]
   16b04:	bl	8e8c <fputc@plt>
   16b08:	ldr	r2, [r5, #4]
   16b0c:	cmp	r2, #0
   16b10:	lslgt	r7, r6, #2
   16b14:	movgt	r3, #0
   16b18:	bgt	16b30 <fputs@plt+0xdc08>
   16b1c:	b	16b7c <fputs@plt+0xdc54>
   16b20:	ldr	r3, [r4, #28]
   16b24:	add	r3, r3, #1
   16b28:	cmp	r2, r3
   16b2c:	ble	16b7c <fputs@plt+0xdc54>
   16b30:	ldr	r1, [r5, #36]	; 0x24
   16b34:	ldr	r1, [r1, r7]
   16b38:	ldr	r4, [r1, r3, lsl #2]
   16b3c:	cmp	r4, #0
   16b40:	beq	16b24 <fputs@plt+0xdbfc>
   16b44:	ldr	r1, [r4, #20]
   16b48:	ldr	r3, [r4, #16]
   16b4c:	cmp	r1, r3
   16b50:	bne	16b20 <fputs@plt+0xdbf8>
   16b54:	ldr	r3, [r4]
   16b58:	mov	r0, r4
   16b5c:	ldr	r3, [r3, #36]	; 0x24
   16b60:	blx	r3
   16b64:	mov	r1, #1
   16b68:	ldr	r3, [r0]
   16b6c:	ldr	r3, [r3, #56]	; 0x38
   16b70:	blx	r3
   16b74:	ldr	r2, [r5, #4]
   16b78:	b	16b20 <fputs@plt+0xdbf8>
   16b7c:	ldr	r1, [fp]
   16b80:	mov	r0, #10
   16b84:	bl	8e8c <fputc@plt>
   16b88:	mov	r1, #1
   16b8c:	mov	r2, #8
   16b90:	ldr	r3, [fp]
   16b94:	movw	r0, #51104	; 0xc7a0
   16b98:	movt	r0, #1
   16b9c:	bl	8e44 <fwrite@plt>
   16ba0:	mov	r1, #1
   16ba4:	mov	r2, #26
   16ba8:	ldr	r3, [fp]
   16bac:	movw	r0, #51116	; 0xc7ac
   16bb0:	movt	r0, #1
   16bb4:	bl	8e44 <fwrite@plt>
   16bb8:	mov	r2, #14
   16bbc:	mov	r1, #1
   16bc0:	str	r6, [sp]
   16bc4:	movw	r3, #45476	; 0xb1a4
   16bc8:	ldr	r0, [pc, #604]	; 16e2c <fputs@plt+0xdf04>
   16bcc:	movt	r3, #1
   16bd0:	bl	8ebc <__sprintf_chk@plt>
   16bd4:	ldr	r1, [pc, #592]	; 16e2c <fputs@plt+0xdf04>
   16bd8:	ldr	r0, [sp, #20]
   16bdc:	bl	1936c <_ZdlPv@@Base+0x168>
   16be0:	ldr	r1, [sp, #12]
   16be4:	ldr	r2, [pc, #572]	; 16e28 <fputs@plt+0xdf00>
   16be8:	movw	r0, #45592	; 0xb218
   16bec:	movt	r0, #1
   16bf0:	str	r1, [sp]
   16bf4:	str	r1, [sp, #4]
   16bf8:	mov	r3, r2
   16bfc:	ldr	r1, [sp, #20]
   16c00:	bl	109bc <fputs@plt+0x7a94>
   16c04:	ldr	r0, [sp, #20]
   16c08:	bl	19458 <_ZdlPv@@Base+0x254>
   16c0c:	ldr	r3, [r5, #44]	; 0x2c
   16c10:	ldrb	r3, [r3, r6]
   16c14:	cmp	r3, #0
   16c18:	beq	164cc <fputs@plt+0xd5a4>
   16c1c:	sub	r9, r6, #1
   16c20:	b	164d0 <fputs@plt+0xd5a8>
   16c24:	movw	r0, #51048	; 0xc768
   16c28:	mov	r1, #1
   16c2c:	mov	r2, #13
   16c30:	ldr	r3, [fp]
   16c34:	movt	r0, #1
   16c38:	bl	8e44 <fwrite@plt>
   16c3c:	b	164bc <fputs@plt+0xd594>
   16c40:	mov	r0, r5
   16c44:	add	r1, r6, #1
   16c48:	bl	1406c <fputs@plt+0xb144>
   16c4c:	ldr	r3, [r4]
   16c50:	movw	r0, #51204	; 0xc804
   16c54:	mov	r1, #1
   16c58:	movt	r0, #1
   16c5c:	mov	r2, #23
   16c60:	bl	8e44 <fwrite@plt>
   16c64:	ldr	r3, [r5]
   16c68:	sub	r3, r3, #1
   16c6c:	cmp	r3, r6
   16c70:	bne	167d0 <fputs@plt+0xd8a8>
   16c74:	b	16848 <fputs@plt+0xd920>
   16c78:	mov	r2, #14
   16c7c:	mov	r1, #1
   16c80:	str	r6, [sp]
   16c84:	movw	r3, #45508	; 0xb1c4
   16c88:	ldr	r0, [pc, #416]	; 16e30 <fputs@plt+0xdf08>
   16c8c:	movt	r3, #1
   16c90:	bl	8ebc <__sprintf_chk@plt>
   16c94:	ldr	r1, [pc, #404]	; 16e30 <fputs@plt+0xdf08>
   16c98:	ldr	r0, [sp, #20]
   16c9c:	bl	1936c <_ZdlPv@@Base+0x168>
   16ca0:	ldr	r3, [sp, #12]
   16ca4:	ldr	r2, [pc, #380]	; 16e28 <fputs@plt+0xdf00>
   16ca8:	movw	r0, #50964	; 0xc714
   16cac:	ldr	r1, [sp, #20]
   16cb0:	movt	r0, #1
   16cb4:	str	r3, [sp]
   16cb8:	str	r3, [sp, #4]
   16cbc:	mov	r3, r2
   16cc0:	bl	109bc <fputs@plt+0x7a94>
   16cc4:	ldr	r0, [sp, #20]
   16cc8:	bl	19458 <_ZdlPv@@Base+0x254>
   16ccc:	b	16270 <fputs@plt+0xd348>
   16cd0:	mov	r2, #14
   16cd4:	mov	r1, #1
   16cd8:	str	r6, [sp]
   16cdc:	movw	r3, #45508	; 0xb1c4
   16ce0:	ldr	r0, [pc, #328]	; 16e30 <fputs@plt+0xdf08>
   16ce4:	movt	r3, #1
   16ce8:	bl	8ebc <__sprintf_chk@plt>
   16cec:	ldr	r1, [pc, #316]	; 16e30 <fputs@plt+0xdf08>
   16cf0:	ldr	r0, [sp, #20]
   16cf4:	bl	1936c <_ZdlPv@@Base+0x168>
   16cf8:	ldr	ip, [sp, #12]
   16cfc:	movw	r0, #50964	; 0xc714
   16d00:	ldr	r1, [sp, #20]
   16d04:	movt	r0, #1
   16d08:	str	ip, [sp]
   16d0c:	mov	r2, ip
   16d10:	str	ip, [sp, #4]
   16d14:	mov	r3, ip
   16d18:	bl	109bc <fputs@plt+0x7a94>
   16d1c:	ldr	r0, [sp, #20]
   16d20:	bl	19458 <_ZdlPv@@Base+0x254>
   16d24:	b	16214 <fputs@plt+0xd2ec>
   16d28:	ldr	r3, [sl]
   16d2c:	mov	r0, sl
   16d30:	ldr	r3, [r3, #12]
   16d34:	blx	r3
   16d38:	cmp	r0, #0
   16d3c:	beq	16da8 <fputs@plt+0xde80>
   16d40:	ldr	r3, [sl]
   16d44:	mov	r0, sl
   16d48:	mov	r1, r5
   16d4c:	ldr	r3, [r3]
   16d50:	blx	r3
   16d54:	movw	r0, #51204	; 0xc804
   16d58:	mov	r1, #1
   16d5c:	mov	r2, #23
   16d60:	ldr	r3, [fp]
   16d64:	movt	r0, #1
   16d68:	bl	8e44 <fwrite@plt>
   16d6c:	b	167e8 <fputs@plt+0xd8c0>
   16d70:	ldr	r3, [r4]
   16d74:	movw	r0, #45556	; 0xb1f4
   16d78:	mov	r1, #1
   16d7c:	mov	r2, #3
   16d80:	movt	r0, #1
   16d84:	bl	8e44 <fwrite@plt>
   16d88:	b	16afc <fputs@plt+0xdbd4>
   16d8c:	ldr	r3, [r4]
   16d90:	movw	r0, #51072	; 0xc780
   16d94:	mov	r1, #1
   16d98:	mov	r2, #3
   16d9c:	movt	r0, #1
   16da0:	bl	8e44 <fwrite@plt>
   16da4:	b	16a9c <fputs@plt+0xdb74>
   16da8:	ldr	r3, [sl]
   16dac:	mov	r0, sl
   16db0:	ldr	r3, [r3, #16]
   16db4:	blx	r3
   16db8:	cmp	r0, #0
   16dbc:	bne	16d40 <fputs@plt+0xde18>
   16dc0:	b	167e8 <fputs@plt+0xd8c0>
   16dc4:	ldr	r0, [sp, #20]
   16dc8:	bl	19458 <_ZdlPv@@Base+0x254>
   16dcc:	bl	8db4 <__cxa_end_cleanup@plt>
   16dd0:	ldr	r0, [sp, #20]
   16dd4:	bl	19458 <_ZdlPv@@Base+0x254>
   16dd8:	bl	8db4 <__cxa_end_cleanup@plt>
   16ddc:	ldr	r0, [sp, #20]
   16de0:	bl	19458 <_ZdlPv@@Base+0x254>
   16de4:	bl	8db4 <__cxa_end_cleanup@plt>
   16de8:	ldr	r0, [sp, #20]
   16dec:	bl	19458 <_ZdlPv@@Base+0x254>
   16df0:	bl	8db4 <__cxa_end_cleanup@plt>
   16df4:	ldr	r0, [sp, #20]
   16df8:	bl	19458 <_ZdlPv@@Base+0x254>
   16dfc:	bl	8db4 <__cxa_end_cleanup@plt>
   16e00:	ldr	r0, [sp, #20]
   16e04:	bl	19458 <_ZdlPv@@Base+0x254>
   16e08:	bl	8db4 <__cxa_end_cleanup@plt>
   16e0c:	ldr	r0, [sp, #20]
   16e10:	bl	19458 <_ZdlPv@@Base+0x254>
   16e14:	bl	8db4 <__cxa_end_cleanup@plt>
   16e18:	ldr	r0, [sp, #20]
   16e1c:	bl	19458 <_ZdlPv@@Base+0x254>
   16e20:	bl	8db4 <__cxa_end_cleanup@plt>
   16e24:	bl	8e74 <__stack_chk_fail@plt>
   16e28:	andeq	r9, r2, r4, lsl #5
   16e2c:	andeq	r9, r2, r4, lsr r2
   16e30:	andeq	r9, r2, r4, ror r2
   16e34:	movw	r3, #37220	; 0x9164
   16e38:	movt	r3, #2
   16e3c:	push	{r4, r5, r6, lr}
   16e40:	mov	r5, r0
   16e44:	mov	r6, #1
   16e48:	str	r6, [r3, #300]	; 0x12c
   16e4c:	bl	f5fc <fputs@plt+0x66d4>
   16e50:	mov	r0, r5
   16e54:	bl	130d0 <fputs@plt+0xa1a8>
   16e58:	mov	r0, r5
   16e5c:	bl	f694 <fputs@plt+0x676c>
   16e60:	mov	r0, r5
   16e64:	bl	15d88 <fputs@plt+0xce60>
   16e68:	ldr	r3, [r5, #76]	; 0x4c
   16e6c:	movw	r4, #29004	; 0x714c
   16e70:	movt	r4, #2
   16e74:	tst	r3, #1
   16e78:	beq	16ef8 <fputs@plt+0xdfd0>
   16e7c:	ldr	r3, [r4]
   16e80:	movw	r0, #51324	; 0xc87c
   16e84:	mov	r1, #1
   16e88:	movt	r0, #1
   16e8c:	mov	r2, #57	; 0x39
   16e90:	movw	r4, #29004	; 0x714c
   16e94:	bl	8e44 <fwrite@plt>
   16e98:	ldr	r3, [r5, #76]	; 0x4c
   16e9c:	movt	r4, #2
   16ea0:	tst	r3, #1
   16ea4:	beq	16f14 <fputs@plt+0xdfec>
   16ea8:	mov	r0, r5
   16eac:	bl	104dc <fputs@plt+0x75b4>
   16eb0:	mov	r0, r5
   16eb4:	bl	1435c <fputs@plt+0xb434>
   16eb8:	mov	r0, r5
   16ebc:	bl	14884 <fputs@plt+0xb95c>
   16ec0:	ldr	r3, [r5]
   16ec4:	cmp	r3, #0
   16ec8:	movgt	r4, #0
   16ecc:	ble	16eec <fputs@plt+0xdfc4>
   16ed0:	mov	r1, r4
   16ed4:	mov	r0, r5
   16ed8:	bl	16190 <fputs@plt+0xd268>
   16edc:	ldr	r3, [r5]
   16ee0:	add	r4, r4, #1
   16ee4:	cmp	r3, r4
   16ee8:	bgt	16ed0 <fputs@plt+0xdfa8>
   16eec:	mov	r0, r5
   16ef0:	pop	{r4, r5, r6, lr}
   16ef4:	b	14a0c <fputs@plt+0xbae4>
   16ef8:	mov	r1, r6
   16efc:	movw	r0, #51304	; 0xc868
   16f00:	ldr	r3, [r4]
   16f04:	mov	r2, #16
   16f08:	movt	r0, #1
   16f0c:	bl	8e44 <fwrite@plt>
   16f10:	b	16e7c <fputs@plt+0xdf54>
   16f14:	ldr	r3, [r4]
   16f18:	movw	r0, #46420	; 0xb554
   16f1c:	mov	r1, #1
   16f20:	mov	r2, #4
   16f24:	movt	r0, #1
   16f28:	bl	8e44 <fwrite@plt>
   16f2c:	b	16ea8 <fputs@plt+0xdf80>
   16f30:	ldr	r3, [pc, #4]	; 16f3c <fputs@plt+0xe014>
   16f34:	str	r3, [r0]
   16f38:	bx	lr
   16f3c:	andeq	sl, r1, r0, ror #12
   16f40:	ldr	r3, [pc, #4]	; 16f4c <fputs@plt+0xe024>
   16f44:	str	r3, [r0]
   16f48:	bx	lr
   16f4c:	andeq	sl, r1, r0, ror #12
   16f50:	mov	r0, #0
   16f54:	bx	lr
   16f58:	mov	r0, #0
   16f5c:	bx	lr
   16f60:	ldr	r3, [pc, #4]	; 16f6c <fputs@plt+0xe044>
   16f64:	str	r3, [r0]
   16f68:	bx	lr
   16f6c:	andeq	sl, r1, r0, lsr r7
   16f70:	ldr	r3, [pc, #4]	; 16f7c <fputs@plt+0xe054>
   16f74:	str	r3, [r0]
   16f78:	bx	lr
   16f7c:	andeq	sl, r1, r0, lsr r7
   16f80:	ldr	r3, [pc, #4]	; 16f8c <fputs@plt+0xe064>
   16f84:	str	r3, [r0]
   16f88:	bx	lr
   16f8c:	andeq	sl, r1, r0, ror #12
   16f90:	ldr	r3, [pc, #4]	; 16f9c <fputs@plt+0xe074>
   16f94:	str	r3, [r0]
   16f98:	bx	lr
   16f9c:	andeq	sl, r1, r0, ror #12
   16fa0:	ldr	r3, [pc, #4]	; 16fac <fputs@plt+0xe084>
   16fa4:	str	r3, [r0]
   16fa8:	bx	lr
   16fac:	andeq	sl, r1, r0, ror #12
   16fb0:	ldr	r3, [pc, #4]	; 16fbc <fputs@plt+0xe094>
   16fb4:	str	r3, [r0]
   16fb8:	bx	lr
   16fbc:	andeq	sl, r1, r0, ror #12
   16fc0:	ldr	r3, [pc, #4]	; 16fcc <fputs@plt+0xe0a4>
   16fc4:	str	r3, [r0]
   16fc8:	bx	lr
   16fcc:	andeq	sl, r1, r0, ror #12
   16fd0:	ldr	r3, [pc, #20]	; 16fec <fputs@plt+0xe0c4>
   16fd4:	push	{r4, lr}
   16fd8:	mov	r4, r0
   16fdc:	str	r3, [r0]
   16fe0:	bl	19204 <_ZdlPv@@Base>
   16fe4:	mov	r0, r4
   16fe8:	pop	{r4, pc}
   16fec:	andeq	sl, r1, r0, ror #12
   16ff0:	ldr	r3, [pc, #20]	; 1700c <fputs@plt+0xe0e4>
   16ff4:	push	{r4, lr}
   16ff8:	mov	r4, r0
   16ffc:	str	r3, [r0]
   17000:	bl	19204 <_ZdlPv@@Base>
   17004:	mov	r0, r4
   17008:	pop	{r4, pc}
   1700c:	andeq	sl, r1, r0, ror #12
   17010:	ldr	r3, [pc, #20]	; 1702c <fputs@plt+0xe104>
   17014:	push	{r4, lr}
   17018:	mov	r4, r0
   1701c:	str	r3, [r0]
   17020:	bl	19204 <_ZdlPv@@Base>
   17024:	mov	r0, r4
   17028:	pop	{r4, pc}
   1702c:	andeq	sl, r1, r0, lsr r7
   17030:	ldr	r3, [pc, #20]	; 1704c <fputs@plt+0xe124>
   17034:	push	{r4, lr}
   17038:	mov	r4, r0
   1703c:	str	r3, [r0]
   17040:	bl	19204 <_ZdlPv@@Base>
   17044:	mov	r0, r4
   17048:	pop	{r4, pc}
   1704c:	andeq	sl, r1, r0, lsr r7
   17050:	ldr	r3, [pc, #20]	; 1706c <fputs@plt+0xe144>
   17054:	push	{r4, lr}
   17058:	mov	r4, r0
   1705c:	str	r3, [r0]
   17060:	bl	19204 <_ZdlPv@@Base>
   17064:	mov	r0, r4
   17068:	pop	{r4, pc}
   1706c:	andeq	sl, r1, r0, ror #12
   17070:	ldr	r3, [pc, #20]	; 1708c <fputs@plt+0xe164>
   17074:	push	{r4, lr}
   17078:	mov	r4, r0
   1707c:	str	r3, [r0]
   17080:	bl	19204 <_ZdlPv@@Base>
   17084:	mov	r0, r4
   17088:	pop	{r4, pc}
   1708c:	andeq	sl, r1, r0, ror #12
   17090:	ldr	r3, [pc, #20]	; 170ac <fputs@plt+0xe184>
   17094:	push	{r4, lr}
   17098:	mov	r4, r0
   1709c:	str	r3, [r0]
   170a0:	bl	19204 <_ZdlPv@@Base>
   170a4:	mov	r0, r4
   170a8:	pop	{r4, pc}
   170ac:	andeq	sl, r1, r0, ror #12
   170b0:	ldr	r3, [pc, #20]	; 170cc <fputs@plt+0xe1a4>
   170b4:	push	{r4, lr}
   170b8:	mov	r4, r0
   170bc:	str	r3, [r0]
   170c0:	bl	19204 <_ZdlPv@@Base>
   170c4:	mov	r0, r4
   170c8:	pop	{r4, pc}
   170cc:	andeq	sl, r1, r0, ror #12
   170d0:	ldr	r3, [pc, #20]	; 170ec <fputs@plt+0xe1c4>
   170d4:	push	{r4, lr}
   170d8:	mov	r4, r0
   170dc:	str	r3, [r0]
   170e0:	bl	19204 <_ZdlPv@@Base>
   170e4:	mov	r0, r4
   170e8:	pop	{r4, pc}
   170ec:	andeq	sl, r1, r0, ror #12
   170f0:	push	{r4, lr}
   170f4:	mov	r4, r0
   170f8:	ldr	r0, [r0, #40]	; 0x28
   170fc:	ldr	r3, [pc, #28]	; 17120 <fputs@plt+0xe1f8>
   17100:	cmp	r0, #0
   17104:	str	r3, [r4]
   17108:	beq	17110 <fputs@plt+0xe1e8>
   1710c:	bl	8e98 <_ZdaPv@plt>
   17110:	ldr	r3, [pc, #12]	; 17124 <fputs@plt+0xe1fc>
   17114:	mov	r0, r4
   17118:	str	r3, [r4]
   1711c:	pop	{r4, pc}
   17120:	andeq	sl, r1, r8, lsl r9
   17124:	andeq	sl, r1, r0, ror #12
   17128:	push	{r4, lr}
   1712c:	mov	r4, r0
   17130:	ldr	r0, [r0, #40]	; 0x28
   17134:	ldr	r3, [pc, #36]	; 17160 <fputs@plt+0xe238>
   17138:	cmp	r0, #0
   1713c:	str	r3, [r4]
   17140:	beq	17148 <fputs@plt+0xe220>
   17144:	bl	8e98 <_ZdaPv@plt>
   17148:	ldr	r3, [pc, #20]	; 17164 <fputs@plt+0xe23c>
   1714c:	mov	r0, r4
   17150:	str	r3, [r4]
   17154:	bl	19204 <_ZdlPv@@Base>
   17158:	mov	r0, r4
   1715c:	pop	{r4, pc}
   17160:	andeq	sl, r1, r8, lsl r9
   17164:	andeq	sl, r1, r0, ror #12
   17168:	push	{r4, lr}
   1716c:	mov	r4, r0
   17170:	ldr	r0, [r0, #40]	; 0x28
   17174:	ldr	r3, [pc, #28]	; 17198 <fputs@plt+0xe270>
   17178:	cmp	r0, #0
   1717c:	str	r3, [r4]
   17180:	beq	17188 <fputs@plt+0xe260>
   17184:	bl	8e98 <_ZdaPv@plt>
   17188:	ldr	r3, [pc, #12]	; 1719c <fputs@plt+0xe274>
   1718c:	mov	r0, r4
   17190:	str	r3, [r4]
   17194:	pop	{r4, pc}
   17198:	andeq	sl, r1, r8, lsl r9
   1719c:	andeq	sl, r1, r0, ror #12
   171a0:	push	{r4, lr}
   171a4:	mov	r4, r0
   171a8:	ldr	r0, [r0, #40]	; 0x28
   171ac:	ldr	r3, [pc, #36]	; 171d8 <fputs@plt+0xe2b0>
   171b0:	cmp	r0, #0
   171b4:	str	r3, [r4]
   171b8:	beq	171c0 <fputs@plt+0xe298>
   171bc:	bl	8e98 <_ZdaPv@plt>
   171c0:	ldr	r3, [pc, #20]	; 171dc <fputs@plt+0xe2b4>
   171c4:	mov	r0, r4
   171c8:	str	r3, [r4]
   171cc:	bl	19204 <_ZdlPv@@Base>
   171d0:	mov	r0, r4
   171d4:	pop	{r4, pc}
   171d8:	andeq	sl, r1, r8, lsl r9
   171dc:	andeq	sl, r1, r0, ror #12
   171e0:	push	{r4, lr}
   171e4:	mov	r4, r0
   171e8:	ldr	r0, [r0, #40]	; 0x28
   171ec:	ldr	r3, [pc, #28]	; 17210 <fputs@plt+0xe2e8>
   171f0:	cmp	r0, #0
   171f4:	str	r3, [r4]
   171f8:	beq	17200 <fputs@plt+0xe2d8>
   171fc:	bl	8e98 <_ZdaPv@plt>
   17200:	ldr	r3, [pc, #12]	; 17214 <fputs@plt+0xe2ec>
   17204:	mov	r0, r4
   17208:	str	r3, [r4]
   1720c:	pop	{r4, pc}
   17210:	andeq	sl, r1, r8, lsl r9
   17214:	andeq	sl, r1, r0, ror #12
   17218:	push	{r4, lr}
   1721c:	mov	r4, r0
   17220:	ldr	r0, [r0, #40]	; 0x28
   17224:	ldr	r3, [pc, #36]	; 17250 <fputs@plt+0xe328>
   17228:	cmp	r0, #0
   1722c:	str	r3, [r4]
   17230:	beq	17238 <fputs@plt+0xe310>
   17234:	bl	8e98 <_ZdaPv@plt>
   17238:	ldr	r3, [pc, #20]	; 17254 <fputs@plt+0xe32c>
   1723c:	mov	r0, r4
   17240:	str	r3, [r4]
   17244:	bl	19204 <_ZdlPv@@Base>
   17248:	mov	r0, r4
   1724c:	pop	{r4, pc}
   17250:	andeq	sl, r1, r8, lsl r9
   17254:	andeq	sl, r1, r0, ror #12
   17258:	push	{r4, lr}
   1725c:	mov	r4, r0
   17260:	ldr	r0, [r0, #40]	; 0x28
   17264:	ldr	r3, [pc, #28]	; 17288 <fputs@plt+0xe360>
   17268:	cmp	r0, #0
   1726c:	str	r3, [r4]
   17270:	beq	17278 <fputs@plt+0xe350>
   17274:	bl	8e98 <_ZdaPv@plt>
   17278:	ldr	r3, [pc, #12]	; 1728c <fputs@plt+0xe364>
   1727c:	mov	r0, r4
   17280:	str	r3, [r4]
   17284:	pop	{r4, pc}
   17288:	andeq	sl, r1, r8, lsl r9
   1728c:	andeq	sl, r1, r0, ror #12
   17290:	push	{r4, lr}
   17294:	mov	r4, r0
   17298:	ldr	r0, [r0, #40]	; 0x28
   1729c:	ldr	r3, [pc, #36]	; 172c8 <fputs@plt+0xe3a0>
   172a0:	cmp	r0, #0
   172a4:	str	r3, [r4]
   172a8:	beq	172b0 <fputs@plt+0xe388>
   172ac:	bl	8e98 <_ZdaPv@plt>
   172b0:	ldr	r3, [pc, #20]	; 172cc <fputs@plt+0xe3a4>
   172b4:	mov	r0, r4
   172b8:	str	r3, [r4]
   172bc:	bl	19204 <_ZdlPv@@Base>
   172c0:	mov	r0, r4
   172c4:	pop	{r4, pc}
   172c8:	andeq	sl, r1, r8, lsl r9
   172cc:	andeq	sl, r1, r0, ror #12
   172d0:	push	{r4, lr}
   172d4:	mov	r4, r0
   172d8:	ldr	r0, [r0, #40]	; 0x28
   172dc:	ldr	r3, [pc, #28]	; 17300 <fputs@plt+0xe3d8>
   172e0:	cmp	r0, #0
   172e4:	str	r3, [r4]
   172e8:	beq	172f0 <fputs@plt+0xe3c8>
   172ec:	bl	8e98 <_ZdaPv@plt>
   172f0:	ldr	r3, [pc, #12]	; 17304 <fputs@plt+0xe3dc>
   172f4:	mov	r0, r4
   172f8:	str	r3, [r4]
   172fc:	pop	{r4, pc}
   17300:	andeq	sl, r1, r8, lsl r9
   17304:	andeq	sl, r1, r0, ror #12
   17308:	push	{r4, lr}
   1730c:	mov	r4, r0
   17310:	ldr	r0, [r0, #40]	; 0x28
   17314:	ldr	r3, [pc, #36]	; 17340 <fputs@plt+0xe418>
   17318:	cmp	r0, #0
   1731c:	str	r3, [r4]
   17320:	beq	17328 <fputs@plt+0xe400>
   17324:	bl	8e98 <_ZdaPv@plt>
   17328:	ldr	r3, [pc, #20]	; 17344 <fputs@plt+0xe41c>
   1732c:	mov	r0, r4
   17330:	str	r3, [r4]
   17334:	bl	19204 <_ZdlPv@@Base>
   17338:	mov	r0, r4
   1733c:	pop	{r4, pc}
   17340:	andeq	sl, r1, r8, lsl r9
   17344:	andeq	sl, r1, r0, ror #12
   17348:	push	{r4, lr}
   1734c:	mov	r4, r0
   17350:	ldr	r0, [r0, #40]	; 0x28
   17354:	ldr	r3, [pc, #28]	; 17378 <fputs@plt+0xe450>
   17358:	cmp	r0, #0
   1735c:	str	r3, [r4]
   17360:	beq	17368 <fputs@plt+0xe440>
   17364:	bl	8e98 <_ZdaPv@plt>
   17368:	ldr	r3, [pc, #12]	; 1737c <fputs@plt+0xe454>
   1736c:	mov	r0, r4
   17370:	str	r3, [r4]
   17374:	pop	{r4, pc}
   17378:	andeq	sl, r1, r8, lsl r9
   1737c:	andeq	sl, r1, r0, ror #12
   17380:	push	{r4, lr}
   17384:	mov	r4, r0
   17388:	ldr	r0, [r0, #40]	; 0x28
   1738c:	ldr	r3, [pc, #36]	; 173b8 <fputs@plt+0xe490>
   17390:	cmp	r0, #0
   17394:	str	r3, [r4]
   17398:	beq	173a0 <fputs@plt+0xe478>
   1739c:	bl	8e98 <_ZdaPv@plt>
   173a0:	ldr	r3, [pc, #20]	; 173bc <fputs@plt+0xe494>
   173a4:	mov	r0, r4
   173a8:	str	r3, [r4]
   173ac:	bl	19204 <_ZdlPv@@Base>
   173b0:	mov	r0, r4
   173b4:	pop	{r4, pc}
   173b8:	andeq	sl, r1, r8, lsl r9
   173bc:	andeq	sl, r1, r0, ror #12
   173c0:	push	{r4, lr}
   173c4:	mov	r4, r0
   173c8:	ldr	r0, [r0, #40]	; 0x28
   173cc:	ldr	r3, [pc, #28]	; 173f0 <fputs@plt+0xe4c8>
   173d0:	cmp	r0, #0
   173d4:	str	r3, [r4]
   173d8:	beq	173e0 <fputs@plt+0xe4b8>
   173dc:	bl	8e98 <_ZdaPv@plt>
   173e0:	ldr	r3, [pc, #12]	; 173f4 <fputs@plt+0xe4cc>
   173e4:	mov	r0, r4
   173e8:	str	r3, [r4]
   173ec:	pop	{r4, pc}
   173f0:	andeq	sl, r1, r8, lsl r9
   173f4:	andeq	sl, r1, r0, ror #12
   173f8:	push	{r4, lr}
   173fc:	mov	r4, r0
   17400:	ldr	r0, [r0, #40]	; 0x28
   17404:	ldr	r3, [pc, #36]	; 17430 <fputs@plt+0xe508>
   17408:	cmp	r0, #0
   1740c:	str	r3, [r4]
   17410:	beq	17418 <fputs@plt+0xe4f0>
   17414:	bl	8e98 <_ZdaPv@plt>
   17418:	ldr	r3, [pc, #20]	; 17434 <fputs@plt+0xe50c>
   1741c:	mov	r0, r4
   17420:	str	r3, [r4]
   17424:	bl	19204 <_ZdlPv@@Base>
   17428:	mov	r0, r4
   1742c:	pop	{r4, pc}
   17430:	andeq	sl, r1, r8, lsl r9
   17434:	andeq	sl, r1, r0, ror #12
   17438:	push	{r4, lr}
   1743c:	mov	r4, r0
   17440:	ldr	r0, [r0, #40]	; 0x28
   17444:	ldr	r3, [pc, #28]	; 17468 <fputs@plt+0xe540>
   17448:	cmp	r0, #0
   1744c:	str	r3, [r4]
   17450:	beq	17458 <fputs@plt+0xe530>
   17454:	bl	8e98 <_ZdaPv@plt>
   17458:	ldr	r3, [pc, #12]	; 1746c <fputs@plt+0xe544>
   1745c:	mov	r0, r4
   17460:	str	r3, [r4]
   17464:	pop	{r4, pc}
   17468:	andeq	sl, r1, r8, asr fp
   1746c:	andeq	sl, r1, r0, ror #12
   17470:	push	{r4, lr}
   17474:	mov	r4, r0
   17478:	ldr	r0, [r0, #40]	; 0x28
   1747c:	ldr	r3, [pc, #36]	; 174a8 <fputs@plt+0xe580>
   17480:	cmp	r0, #0
   17484:	str	r3, [r4]
   17488:	beq	17490 <fputs@plt+0xe568>
   1748c:	bl	8e98 <_ZdaPv@plt>
   17490:	ldr	r3, [pc, #20]	; 174ac <fputs@plt+0xe584>
   17494:	mov	r0, r4
   17498:	str	r3, [r4]
   1749c:	bl	19204 <_ZdlPv@@Base>
   174a0:	mov	r0, r4
   174a4:	pop	{r4, pc}
   174a8:	andeq	sl, r1, r8, asr fp
   174ac:	andeq	sl, r1, r0, ror #12
   174b0:	push	{r4, lr}
   174b4:	mov	r4, r0
   174b8:	ldr	r0, [r0, #40]	; 0x28
   174bc:	ldr	r3, [pc, #28]	; 174e0 <fputs@plt+0xe5b8>
   174c0:	cmp	r0, #0
   174c4:	str	r3, [r4]
   174c8:	beq	174d0 <fputs@plt+0xe5a8>
   174cc:	bl	8e98 <_ZdaPv@plt>
   174d0:	ldr	r3, [pc, #12]	; 174e4 <fputs@plt+0xe5bc>
   174d4:	mov	r0, r4
   174d8:	str	r3, [r4]
   174dc:	pop	{r4, pc}
   174e0:	andeq	sl, r1, r8, asr fp
   174e4:	andeq	sl, r1, r0, ror #12
   174e8:	push	{r4, lr}
   174ec:	mov	r4, r0
   174f0:	ldr	r0, [r0, #40]	; 0x28
   174f4:	ldr	r3, [pc, #36]	; 17520 <fputs@plt+0xe5f8>
   174f8:	cmp	r0, #0
   174fc:	str	r3, [r4]
   17500:	beq	17508 <fputs@plt+0xe5e0>
   17504:	bl	8e98 <_ZdaPv@plt>
   17508:	ldr	r3, [pc, #20]	; 17524 <fputs@plt+0xe5fc>
   1750c:	mov	r0, r4
   17510:	str	r3, [r4]
   17514:	bl	19204 <_ZdlPv@@Base>
   17518:	mov	r0, r4
   1751c:	pop	{r4, pc}
   17520:	andeq	sl, r1, r8, asr fp
   17524:	andeq	sl, r1, r0, ror #12
   17528:	push	{r4, lr}
   1752c:	mov	r4, r0
   17530:	ldr	r0, [r0, #40]	; 0x28
   17534:	ldr	r3, [pc, #28]	; 17558 <fputs@plt+0xe630>
   17538:	cmp	r0, #0
   1753c:	str	r3, [r4]
   17540:	beq	17548 <fputs@plt+0xe620>
   17544:	bl	8e98 <_ZdaPv@plt>
   17548:	ldr	r3, [pc, #12]	; 1755c <fputs@plt+0xe634>
   1754c:	mov	r0, r4
   17550:	str	r3, [r4]
   17554:	pop	{r4, pc}
   17558:	andeq	sl, r1, r8, asr fp
   1755c:	andeq	sl, r1, r0, ror #12
   17560:	push	{r4, lr}
   17564:	mov	r4, r0
   17568:	ldr	r0, [r0, #40]	; 0x28
   1756c:	ldr	r3, [pc, #36]	; 17598 <fputs@plt+0xe670>
   17570:	cmp	r0, #0
   17574:	str	r3, [r4]
   17578:	beq	17580 <fputs@plt+0xe658>
   1757c:	bl	8e98 <_ZdaPv@plt>
   17580:	ldr	r3, [pc, #20]	; 1759c <fputs@plt+0xe674>
   17584:	mov	r0, r4
   17588:	str	r3, [r4]
   1758c:	bl	19204 <_ZdlPv@@Base>
   17590:	mov	r0, r4
   17594:	pop	{r4, pc}
   17598:	andeq	sl, r1, r8, asr fp
   1759c:	andeq	sl, r1, r0, ror #12
   175a0:	push	{r4, lr}
   175a4:	mov	r4, r0
   175a8:	ldr	r0, [r0, #40]	; 0x28
   175ac:	ldr	r3, [pc, #28]	; 175d0 <fputs@plt+0xe6a8>
   175b0:	cmp	r0, #0
   175b4:	str	r3, [r4]
   175b8:	beq	175c0 <fputs@plt+0xe698>
   175bc:	bl	8e98 <_ZdaPv@plt>
   175c0:	ldr	r3, [pc, #12]	; 175d4 <fputs@plt+0xe6ac>
   175c4:	mov	r0, r4
   175c8:	str	r3, [r4]
   175cc:	pop	{r4, pc}
   175d0:	andeq	sl, r1, r8, asr fp
   175d4:	andeq	sl, r1, r0, ror #12
   175d8:	push	{r4, lr}
   175dc:	mov	r4, r0
   175e0:	ldr	r0, [r0, #40]	; 0x28
   175e4:	ldr	r3, [pc, #36]	; 17610 <fputs@plt+0xe6e8>
   175e8:	cmp	r0, #0
   175ec:	str	r3, [r4]
   175f0:	beq	175f8 <fputs@plt+0xe6d0>
   175f4:	bl	8e98 <_ZdaPv@plt>
   175f8:	ldr	r3, [pc, #20]	; 17614 <fputs@plt+0xe6ec>
   175fc:	mov	r0, r4
   17600:	str	r3, [r4]
   17604:	bl	19204 <_ZdlPv@@Base>
   17608:	mov	r0, r4
   1760c:	pop	{r4, pc}
   17610:	andeq	sl, r1, r8, asr fp
   17614:	andeq	sl, r1, r0, ror #12
   17618:	movw	r2, #41000	; 0xa028
   1761c:	movt	r2, #2
   17620:	push	{r4, r5, r6, lr}
   17624:	movw	r4, #29008	; 0x7150
   17628:	ldr	r3, [r2]
   1762c:	sub	sp, sp, #8
   17630:	mov	r6, r0
   17634:	mov	r5, r1
   17638:	cmp	r3, #0
   1763c:	movt	r4, #2
   17640:	beq	17658 <fputs@plt+0xe730>
   17644:	movw	r2, #51384	; 0xc8b8
   17648:	ldr	r0, [r4]
   1764c:	movt	r2, #1
   17650:	mov	r1, #1
   17654:	bl	8e80 <__fprintf_chk@plt>
   17658:	mov	r3, r6
   1765c:	mov	r1, #1
   17660:	ldr	r0, [r4]
   17664:	movw	r2, #51392	; 0xc8c0
   17668:	str	r5, [sp]
   1766c:	movt	r2, #1
   17670:	bl	8e80 <__fprintf_chk@plt>
   17674:	ldr	r0, [r4]
   17678:	bl	8df0 <fflush@plt>
   1767c:	bl	8d30 <abort@plt>
   17680:	mov	r3, #0
   17684:	strb	r3, [r0, r3]
   17688:	add	r3, r3, #1
   1768c:	cmp	r3, #256	; 0x100
   17690:	bne	17684 <fputs@plt+0xe75c>
   17694:	bx	lr
   17698:	bx	lr
   1769c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   176a0:	movw	r7, #37536	; 0x92a0
   176a4:	movt	r7, #2
   176a8:	mov	r9, r0
   176ac:	ldr	r5, [r7, #256]	; 0x100
   176b0:	cmp	r5, #0
   176b4:	bne	17740 <fputs@plt+0xe818>
   176b8:	add	r8, r7, #260	; 0x104
   176bc:	mov	r4, r5
   176c0:	mov	r3, #1
   176c4:	str	r3, [r7, #256]	; 0x100
   176c8:	uxtb	r3, r4
   176cc:	bics	r2, r4, #127	; 0x7f
   176d0:	lsl	r6, r4, #1
   176d4:	strbne	r3, [r8, r4]
   176d8:	mov	r2, r3
   176dc:	bne	1772c <fputs@plt+0xe804>
   176e0:	bl	8e5c <__ctype_b_loc@plt>
   176e4:	ldr	r3, [r0]
   176e8:	mov	sl, r0
   176ec:	ldrh	r3, [r3, r6]
   176f0:	tst	r3, #512	; 0x200
   176f4:	strbeq	r4, [r8, r4]
   176f8:	beq	1770c <fputs@plt+0xe7e4>
   176fc:	bl	8d24 <__ctype_toupper_loc@plt>
   17700:	ldr	r3, [r0]
   17704:	ldr	r3, [r3, r5]
   17708:	strb	r3, [r8, r4]
   1770c:	ldr	r3, [sl]
   17710:	uxtb	r2, r4
   17714:	ldrh	r3, [r3, r6]
   17718:	tst	r3, #256	; 0x100
   1771c:	beq	1772c <fputs@plt+0xe804>
   17720:	bl	8e20 <__ctype_tolower_loc@plt>
   17724:	ldr	r3, [r0]
   17728:	ldrb	r2, [r3, r5]
   1772c:	strb	r2, [r7, r4]
   17730:	add	r4, r4, #1
   17734:	cmp	r4, #256	; 0x100
   17738:	add	r5, r5, #4
   1773c:	bne	176c8 <fputs@plt+0xe7a0>
   17740:	mov	r0, r9
   17744:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17748:	mov	r3, #0
   1774c:	mov	r2, r3
   17750:	strb	r2, [r0, r3]
   17754:	add	r3, r3, #1
   17758:	cmp	r3, #256	; 0x100
   1775c:	bne	17750 <fputs@plt+0xe828>
   17760:	bx	lr
   17764:	mov	r3, #0
   17768:	mov	r2, r3
   1776c:	strb	r2, [r0, r3]
   17770:	add	r3, r3, #1
   17774:	cmp	r3, #256	; 0x100
   17778:	bne	1776c <fputs@plt+0xe844>
   1777c:	bx	lr
   17780:	mov	r3, #0
   17784:	mov	r2, r3
   17788:	strb	r2, [r0, r3]
   1778c:	add	r3, r3, #1
   17790:	cmp	r3, #256	; 0x100
   17794:	bne	17788 <fputs@plt+0xe860>
   17798:	ldrb	r3, [r1]
   1779c:	cmp	r3, #0
   177a0:	bxeq	lr
   177a4:	mov	r2, #1
   177a8:	strb	r2, [r0, r3]
   177ac:	ldrb	r3, [r1, #1]!
   177b0:	cmp	r3, #0
   177b4:	bne	177a8 <fputs@plt+0xe880>
   177b8:	bx	lr
   177bc:	mov	r3, #0
   177c0:	mov	r2, r3
   177c4:	strb	r2, [r0, r3]
   177c8:	add	r3, r3, #1
   177cc:	cmp	r3, #256	; 0x100
   177d0:	bne	177c4 <fputs@plt+0xe89c>
   177d4:	ldrb	r3, [r1]
   177d8:	cmp	r3, #0
   177dc:	bxeq	lr
   177e0:	mov	r2, #1
   177e4:	strb	r2, [r0, r3]
   177e8:	ldrb	r3, [r1, #1]!
   177ec:	cmp	r3, #0
   177f0:	bne	177e4 <fputs@plt+0xe8bc>
   177f4:	bx	lr
   177f8:	bx	lr
   177fc:	mov	r3, #0
   17800:	mov	ip, #1
   17804:	ldrb	r2, [r1, r3]
   17808:	cmp	r2, #0
   1780c:	strbne	ip, [r0, r3]
   17810:	add	r3, r3, #1
   17814:	cmp	r3, #256	; 0x100
   17818:	bne	17804 <fputs@plt+0xe8dc>
   1781c:	bx	lr
   17820:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17824:	movw	fp, #38056	; 0x94a8
   17828:	movt	fp, #2
   1782c:	sub	sp, sp, #28
   17830:	ldr	r4, [fp]
   17834:	str	r0, [sp, #20]
   17838:	cmp	r4, #0
   1783c:	bne	17a6c <fputs@plt+0xeb44>
   17840:	add	r3, fp, #1792	; 0x700
   17844:	str	r3, [sp, #12]
   17848:	add	ip, fp, #2048	; 0x800
   1784c:	add	r3, fp, #2304	; 0x900
   17850:	str	ip, [sp, #4]
   17854:	add	ip, fp, #2560	; 0xa00
   17858:	str	r3, [sp, #16]
   1785c:	add	sl, fp, #1024	; 0x400
   17860:	ldr	r3, [sp, #12]
   17864:	add	r9, fp, #1280	; 0x500
   17868:	str	ip, [sp, #8]
   1786c:	add	r8, fp, #1536	; 0x600
   17870:	ldr	ip, [sp, #4]
   17874:	add	r3, r3, #4
   17878:	str	r3, [sp, #12]
   1787c:	mov	r7, fp
   17880:	ldr	r3, [sp, #16]
   17884:	add	ip, ip, #4
   17888:	str	ip, [sp, #4]
   1788c:	add	sl, sl, #4
   17890:	ldr	ip, [sp, #8]
   17894:	add	r3, r3, #4
   17898:	str	r3, [sp, #16]
   1789c:	mov	r3, #1
   178a0:	add	ip, ip, #4
   178a4:	add	r9, r9, #4
   178a8:	add	r8, r8, #4
   178ac:	str	ip, [sp, #8]
   178b0:	mov	r5, r4
   178b4:	mov	r6, r3
   178b8:	add	fp, fp, #772	; 0x304
   178bc:	str	r3, [r7], #4
   178c0:	b	17a24 <fputs@plt+0xeafc>
   178c4:	bl	8e5c <__ctype_b_loc@plt>
   178c8:	lsl	r3, r4, #1
   178cc:	sub	ip, r4, #48	; 0x30
   178d0:	str	ip, [sp]
   178d4:	ldr	ip, [sp, #8]
   178d8:	mov	r2, #1
   178dc:	ldr	r1, [r0]
   178e0:	ldrh	r1, [r1, r3]
   178e4:	and	r1, r1, #1024	; 0x400
   178e8:	uxth	r1, r1
   178ec:	cmp	r1, #0
   178f0:	movne	r1, r6
   178f4:	strb	r1, [ip, r4]
   178f8:	ldr	r1, [r0]
   178fc:	ldr	ip, [sp]
   17900:	ldrh	r1, [r1, r3]
   17904:	and	r1, r1, #256	; 0x100
   17908:	uxth	r1, r1
   1790c:	cmp	r1, #0
   17910:	movne	r1, r6
   17914:	strb	r1, [r7, r4]
   17918:	ldr	r1, [r0]
   1791c:	ldrh	r1, [r1, r3]
   17920:	and	r1, r1, #512	; 0x200
   17924:	uxth	r1, r1
   17928:	cmp	r1, #0
   1792c:	movne	r1, r6
   17930:	cmp	ip, #10
   17934:	ldr	ip, [pc, #316]	; 17a78 <fputs@plt+0xeb50>
   17938:	strb	r1, [ip, r4]
   1793c:	add	ip, ip, #256	; 0x100
   17940:	movcc	r1, r6
   17944:	movcs	r1, r5
   17948:	strb	r1, [ip, r4]
   1794c:	ldr	r1, [r0]
   17950:	ldr	ip, [sp, #12]
   17954:	ldrh	r1, [r1, r3]
   17958:	and	r1, r1, #4096	; 0x1000
   1795c:	uxth	r1, r1
   17960:	cmp	r1, #0
   17964:	movne	r1, r6
   17968:	strb	r1, [fp, r4]
   1796c:	ldr	r1, [r0]
   17970:	ldrh	r1, [r1, r3]
   17974:	and	r1, r1, #8192	; 0x2000
   17978:	uxth	r1, r1
   1797c:	cmp	r1, #0
   17980:	movne	r1, r6
   17984:	strb	r1, [sl, r4]
   17988:	ldr	r1, [r0]
   1798c:	ldrh	r1, [r1, r3]
   17990:	and	r1, r1, #4
   17994:	uxth	r1, r1
   17998:	cmp	r1, #0
   1799c:	movne	r1, r6
   179a0:	strb	r1, [r9, r4]
   179a4:	ldr	r1, [r0]
   179a8:	ldrh	r1, [r1, r3]
   179ac:	and	r1, r1, #8
   179b0:	uxth	r1, r1
   179b4:	cmp	r1, #0
   179b8:	movne	r1, r6
   179bc:	strb	r1, [r8, r4]
   179c0:	ldr	r1, [r0]
   179c4:	ldrh	r1, [r1, r3]
   179c8:	and	r1, r1, #16384	; 0x4000
   179cc:	uxth	r1, r1
   179d0:	cmp	r1, #0
   179d4:	movne	r1, r6
   179d8:	strb	r1, [ip, r4]
   179dc:	ldr	r1, [r0]
   179e0:	ldr	ip, [sp, #4]
   179e4:	ldrh	r1, [r1, r3]
   179e8:	and	r1, r1, #32768	; 0x8000
   179ec:	uxth	r1, r1
   179f0:	cmp	r1, #0
   179f4:	movne	r1, r6
   179f8:	strb	r1, [ip, r4]
   179fc:	ldr	r1, [r0]
   17a00:	ldrh	r3, [r1, r3]
   17a04:	tst	r3, #2
   17a08:	bne	17a10 <fputs@plt+0xeae8>
   17a0c:	mov	r2, #0
   17a10:	ldr	r3, [sp, #16]
   17a14:	strb	r2, [r3, r4]
   17a18:	add	r4, r4, #1
   17a1c:	cmp	r4, #256	; 0x100
   17a20:	beq	17a6c <fputs@plt+0xeb44>
   17a24:	bics	r3, r4, #127	; 0x7f
   17a28:	beq	178c4 <fputs@plt+0xe99c>
   17a2c:	ldr	ip, [sp, #8]
   17a30:	ldr	r3, [pc, #64]	; 17a78 <fputs@plt+0xeb50>
   17a34:	strb	r5, [r7, r4]
   17a38:	strb	r5, [ip, r4]
   17a3c:	add	ip, r3, #256	; 0x100
   17a40:	strb	r5, [r3, r4]
   17a44:	strb	r5, [ip, r4]
   17a48:	ldr	r3, [sp, #12]
   17a4c:	ldr	ip, [sp, #4]
   17a50:	strb	r5, [fp, r4]
   17a54:	strb	r5, [sl, r4]
   17a58:	strb	r5, [r9, r4]
   17a5c:	strb	r5, [r8, r4]
   17a60:	strb	r5, [r3, r4]
   17a64:	strb	r5, [ip, r4]
   17a68:	b	17a0c <fputs@plt+0xeae4>
   17a6c:	ldr	r0, [sp, #20]
   17a70:	add	sp, sp, #28
   17a74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a78:	andeq	r9, r2, ip, lsr #11
   17a7c:	cmp	r1, #0
   17a80:	movw	r3, #51436	; 0xc8ec
   17a84:	movt	r3, #1
   17a88:	mov	ip, #1
   17a8c:	str	ip, [r0]
   17a90:	moveq	r1, r3
   17a94:	str	r1, [r0, #8]
   17a98:	bx	lr
   17a9c:	mov	r2, #0
   17aa0:	str	r2, [r0]
   17aa4:	bx	lr
   17aa8:	mov	r2, #3
   17aac:	str	r1, [r0, #8]
   17ab0:	str	r2, [r0]
   17ab4:	bx	lr
   17ab8:	mov	r2, #4
   17abc:	str	r1, [r0, #8]
   17ac0:	str	r2, [r0]
   17ac4:	bx	lr
   17ac8:	mov	r2, #2
   17acc:	strb	r1, [r0, #8]
   17ad0:	str	r2, [r0]
   17ad4:	bx	lr
   17ad8:	mov	r2, #2
   17adc:	strb	r1, [r0, #8]
   17ae0:	str	r2, [r0]
   17ae4:	bx	lr
   17ae8:	mov	r2, #5
   17aec:	vstr	d0, [r0, #8]
   17af0:	str	r2, [r0]
   17af4:	bx	lr
   17af8:	ldr	r0, [r0]
   17afc:	rsbs	r0, r0, #1
   17b00:	movcc	r0, #0
   17b04:	bx	lr
   17b08:	ldr	r3, [r0]
   17b0c:	push	{r4, r5, lr}
   17b10:	sub	r3, r3, #1
   17b14:	sub	sp, sp, #12
   17b18:	cmp	r3, #4
   17b1c:	ldrls	pc, [pc, r3, lsl #2]
   17b20:	b	17b5c <fputs@plt+0xec34>
   17b24:	andeq	r7, r1, r4, lsl #23
   17b28:	andeq	r7, r1, r0, lsr #23
   17b2c:			; <UNDEFINED> instruction: 0x00017bbc
   17b30:	andeq	r7, r1, r4, ror #22
   17b34:	andeq	r7, r1, r8, lsr fp
   17b38:	ldrd	r4, [r0, #8]
   17b3c:	movw	r3, #29008	; 0x7150
   17b40:	movt	r3, #2
   17b44:	movw	r2, #51444	; 0xc8f4
   17b48:	mov	r1, #1
   17b4c:	movt	r2, #1
   17b50:	ldr	r0, [r3]
   17b54:	strd	r4, [sp]
   17b58:	bl	8e80 <__fprintf_chk@plt>
   17b5c:	add	sp, sp, #12
   17b60:	pop	{r4, r5, pc}
   17b64:	ldr	r0, [r0, #8]
   17b68:	bl	18f80 <fputs@plt+0x10058>
   17b6c:	movw	r3, #29008	; 0x7150
   17b70:	movt	r3, #2
   17b74:	ldr	r1, [r3]
   17b78:	add	sp, sp, #12
   17b7c:	pop	{r4, r5, lr}
   17b80:	b	8f28 <fputs@plt>
   17b84:	movw	r3, #29008	; 0x7150
   17b88:	movt	r3, #2
   17b8c:	ldr	r0, [r0, #8]
   17b90:	ldr	r1, [r3]
   17b94:	add	sp, sp, #12
   17b98:	pop	{r4, r5, lr}
   17b9c:	b	8f28 <fputs@plt>
   17ba0:	movw	r3, #29008	; 0x7150
   17ba4:	movt	r3, #2
   17ba8:	ldrb	r0, [r0, #8]
   17bac:	ldr	r1, [r3]
   17bb0:	add	sp, sp, #12
   17bb4:	pop	{r4, r5, lr}
   17bb8:	b	8eec <_IO_putc@plt>
   17bbc:	ldr	r0, [r0, #8]
   17bc0:	bl	18ef8 <fputs@plt+0xffd0>
   17bc4:	movw	r3, #29008	; 0x7150
   17bc8:	movt	r3, #2
   17bcc:	ldr	r1, [r3]
   17bd0:	add	sp, sp, #12
   17bd4:	pop	{r4, r5, lr}
   17bd8:	b	8f28 <fputs@plt>
   17bdc:	push	{r4, r5, r6, r7, r8, lr}
   17be0:	subs	r4, r0, #0
   17be4:	mov	r6, r1
   17be8:	mov	r7, r2
   17bec:	mov	r8, r3
   17bf0:	beq	17d28 <fputs@plt+0xee00>
   17bf4:	movw	r5, #29008	; 0x7150
   17bf8:	movt	r5, #2
   17bfc:	ldrb	r0, [r4]
   17c00:	cmp	r0, #0
   17c04:	beq	17c84 <fputs@plt+0xed5c>
   17c08:	cmp	r0, #37	; 0x25
   17c0c:	bne	17cdc <fputs@plt+0xedb4>
   17c10:	ldrb	ip, [r4, #1]
   17c14:	add	r4, r4, #2
   17c18:	sub	ip, ip, #37	; 0x25
   17c1c:	cmp	ip, #14
   17c20:	ldrls	pc, [pc, ip, lsl #2]
   17c24:	b	17cc8 <fputs@plt+0xeda0>
   17c28:			; <UNDEFINED> instruction: 0x00017cb8
   17c2c:	andeq	r7, r1, r8, asr #25
   17c30:	andeq	r7, r1, r8, asr #25
   17c34:	andeq	r7, r1, r8, asr #25
   17c38:	andeq	r7, r1, r8, asr #25
   17c3c:	andeq	r7, r1, r8, asr #25
   17c40:	andeq	r7, r1, r8, asr #25
   17c44:	andeq	r7, r1, r8, asr #25
   17c48:	andeq	r7, r1, r8, asr #25
   17c4c:	andeq	r7, r1, r8, asr #25
   17c50:	andeq	r7, r1, r8, asr #25
   17c54:	andeq	r7, r1, r8, asr #25
   17c58:	andeq	r7, r1, r0, lsr #25
   17c5c:	andeq	r7, r1, r8, lsl #25
   17c60:	andeq	r7, r1, r4, ror #24
   17c64:	ldr	r3, [r8]
   17c68:	cmp	r3, #0
   17c6c:	beq	17cec <fputs@plt+0xedc4>
   17c70:	mov	r0, r8
   17c74:	bl	17b08 <fputs@plt+0xebe0>
   17c78:	ldrb	r0, [r4]
   17c7c:	cmp	r0, #0
   17c80:	bne	17c08 <fputs@plt+0xece0>
   17c84:	pop	{r4, r5, r6, r7, r8, pc}
   17c88:	ldr	r3, [r7]
   17c8c:	cmp	r3, #0
   17c90:	beq	17d14 <fputs@plt+0xedec>
   17c94:	mov	r0, r7
   17c98:	bl	17b08 <fputs@plt+0xebe0>
   17c9c:	b	17bfc <fputs@plt+0xecd4>
   17ca0:	ldr	r3, [r6]
   17ca4:	cmp	r3, #0
   17ca8:	beq	17d00 <fputs@plt+0xedd8>
   17cac:	mov	r0, r6
   17cb0:	bl	17b08 <fputs@plt+0xebe0>
   17cb4:	b	17bfc <fputs@plt+0xecd4>
   17cb8:	ldr	r1, [r5]
   17cbc:	mov	r0, #37	; 0x25
   17cc0:	bl	8e8c <fputc@plt>
   17cc4:	b	17bfc <fputs@plt+0xecd4>
   17cc8:	movw	r1, #51448	; 0xc8f8
   17ccc:	mov	r0, #121	; 0x79
   17cd0:	movt	r1, #1
   17cd4:	bl	17618 <fputs@plt+0xe6f0>
   17cd8:	b	17bfc <fputs@plt+0xecd4>
   17cdc:	ldr	r1, [r5]
   17ce0:	add	r4, r4, #1
   17ce4:	bl	8eec <_IO_putc@plt>
   17ce8:	b	17bfc <fputs@plt+0xecd4>
   17cec:	movw	r1, #51448	; 0xc8f8
   17cf0:	mov	r0, #117	; 0x75
   17cf4:	movt	r1, #1
   17cf8:	bl	17618 <fputs@plt+0xe6f0>
   17cfc:	b	17c70 <fputs@plt+0xed48>
   17d00:	movw	r1, #51448	; 0xc8f8
   17d04:	mov	r0, #109	; 0x6d
   17d08:	movt	r1, #1
   17d0c:	bl	17618 <fputs@plt+0xe6f0>
   17d10:	b	17cac <fputs@plt+0xed84>
   17d14:	movw	r1, #51448	; 0xc8f8
   17d18:	mov	r0, #113	; 0x71
   17d1c:	movt	r1, #1
   17d20:	bl	17618 <fputs@plt+0xe6f0>
   17d24:	b	17c94 <fputs@plt+0xed6c>
   17d28:	movw	r1, #51448	; 0xc8f8
   17d2c:	mov	r0, #99	; 0x63
   17d30:	movt	r1, #1
   17d34:	bl	17618 <fputs@plt+0xe6f0>
   17d38:	b	17bf4 <fputs@plt+0xeccc>
   17d3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17d40:	movw	ip, #41000	; 0xa028
   17d44:	sub	sp, sp, #20
   17d48:	movt	ip, #2
   17d4c:	movw	r4, #29008	; 0x7150
   17d50:	mov	r5, r0
   17d54:	str	r1, [sp, #12]
   17d58:	mov	sl, r2
   17d5c:	ldr	r1, [ip]
   17d60:	mov	r6, r3
   17d64:	ldr	fp, [sp, #56]	; 0x38
   17d68:	movt	r4, #2
   17d6c:	cmp	r1, #0
   17d70:	ldr	r9, [sp, #60]	; 0x3c
   17d74:	ldr	r8, [sp, #64]	; 0x40
   17d78:	ldr	r7, [sp, #68]	; 0x44
   17d7c:	beq	17d9c <fputs@plt+0xee74>
   17d80:	mov	r3, r1
   17d84:	movw	r2, #51480	; 0xc918
   17d88:	mov	r1, #1
   17d8c:	ldr	r0, [r4]
   17d90:	movt	r2, #1
   17d94:	bl	8e80 <__fprintf_chk@plt>
   17d98:	mov	r1, #1
   17d9c:	mvn	r3, sl
   17da0:	cmp	r5, #0
   17da4:	lsr	r3, r3, #31
   17da8:	moveq	r3, #0
   17dac:	cmp	r3, #0
   17db0:	beq	17e04 <fputs@plt+0xeedc>
   17db4:	mov	r0, r5
   17db8:	movw	r1, #42504	; 0xa608
   17dbc:	movt	r1, #1
   17dc0:	bl	8f04 <strcmp@plt>
   17dc4:	movw	r3, #51460	; 0xc904
   17dc8:	ldr	r2, [sp, #12]
   17dcc:	movt	r3, #1
   17dd0:	cmp	r0, #0
   17dd4:	ldr	r0, [r4]
   17dd8:	moveq	r5, r3
   17ddc:	cmp	r2, #0
   17de0:	mov	r3, r5
   17de4:	beq	17e98 <fputs@plt+0xef70>
   17de8:	str	r2, [sp]
   17dec:	mov	r1, #1
   17df0:	movw	r2, #51484	; 0xc91c
   17df4:	str	sl, [sp, #4]
   17df8:	movt	r2, #1
   17dfc:	bl	8e80 <__fprintf_chk@plt>
   17e00:	mov	r1, #1
   17e04:	cmp	r6, #0
   17e08:	beq	17e7c <fputs@plt+0xef54>
   17e0c:	cmp	r6, #2
   17e10:	beq	17e54 <fputs@plt+0xef2c>
   17e14:	cmp	r1, #0
   17e18:	bne	17e6c <fputs@plt+0xef44>
   17e1c:	mov	r2, r8
   17e20:	mov	r3, r7
   17e24:	mov	r0, fp
   17e28:	mov	r1, r9
   17e2c:	bl	17bdc <fputs@plt+0xecb4>
   17e30:	ldr	r1, [r4]
   17e34:	mov	r0, #10
   17e38:	bl	8e8c <fputc@plt>
   17e3c:	ldr	r0, [r4]
   17e40:	bl	8df0 <fflush@plt>
   17e44:	cmp	r6, #2
   17e48:	beq	17eb4 <fputs@plt+0xef8c>
   17e4c:	add	sp, sp, #20
   17e50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e54:	movw	r0, #51504	; 0xc930
   17e58:	mov	r1, #1
   17e5c:	movt	r0, #1
   17e60:	mov	r2, #12
   17e64:	ldr	r3, [r4]
   17e68:	bl	8e44 <fwrite@plt>
   17e6c:	ldr	r1, [r4]
   17e70:	mov	r0, #32
   17e74:	bl	8e8c <fputc@plt>
   17e78:	b	17e1c <fputs@plt+0xeef4>
   17e7c:	movw	r0, #51520	; 0xc940
   17e80:	mov	r1, #1
   17e84:	mov	r2, #8
   17e88:	ldr	r3, [r4]
   17e8c:	movt	r0, #1
   17e90:	bl	8e44 <fwrite@plt>
   17e94:	b	17e6c <fputs@plt+0xef44>
   17e98:	mov	r1, #1
   17e9c:	str	sl, [sp]
   17ea0:	movw	r2, #51496	; 0xc928
   17ea4:	movt	r2, #1
   17ea8:	bl	8e80 <__fprintf_chk@plt>
   17eac:	mov	r1, #1
   17eb0:	b	17e04 <fputs@plt+0xeedc>
   17eb4:	add	sp, sp, #20
   17eb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ebc:	b	18064 <fputs@plt+0xf13c>
   17ec0:	push	{r4, r5, r6, lr}
   17ec4:	movw	ip, #40996	; 0xa024
   17ec8:	sub	sp, sp, #16
   17ecc:	movt	ip, #2
   17ed0:	movw	r4, #40900	; 0x9fc4
   17ed4:	movw	lr, #40896	; 0x9fc0
   17ed8:	movt	r4, #2
   17edc:	movt	lr, #2
   17ee0:	ldr	r6, [r4]
   17ee4:	mov	r4, r0
   17ee8:	ldr	r5, [lr]
   17eec:	ldr	lr, [ip]
   17ef0:	ldr	ip, [sp, #32]
   17ef4:	mov	r0, r6
   17ef8:	str	r1, [sp]
   17efc:	mov	r1, r5
   17f00:	str	r2, [sp, #4]
   17f04:	mov	r2, lr
   17f08:	str	r3, [sp, #8]
   17f0c:	mov	r3, r4
   17f10:	str	ip, [sp, #12]
   17f14:	bl	17d3c <fputs@plt+0xee14>
   17f18:	add	sp, sp, #16
   17f1c:	pop	{r4, r5, r6, pc}
   17f20:	push	{lr}		; (str lr, [sp, #-4]!)
   17f24:	sub	sp, sp, #12
   17f28:	mov	lr, r1
   17f2c:	mov	ip, r2
   17f30:	mov	r1, r0
   17f34:	str	r3, [sp]
   17f38:	mov	r2, lr
   17f3c:	mov	r0, #1
   17f40:	mov	r3, ip
   17f44:	bl	17ec0 <fputs@plt+0xef98>
   17f48:	add	sp, sp, #12
   17f4c:	pop	{pc}		; (ldr pc, [sp], #4)
   17f50:	push	{lr}		; (str lr, [sp, #-4]!)
   17f54:	sub	sp, sp, #12
   17f58:	mov	lr, r1
   17f5c:	mov	ip, r2
   17f60:	mov	r1, r0
   17f64:	str	r3, [sp]
   17f68:	mov	r2, lr
   17f6c:	mov	r0, #0
   17f70:	mov	r3, ip
   17f74:	bl	17ec0 <fputs@plt+0xef98>
   17f78:	add	sp, sp, #12
   17f7c:	pop	{pc}		; (ldr pc, [sp], #4)
   17f80:	push	{lr}		; (str lr, [sp, #-4]!)
   17f84:	sub	sp, sp, #12
   17f88:	mov	lr, r1
   17f8c:	mov	ip, r2
   17f90:	mov	r1, r0
   17f94:	str	r3, [sp]
   17f98:	mov	r2, lr
   17f9c:	mov	r0, #2
   17fa0:	mov	r3, ip
   17fa4:	bl	17ec0 <fputs@plt+0xef98>
   17fa8:	add	sp, sp, #12
   17fac:	pop	{pc}		; (ldr pc, [sp], #4)
   17fb0:	push	{r4, lr}
   17fb4:	sub	sp, sp, #16
   17fb8:	mov	r4, r1
   17fbc:	mov	r1, #0
   17fc0:	ldr	lr, [sp, #24]
   17fc4:	ldr	ip, [sp, #28]
   17fc8:	str	r2, [sp]
   17fcc:	mov	r2, r4
   17fd0:	str	r3, [sp, #4]
   17fd4:	mov	r3, #1
   17fd8:	str	lr, [sp, #8]
   17fdc:	str	ip, [sp, #12]
   17fe0:	bl	17d3c <fputs@plt+0xee14>
   17fe4:	add	sp, sp, #16
   17fe8:	pop	{r4, pc}
   17fec:	push	{r4, lr}
   17ff0:	sub	sp, sp, #16
   17ff4:	mov	r4, r1
   17ff8:	mov	r1, #0
   17ffc:	ldr	lr, [sp, #24]
   18000:	ldr	ip, [sp, #28]
   18004:	str	r2, [sp]
   18008:	mov	r2, r4
   1800c:	str	r3, [sp, #4]
   18010:	mov	r3, r1
   18014:	str	lr, [sp, #8]
   18018:	str	ip, [sp, #12]
   1801c:	bl	17d3c <fputs@plt+0xee14>
   18020:	add	sp, sp, #16
   18024:	pop	{r4, pc}
   18028:	push	{r4, lr}
   1802c:	sub	sp, sp, #16
   18030:	mov	r4, r1
   18034:	mov	r1, #0
   18038:	ldr	lr, [sp, #24]
   1803c:	ldr	ip, [sp, #28]
   18040:	str	r2, [sp]
   18044:	mov	r2, r4
   18048:	str	r3, [sp, #4]
   1804c:	mov	r3, #2
   18050:	str	lr, [sp, #8]
   18054:	str	ip, [sp, #12]
   18058:	bl	17d3c <fputs@plt+0xee14>
   1805c:	add	sp, sp, #16
   18060:	pop	{r4, pc}
   18064:	push	{r3, lr}
   18068:	mov	r0, #3
   1806c:	bl	8f10 <exit@plt>
   18070:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   18074:	sub	sp, sp, #8
   18078:	ldr	r6, [r1, #36]	; 0x24
   1807c:	ldr	fp, [r1, #32]
   18080:	ldr	sl, [r1]
   18084:	add	r9, r0, r6, lsl #2
   18088:	mov	r5, fp
   1808c:	mov	r7, sl
   18090:	cmp	r6, r5
   18094:	cmpgt	r7, r6
   18098:	ble	180ec <fputs@plt+0xf1c4>
   1809c:	rsb	r4, r6, r7
   180a0:	rsb	r8, r5, r6
   180a4:	cmp	r4, r8
   180a8:	bgt	18108 <fputs@plt+0xf1e0>
   180ac:	cmp	r4, #0
   180b0:	add	r4, r5, r4
   180b4:	addgt	r5, r0, r5, lsl #2
   180b8:	movgt	r3, r9
   180bc:	addgt	r8, r0, r4, lsl #2
   180c0:	ble	180dc <fputs@plt+0xf1b4>
   180c4:	ldr	ip, [r3]
   180c8:	ldr	r2, [r5]
   180cc:	str	ip, [r5], #4
   180d0:	cmp	r5, r8
   180d4:	str	r2, [r3], #4
   180d8:	bne	180c4 <fputs@plt+0xf19c>
   180dc:	mov	r5, r4
   180e0:	cmp	r6, r5
   180e4:	cmpgt	r7, r6
   180e8:	bgt	1809c <fputs@plt+0xf174>
   180ec:	rsb	r6, r6, sl
   180f0:	str	sl, [r1, #36]	; 0x24
   180f4:	add	fp, fp, r6
   180f8:	str	fp, [r1, #32]
   180fc:	add	sp, sp, #8
   18100:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   18104:	bx	lr
   18108:	cmp	r8, #0
   1810c:	ble	18148 <fputs@plt+0xf220>
   18110:	rsb	r2, r6, r5
   18114:	add	r4, r8, r5
   18118:	add	r2, r7, r2
   1811c:	add	r3, r0, r5, lsl #2
   18120:	add	r4, r0, r4, lsl #2
   18124:	str	r1, [sp, #4]
   18128:	add	r2, r0, r2, lsl #2
   1812c:	ldr	r1, [r2]
   18130:	ldr	ip, [r3]
   18134:	str	r1, [r3], #4
   18138:	cmp	r3, r4
   1813c:	str	ip, [r2], #4
   18140:	bne	1812c <fputs@plt+0xf204>
   18144:	ldr	r1, [sp, #4]
   18148:	rsb	r7, r8, r7
   1814c:	b	18090 <fputs@plt+0xf168>
   18150:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18154:	sub	sp, sp, #68	; 0x44
   18158:	mov	r9, r2
   1815c:	ldrb	r2, [r2]
   18160:	ldr	r4, [sp, #116]	; 0x74
   18164:	cmp	r2, #58	; 0x3a
   18168:	str	r3, [sp, #24]
   1816c:	str	r1, [sp, #20]
   18170:	ldr	r3, [r4, #4]
   18174:	moveq	r3, #0
   18178:	subs	r6, r0, #0
   1817c:	str	r3, [sp, #8]
   18180:	ble	183dc <fputs@plt+0xf4b4>
   18184:	ldr	r3, [r4]
   18188:	mov	r2, #0
   1818c:	str	r2, [r4, #12]
   18190:	cmp	r3, r2
   18194:	beq	18334 <fputs@plt+0xf40c>
   18198:	ldr	r2, [r4, #16]
   1819c:	cmp	r2, #0
   181a0:	bne	1820c <fputs@plt+0xf2e4>
   181a4:	ldr	r0, [sp, #112]	; 0x70
   181a8:	str	r3, [r4, #36]	; 0x24
   181ac:	cmp	r0, #0
   181b0:	str	r3, [r4, #32]
   181b4:	mov	r3, #0
   181b8:	str	r3, [r4, #20]
   181bc:	movne	r0, #1
   181c0:	beq	18414 <fputs@plt+0xf4ec>
   181c4:	str	r0, [r4, #28]
   181c8:	ldrb	r3, [r9]
   181cc:	cmp	r3, #45	; 0x2d
   181d0:	addeq	r9, r9, #1
   181d4:	moveq	r3, #2
   181d8:	streq	r3, [r4, #24]
   181dc:	beq	18204 <fputs@plt+0xf2dc>
   181e0:	cmp	r3, #43	; 0x2b
   181e4:	addeq	r9, r9, #1
   181e8:	moveq	r3, #0
   181ec:	streq	r3, [r4, #24]
   181f0:	beq	18204 <fputs@plt+0xf2dc>
   181f4:	cmp	r0, #0
   181f8:	movne	r3, #0
   181fc:	moveq	r3, #1
   18200:	str	r3, [r4, #24]
   18204:	mov	r3, #1
   18208:	str	r3, [r4, #16]
   1820c:	ldr	r7, [r4, #20]
   18210:	cmp	r7, #0
   18214:	beq	18340 <fputs@plt+0xf418>
   18218:	ldrb	r3, [r7]
   1821c:	cmp	r3, #0
   18220:	beq	18340 <fputs@plt+0xf418>
   18224:	ldr	r3, [sp, #24]
   18228:	cmp	r3, #0
   1822c:	beq	18294 <fputs@plt+0xf36c>
   18230:	ldr	r3, [r4]
   18234:	ldr	r0, [sp, #20]
   18238:	str	r3, [sp, #12]
   1823c:	ldr	r3, [r0, r3, lsl #2]
   18240:	str	r3, [sp, #28]
   18244:	ldr	r3, [sp, #12]
   18248:	lsl	r3, r3, #2
   1824c:	str	r3, [sp, #60]	; 0x3c
   18250:	ldr	r3, [sp, #28]
   18254:	ldrb	r3, [r3, #1]
   18258:	cmp	r3, #45	; 0x2d
   1825c:	str	r3, [sp, #32]
   18260:	beq	184ac <fputs@plt+0xf584>
   18264:	ldr	r3, [sp, #108]	; 0x6c
   18268:	cmp	r3, #0
   1826c:	beq	18294 <fputs@plt+0xf36c>
   18270:	ldr	r0, [sp, #28]
   18274:	ldrb	r3, [r0, #2]
   18278:	cmp	r3, #0
   1827c:	bne	184ac <fputs@plt+0xf584>
   18280:	mov	r0, r9
   18284:	ldr	r1, [sp, #32]
   18288:	bl	8d9c <strchr@plt>
   1828c:	cmp	r0, #0
   18290:	beq	184ac <fputs@plt+0xf584>
   18294:	add	r8, r7, #1
   18298:	str	r8, [r4, #20]
   1829c:	ldrb	r7, [r7]
   182a0:	mov	r0, r9
   182a4:	mov	r1, r7
   182a8:	mov	r5, r7
   182ac:	bl	8d9c <strchr@plt>
   182b0:	ldrb	r3, [r8]
   182b4:	cmp	r3, #0
   182b8:	ldreq	r3, [r4]
   182bc:	addeq	r3, r3, #1
   182c0:	streq	r3, [r4]
   182c4:	cmp	r0, #0
   182c8:	cmpne	r7, #58	; 0x3a
   182cc:	bne	18460 <fputs@plt+0xf538>
   182d0:	ldr	r3, [sp, #8]
   182d4:	cmp	r3, #0
   182d8:	beq	18320 <fputs@plt+0xf3f8>
   182dc:	ldr	r3, [r4, #28]
   182e0:	movw	r1, #29008	; 0x7150
   182e4:	movt	r1, #2
   182e8:	cmp	r3, #0
   182ec:	ldreq	r0, [sp, #20]
   182f0:	movwne	r2, #51780	; 0xca44
   182f4:	ldrne	lr, [sp, #20]
   182f8:	movweq	r2, #51808	; 0xca60
   182fc:	ldrne	r0, [r1]
   18300:	movtne	r2, #1
   18304:	ldreq	r3, [r0]
   18308:	movteq	r2, #1
   1830c:	ldreq	r0, [r1]
   18310:	mov	r1, #1
   18314:	ldrne	r3, [lr]
   18318:	str	r7, [sp]
   1831c:	bl	8e80 <__fprintf_chk@plt>
   18320:	str	r7, [r4, #8]
   18324:	mov	r5, #63	; 0x3f
   18328:	mov	r0, r5
   1832c:	add	sp, sp, #68	; 0x44
   18330:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18334:	mov	r3, #1
   18338:	str	r3, [r4]
   1833c:	b	181a4 <fputs@plt+0xf27c>
   18340:	ldr	r2, [r4]
   18344:	ldr	r3, [r4, #36]	; 0x24
   18348:	cmp	r3, r2
   1834c:	ldr	r3, [r4, #32]
   18350:	strgt	r2, [r4, #36]	; 0x24
   18354:	cmp	r2, r3
   18358:	ldr	r3, [r4, #24]
   1835c:	strlt	r2, [r4, #32]
   18360:	cmp	r3, #1
   18364:	beq	18660 <fputs@plt+0xf738>
   18368:	cmp	r6, r2
   1836c:	beq	18654 <fputs@plt+0xf72c>
   18370:	ldr	r0, [sp, #20]
   18374:	ldr	r3, [r0, r2, lsl #2]
   18378:	ldrb	r1, [r3]
   1837c:	cmp	r1, #45	; 0x2d
   18380:	bne	183ec <fputs@plt+0xf4c4>
   18384:	ldrb	r1, [r3, #1]
   18388:	cmp	r1, #45	; 0x2d
   1838c:	bne	1842c <fputs@plt+0xf504>
   18390:	ldrb	r1, [r3, #2]
   18394:	cmp	r1, #0
   18398:	bne	1842c <fputs@plt+0xf504>
   1839c:	ldr	r3, [r4, #32]
   183a0:	add	r2, r2, #1
   183a4:	ldr	r1, [r4, #36]	; 0x24
   183a8:	str	r2, [r4]
   183ac:	cmp	r3, r1
   183b0:	beq	18804 <fputs@plt+0xf8dc>
   183b4:	cmp	r2, r1
   183b8:	beq	183c8 <fputs@plt+0xf4a0>
   183bc:	mov	r1, r4
   183c0:	bl	18070 <fputs@plt+0xf148>
   183c4:	ldr	r3, [r4, #32]
   183c8:	mov	r2, r6
   183cc:	str	r6, [r4, #36]	; 0x24
   183d0:	str	r6, [r4]
   183d4:	cmp	r2, r3
   183d8:	strne	r3, [r4]
   183dc:	mvn	r5, #0
   183e0:	mov	r0, r5
   183e4:	add	sp, sp, #68	; 0x44
   183e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   183ec:	ldr	r1, [r4, #24]
   183f0:	cmp	r1, #0
   183f4:	beq	183dc <fputs@plt+0xf4b4>
   183f8:	mov	r5, #1
   183fc:	add	r2, r2, #1
   18400:	str	r3, [r4, #12]
   18404:	str	r2, [r4]
   18408:	mov	r0, r5
   1840c:	add	sp, sp, #68	; 0x44
   18410:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18414:	movw	r0, #51532	; 0xc94c
   18418:	movt	r0, #1
   1841c:	bl	8d78 <getenv@plt>
   18420:	adds	r0, r0, #0
   18424:	movne	r0, #1
   18428:	b	181c4 <fputs@plt+0xf29c>
   1842c:	ldrb	r1, [r3, #1]
   18430:	cmp	r1, #0
   18434:	beq	183ec <fputs@plt+0xf4c4>
   18438:	ldr	r2, [sp, #24]
   1843c:	cmp	r2, #0
   18440:	moveq	r7, #1
   18444:	beq	18454 <fputs@plt+0xf52c>
   18448:	cmp	r1, #45	; 0x2d
   1844c:	moveq	r7, #2
   18450:	movne	r7, #1
   18454:	add	r7, r3, r7
   18458:	str	r7, [r4, #20]
   1845c:	b	18224 <fputs@plt+0xf2fc>
   18460:	ldrb	r3, [r0]
   18464:	cmp	r3, #87	; 0x57
   18468:	ldrb	r3, [r0, #1]
   1846c:	beq	18810 <fputs@plt+0xf8e8>
   18470:	cmp	r3, #58	; 0x3a
   18474:	bne	18408 <fputs@plt+0xf4e0>
   18478:	ldrb	r3, [r0, #2]
   1847c:	cmp	r3, #58	; 0x3a
   18480:	ldrb	r3, [r8]
   18484:	beq	18a38 <fputs@plt+0xfb10>
   18488:	cmp	r3, #0
   1848c:	ldr	r3, [r4]
   18490:	beq	189e4 <fputs@plt+0xfabc>
   18494:	add	r3, r3, #1
   18498:	str	r8, [r4, #12]
   1849c:	str	r3, [r4]
   184a0:	mov	r3, #0
   184a4:	str	r3, [r4, #20]
   184a8:	b	18408 <fputs@plt+0xf4e0>
   184ac:	ldrb	r3, [r7]
   184b0:	cmp	r3, #61	; 0x3d
   184b4:	cmpne	r3, #0
   184b8:	str	r3, [sp, #36]	; 0x24
   184bc:	beq	18954 <fputs@plt+0xfa2c>
   184c0:	add	r3, r7, #1
   184c4:	mov	r1, r3
   184c8:	ldrb	r2, [r3], #1
   184cc:	cmp	r2, #61	; 0x3d
   184d0:	cmpne	r2, #0
   184d4:	bne	184c4 <fputs@plt+0xf59c>
   184d8:	str	r1, [sp, #40]	; 0x28
   184dc:	ldr	r3, [sp, #24]
   184e0:	ldr	fp, [r3]
   184e4:	cmp	fp, #0
   184e8:	beq	1895c <fputs@plt+0xfa34>
   184ec:	ldr	sl, [sp, #24]
   184f0:	mov	r5, #0
   184f4:	ldr	r3, [sp, #40]	; 0x28
   184f8:	mvn	lr, #0
   184fc:	str	r6, [sp, #44]	; 0x2c
   18500:	mov	r6, fp
   18504:	str	r9, [sp, #48]	; 0x30
   18508:	rsb	r8, r7, r3
   1850c:	str	r4, [sp, #52]	; 0x34
   18510:	mov	fp, r5
   18514:	str	lr, [sp, #56]	; 0x38
   18518:	mov	r9, sl
   1851c:	mov	r4, r5
   18520:	b	18554 <fputs@plt+0xf62c>
   18524:	ldr	r3, [sp, #108]	; 0x6c
   18528:	cmp	r3, #0
   1852c:	bne	18540 <fputs@plt+0xf618>
   18530:	ldr	r2, [fp, #4]
   18534:	ldr	r3, [r9, #4]
   18538:	cmp	r2, r3
   1853c:	beq	18630 <fputs@plt+0xf708>
   18540:	mov	r4, #1
   18544:	ldr	r6, [r9, #16]!
   18548:	add	r5, r5, #1
   1854c:	cmp	r6, #0
   18550:	beq	185a0 <fputs@plt+0xf678>
   18554:	mov	r0, r6
   18558:	mov	r1, r7
   1855c:	mov	r2, r8
   18560:	mov	sl, r9
   18564:	bl	8ec8 <strncmp@plt>
   18568:	cmp	r0, #0
   1856c:	bne	18544 <fputs@plt+0xf61c>
   18570:	mov	r0, r6
   18574:	bl	8dfc <strlen@plt>
   18578:	cmp	r0, r8
   1857c:	beq	187a0 <fputs@plt+0xf878>
   18580:	cmp	fp, #0
   18584:	bne	18524 <fputs@plt+0xf5fc>
   18588:	mov	fp, r9
   1858c:	ldr	r6, [r9, #16]!
   18590:	str	r5, [sp, #56]	; 0x38
   18594:	add	r5, r5, #1
   18598:	cmp	r6, #0
   1859c:	bne	18554 <fputs@plt+0xf62c>
   185a0:	mov	r3, r4
   185a4:	cmp	r3, #0
   185a8:	ldr	r6, [sp, #44]	; 0x2c
   185ac:	ldr	r9, [sp, #48]	; 0x30
   185b0:	ldr	r4, [sp, #52]	; 0x34
   185b4:	beq	186e4 <fputs@plt+0xf7bc>
   185b8:	ldr	r3, [sp, #8]
   185bc:	cmp	r3, #0
   185c0:	beq	185fc <fputs@plt+0xf6d4>
   185c4:	movw	r1, #29008	; 0x7150
   185c8:	movt	r1, #2
   185cc:	ldr	lr, [sp, #20]
   185d0:	movw	r2, #51548	; 0xc95c
   185d4:	ldr	r0, [r1]
   185d8:	movt	r2, #1
   185dc:	ldr	r1, [sp, #28]
   185e0:	ldr	r3, [lr]
   185e4:	str	r1, [sp]
   185e8:	mov	r1, #1
   185ec:	bl	8e80 <__fprintf_chk@plt>
   185f0:	ldr	r3, [r4]
   185f4:	ldr	r7, [r4, #20]
   185f8:	str	r3, [sp, #12]
   185fc:	mov	r0, r7
   18600:	mov	r5, #63	; 0x3f
   18604:	bl	8dfc <strlen@plt>
   18608:	ldr	r3, [sp, #12]
   1860c:	add	r2, r3, #1
   18610:	mov	r3, #0
   18614:	str	r2, [r4]
   18618:	str	r3, [r4, #8]
   1861c:	add	r0, r7, r0
   18620:	str	r0, [r4, #20]
   18624:	mov	r0, r5
   18628:	add	sp, sp, #68	; 0x44
   1862c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18630:	ldr	r2, [fp, #8]
   18634:	ldr	r3, [r9, #8]
   18638:	cmp	r2, r3
   1863c:	bne	18540 <fputs@plt+0xf618>
   18640:	ldr	r2, [fp, #12]
   18644:	ldr	r3, [r9, #12]
   18648:	cmp	r2, r3
   1864c:	movne	r4, #1
   18650:	b	18544 <fputs@plt+0xf61c>
   18654:	ldr	r2, [r4, #36]	; 0x24
   18658:	ldr	r3, [r4, #32]
   1865c:	b	183d4 <fputs@plt+0xf4ac>
   18660:	ldr	r1, [r4, #32]
   18664:	ldr	r3, [r4, #36]	; 0x24
   18668:	cmp	r1, r3
   1866c:	beq	187f8 <fputs@plt+0xf8d0>
   18670:	cmp	r2, r3
   18674:	beq	18688 <fputs@plt+0xf760>
   18678:	ldr	r0, [sp, #20]
   1867c:	mov	r1, r4
   18680:	bl	18070 <fputs@plt+0xf148>
   18684:	ldr	r2, [r4]
   18688:	cmp	r6, r2
   1868c:	ble	18a30 <fputs@plt+0xfb08>
   18690:	sub	r1, r2, #-1073741823	; 0xc0000001
   18694:	mov	r3, r2
   18698:	ldr	r2, [sp, #20]
   1869c:	add	r1, r2, r1, lsl #2
   186a0:	b	186b4 <fputs@plt+0xf78c>
   186a4:	add	r3, r3, #1
   186a8:	str	r3, [r4]
   186ac:	cmp	r3, r6
   186b0:	beq	186d8 <fputs@plt+0xf7b0>
   186b4:	ldr	r2, [r1, #4]!
   186b8:	ldrb	r0, [r2]
   186bc:	cmp	r0, #45	; 0x2d
   186c0:	bne	186a4 <fputs@plt+0xf77c>
   186c4:	ldrb	r2, [r2, #1]
   186c8:	cmp	r2, #0
   186cc:	beq	186a4 <fputs@plt+0xf77c>
   186d0:	ldr	r2, [r4]
   186d4:	b	186dc <fputs@plt+0xf7b4>
   186d8:	mov	r2, r3
   186dc:	str	r3, [r4, #36]	; 0x24
   186e0:	b	18368 <fputs@plt+0xf440>
   186e4:	cmp	fp, #0
   186e8:	beq	1895c <fputs@plt+0xfa34>
   186ec:	ldr	r5, [sp, #56]	; 0x38
   186f0:	mov	sl, fp
   186f4:	ldr	r0, [sp, #40]	; 0x28
   186f8:	ldr	lr, [sp, #12]
   186fc:	add	r3, lr, #1
   18700:	str	r3, [r4]
   18704:	ldrb	r2, [r0]
   18708:	cmp	r2, #0
   1870c:	beq	187b0 <fputs@plt+0xf888>
   18710:	ldr	r3, [sl, #4]
   18714:	cmp	r3, #0
   18718:	addne	r3, r0, #1
   1871c:	strne	r3, [r4, #12]
   18720:	bne	187bc <fputs@plt+0xf894>
   18724:	ldr	r3, [sp, #8]
   18728:	cmp	r3, #0
   1872c:	beq	18780 <fputs@plt+0xf858>
   18730:	ldr	r0, [sp, #20]
   18734:	ldr	lr, [sp, #60]	; 0x3c
   18738:	ldr	r3, [r0, lr]
   1873c:	ldrb	r2, [r3, #1]
   18740:	cmp	r2, #45	; 0x2d
   18744:	beq	18ab0 <fputs@plt+0xfb88>
   18748:	ldrb	ip, [r3]
   1874c:	movw	r0, #29008	; 0x7150
   18750:	ldr	r1, [sp, #20]
   18754:	movt	r0, #2
   18758:	movw	r2, #51628	; 0xc9ac
   1875c:	movt	r2, #1
   18760:	ldr	r3, [r1]
   18764:	mov	r1, #1
   18768:	str	ip, [sp]
   1876c:	ldr	ip, [sl]
   18770:	ldr	r0, [r0]
   18774:	str	ip, [sp, #4]
   18778:	bl	8e80 <__fprintf_chk@plt>
   1877c:	ldr	r7, [r4, #20]
   18780:	mov	r0, r7
   18784:	mov	r5, #63	; 0x3f
   18788:	bl	8dfc <strlen@plt>
   1878c:	ldr	r3, [sl, #12]
   18790:	str	r3, [r4, #8]
   18794:	add	r0, r7, r0
   18798:	str	r0, [r4, #20]
   1879c:	b	18408 <fputs@plt+0xf4e0>
   187a0:	ldr	r6, [sp, #44]	; 0x2c
   187a4:	ldr	r9, [sp, #48]	; 0x30
   187a8:	ldr	r4, [sp, #52]	; 0x34
   187ac:	b	186f4 <fputs@plt+0xf7cc>
   187b0:	ldr	r1, [sl, #4]
   187b4:	cmp	r1, #1
   187b8:	beq	18a04 <fputs@plt+0xfadc>
   187bc:	mov	r0, r7
   187c0:	bl	8dfc <strlen@plt>
   187c4:	ldr	r1, [sp, #104]	; 0x68
   187c8:	cmp	r1, #0
   187cc:	add	r0, r7, r0
   187d0:	str	r0, [r4, #20]
   187d4:	beq	187dc <fputs@plt+0xf8b4>
   187d8:	str	r5, [r1]
   187dc:	ldr	r3, [sl, #8]
   187e0:	cmp	r3, #0
   187e4:	ldrne	r2, [sl, #12]
   187e8:	movne	r5, #0
   187ec:	ldreq	r5, [sl, #12]
   187f0:	strne	r2, [r3]
   187f4:	b	18408 <fputs@plt+0xf4e0>
   187f8:	cmp	r2, r1
   187fc:	strne	r2, [r4, #32]
   18800:	b	18688 <fputs@plt+0xf760>
   18804:	mov	r3, r2
   18808:	str	r2, [r4, #32]
   1880c:	b	183c8 <fputs@plt+0xf4a0>
   18810:	cmp	r3, #59	; 0x3b
   18814:	bne	18470 <fputs@plt+0xf548>
   18818:	ldrb	r3, [r8]
   1881c:	cmp	r3, #0
   18820:	ldr	r3, [r4]
   18824:	beq	18a8c <fputs@plt+0xfb64>
   18828:	add	r3, r3, #1
   1882c:	str	r8, [sp, #16]
   18830:	str	r8, [r4, #12]
   18834:	str	r3, [r4]
   18838:	ldr	r3, [sp, #16]
   1883c:	str	r3, [r4, #20]
   18840:	ldrb	r7, [r3]
   18844:	cmp	r7, #61	; 0x3d
   18848:	cmpne	r7, #0
   1884c:	beq	18cf4 <fputs@plt+0xfdcc>
   18850:	add	r3, r3, #1
   18854:	mov	r2, r3
   18858:	ldrb	r7, [r3], #1
   1885c:	cmp	r7, #61	; 0x3d
   18860:	cmpne	r7, #0
   18864:	bne	18854 <fputs@plt+0xf92c>
   18868:	str	r2, [sp, #12]
   1886c:	ldr	r3, [sp, #24]
   18870:	ldr	sl, [r3]
   18874:	cmp	sl, #0
   18878:	beq	18d2c <fputs@plt+0xfe04>
   1887c:	ldr	fp, [sp, #24]
   18880:	mov	r5, #0
   18884:	ldr	lr, [sp, #16]
   18888:	ldr	r3, [sp, #12]
   1888c:	str	r7, [sp, #28]
   18890:	rsb	r8, lr, r3
   18894:	str	r6, [sp, #32]
   18898:	str	r9, [sp, #36]	; 0x24
   1889c:	mov	r7, lr
   188a0:	str	r4, [sp, #40]	; 0x28
   188a4:	mov	r6, r5
   188a8:	mov	r4, fp
   188ac:	mov	r9, sl
   188b0:	mov	fp, r5
   188b4:	str	r5, [sp, #24]
   188b8:	mov	r0, r9
   188bc:	mov	r1, r7
   188c0:	mov	r2, r8
   188c4:	mov	sl, r4
   188c8:	bl	8ec8 <strncmp@plt>
   188cc:	cmp	r0, #0
   188d0:	mov	r0, r9
   188d4:	bne	188f4 <fputs@plt+0xf9cc>
   188d8:	bl	8dfc <strlen@plt>
   188dc:	cmp	r8, r0
   188e0:	beq	18b34 <fputs@plt+0xfc0c>
   188e4:	cmp	fp, #0
   188e8:	streq	r5, [sp, #24]
   188ec:	movne	r6, #1
   188f0:	moveq	fp, r4
   188f4:	ldr	r9, [r4, #16]!
   188f8:	add	r5, r5, #1
   188fc:	cmp	r9, #0
   18900:	bne	188b8 <fputs@plt+0xf990>
   18904:	mov	ip, r6
   18908:	cmp	ip, #0
   1890c:	ldr	r7, [sp, #28]
   18910:	ldr	r6, [sp, #32]
   18914:	ldr	r9, [sp, #36]	; 0x24
   18918:	ldr	r4, [sp, #40]	; 0x28
   1891c:	beq	18bb8 <fputs@plt+0xfc90>
   18920:	ldr	r3, [sp, #8]
   18924:	cmp	r3, #0
   18928:	bne	18bcc <fputs@plt+0xfca4>
   1892c:	ldr	r6, [sp, #16]
   18930:	mov	r0, r6
   18934:	mov	r5, #63	; 0x3f
   18938:	bl	8dfc <strlen@plt>
   1893c:	ldr	r3, [r4]
   18940:	add	r3, r3, #1
   18944:	str	r3, [r4]
   18948:	add	r0, r6, r0
   1894c:	str	r0, [r4, #20]
   18950:	b	18408 <fputs@plt+0xf4e0>
   18954:	str	r7, [sp, #40]	; 0x28
   18958:	b	184dc <fputs@plt+0xf5b4>
   1895c:	ldr	r3, [sp, #108]	; 0x6c
   18960:	cmp	r3, #0
   18964:	bne	18ae0 <fputs@plt+0xfbb8>
   18968:	ldr	r3, [sp, #8]
   1896c:	cmp	r3, #0
   18970:	beq	189bc <fputs@plt+0xfa94>
   18974:	ldr	r3, [sp, #32]
   18978:	cmp	r3, #45	; 0x2d
   1897c:	beq	18c10 <fputs@plt+0xfce8>
   18980:	ldr	r0, [sp, #28]
   18984:	movw	r1, #29008	; 0x7150
   18988:	ldr	lr, [sp, #20]
   1898c:	movt	r1, #2
   18990:	movw	r2, #51748	; 0xca24
   18994:	movt	r2, #1
   18998:	ldrb	ip, [r0]
   1899c:	ldr	r3, [lr]
   189a0:	ldr	r0, [r1]
   189a4:	mov	r1, #1
   189a8:	str	r7, [sp, #4]
   189ac:	str	ip, [sp]
   189b0:	bl	8e80 <__fprintf_chk@plt>
   189b4:	ldr	r3, [r4]
   189b8:	str	r3, [sp, #12]
   189bc:	ldr	r3, [sp, #12]
   189c0:	mov	r5, #63	; 0x3f
   189c4:	add	r2, r3, #1
   189c8:	movw	r3, #48828	; 0xbebc
   189cc:	str	r2, [r4]
   189d0:	movt	r3, #1
   189d4:	mov	r2, #0
   189d8:	str	r3, [r4, #20]
   189dc:	str	r2, [r4, #8]
   189e0:	b	18408 <fputs@plt+0xf4e0>
   189e4:	cmp	r3, r6
   189e8:	beq	18b10 <fputs@plt+0xfbe8>
   189ec:	ldr	r0, [sp, #20]
   189f0:	ldr	r2, [r0, r3, lsl #2]
   189f4:	add	r3, r3, #1
   189f8:	str	r3, [r4]
   189fc:	str	r2, [r4, #12]
   18a00:	b	184a0 <fputs@plt+0xf578>
   18a04:	cmp	r6, r3
   18a08:	ble	18a54 <fputs@plt+0xfb2c>
   18a0c:	ldr	r2, [sp, #20]
   18a10:	ldr	lr, [sp, #60]	; 0x3c
   18a14:	ldr	r0, [sp, #12]
   18a18:	add	r3, r2, lr
   18a1c:	add	r2, r0, #2
   18a20:	str	r2, [r4]
   18a24:	ldr	r3, [r3, #4]
   18a28:	str	r3, [r4, #12]
   18a2c:	b	187bc <fputs@plt+0xf894>
   18a30:	mov	r3, r2
   18a34:	b	186dc <fputs@plt+0xf7b4>
   18a38:	cmp	r3, #0
   18a3c:	strne	r8, [r4, #12]
   18a40:	streq	r3, [r4, #12]
   18a44:	ldrne	r3, [r4]
   18a48:	addne	r3, r3, #1
   18a4c:	strne	r3, [r4]
   18a50:	b	184a0 <fputs@plt+0xf578>
   18a54:	ldr	r3, [sp, #8]
   18a58:	cmp	r3, #0
   18a5c:	bne	18c44 <fputs@plt+0xfd1c>
   18a60:	mov	r0, r7
   18a64:	bl	8dfc <strlen@plt>
   18a68:	ldr	r3, [sl, #12]
   18a6c:	str	r3, [r4, #8]
   18a70:	add	r0, r7, r0
   18a74:	str	r0, [r4, #20]
   18a78:	ldrb	r3, [r9]
   18a7c:	cmp	r3, #58	; 0x3a
   18a80:	bne	18324 <fputs@plt+0xf3fc>
   18a84:	mov	r5, #58	; 0x3a
   18a88:	b	18408 <fputs@plt+0xf4e0>
   18a8c:	cmp	r3, r6
   18a90:	beq	18ca8 <fputs@plt+0xfd80>
   18a94:	ldr	r0, [sp, #20]
   18a98:	ldr	r2, [r0, r3, lsl #2]
   18a9c:	add	r3, r3, #1
   18aa0:	str	r3, [r4]
   18aa4:	str	r2, [sp, #16]
   18aa8:	str	r2, [r4, #12]
   18aac:	b	18838 <fputs@plt+0xf910>
   18ab0:	ldr	ip, [sl]
   18ab4:	movw	r1, #29008	; 0x7150
   18ab8:	movt	r1, #2
   18abc:	ldr	r3, [r0]
   18ac0:	movw	r2, #51580	; 0xc97c
   18ac4:	movt	r2, #1
   18ac8:	ldr	r0, [r1]
   18acc:	mov	r1, #1
   18ad0:	str	ip, [sp]
   18ad4:	bl	8e80 <__fprintf_chk@plt>
   18ad8:	ldr	r7, [r4, #20]
   18adc:	b	18780 <fputs@plt+0xf858>
   18ae0:	ldr	r3, [sp, #32]
   18ae4:	cmp	r3, #45	; 0x2d
   18ae8:	beq	18c04 <fputs@plt+0xfcdc>
   18aec:	ldr	r1, [sp, #36]	; 0x24
   18af0:	mov	r0, r9
   18af4:	bl	8d9c <strchr@plt>
   18af8:	cmp	r0, #0
   18afc:	bne	18294 <fputs@plt+0xf36c>
   18b00:	ldr	r3, [sp, #8]
   18b04:	cmp	r3, #0
   18b08:	bne	18980 <fputs@plt+0xfa58>
   18b0c:	b	189bc <fputs@plt+0xfa94>
   18b10:	ldr	r3, [sp, #8]
   18b14:	cmp	r3, #0
   18b18:	bne	18d00 <fputs@plt+0xfdd8>
   18b1c:	str	r7, [r4, #8]
   18b20:	ldrb	r5, [r9]
   18b24:	cmp	r5, #58	; 0x3a
   18b28:	movne	r5, #63	; 0x3f
   18b2c:	moveq	r5, #58	; 0x3a
   18b30:	b	184a0 <fputs@plt+0xf578>
   18b34:	ldr	r7, [sp, #28]
   18b38:	ldr	r6, [sp, #32]
   18b3c:	ldr	r9, [sp, #36]	; 0x24
   18b40:	ldr	r4, [sp, #40]	; 0x28
   18b44:	cmp	r7, #0
   18b48:	beq	18c78 <fputs@plt+0xfd50>
   18b4c:	ldr	r3, [sl, #4]
   18b50:	cmp	r3, #0
   18b54:	ldrne	r0, [sp, #12]
   18b58:	addne	r3, r0, #1
   18b5c:	strne	r3, [r4, #12]
   18b60:	bne	18c84 <fputs@plt+0xfd5c>
   18b64:	ldr	r3, [sp, #8]
   18b68:	cmp	r3, #0
   18b6c:	beq	18b9c <fputs@plt+0xfc74>
   18b70:	ldr	ip, [sl]
   18b74:	movw	r0, #29008	; 0x7150
   18b78:	ldr	lr, [sp, #20]
   18b7c:	movt	r0, #2
   18b80:	movw	r2, #51912	; 0xcac8
   18b84:	mov	r1, #1
   18b88:	movt	r2, #1
   18b8c:	ldr	r3, [lr]
   18b90:	str	ip, [sp]
   18b94:	ldr	r0, [r0]
   18b98:	bl	8e80 <__fprintf_chk@plt>
   18b9c:	ldr	r6, [r4, #20]
   18ba0:	mov	r5, #63	; 0x3f
   18ba4:	mov	r0, r6
   18ba8:	bl	8dfc <strlen@plt>
   18bac:	add	r0, r6, r0
   18bb0:	str	r0, [r4, #20]
   18bb4:	b	18408 <fputs@plt+0xf4e0>
   18bb8:	cmp	fp, #0
   18bbc:	beq	18d2c <fputs@plt+0xfe04>
   18bc0:	ldr	r5, [sp, #24]
   18bc4:	mov	sl, fp
   18bc8:	b	18b44 <fputs@plt+0xfc1c>
   18bcc:	ldr	ip, [r4]
   18bd0:	movw	r0, #29008	; 0x7150
   18bd4:	ldr	lr, [sp, #20]
   18bd8:	movt	r0, #2
   18bdc:	movw	r2, #51876	; 0xcaa4
   18be0:	mov	r1, #1
   18be4:	ldr	r0, [r0]
   18be8:	movt	r2, #1
   18bec:	ldr	ip, [lr, ip, lsl #2]
   18bf0:	ldr	r3, [lr]
   18bf4:	str	ip, [sp]
   18bf8:	bl	8e80 <__fprintf_chk@plt>
   18bfc:	ldr	r6, [r4, #20]
   18c00:	b	18930 <fputs@plt+0xfa08>
   18c04:	ldr	r3, [sp, #8]
   18c08:	cmp	r3, #0
   18c0c:	beq	189bc <fputs@plt+0xfa94>
   18c10:	ldr	lr, [sp, #20]
   18c14:	movw	r1, #29008	; 0x7150
   18c18:	movt	r1, #2
   18c1c:	movw	r2, #51716	; 0xca04
   18c20:	movt	r2, #1
   18c24:	ldr	r3, [lr]
   18c28:	ldr	r0, [r1]
   18c2c:	mov	r1, #1
   18c30:	str	r7, [sp]
   18c34:	bl	8e80 <__fprintf_chk@plt>
   18c38:	ldr	r3, [r4]
   18c3c:	str	r3, [sp, #12]
   18c40:	b	189bc <fputs@plt+0xfa94>
   18c44:	ldr	lr, [sp, #20]
   18c48:	movw	r0, #29008	; 0x7150
   18c4c:	ldr	r3, [sp, #60]	; 0x3c
   18c50:	movt	r0, #2
   18c54:	movw	r2, #51676	; 0xc9dc
   18c58:	movt	r2, #1
   18c5c:	ldr	r0, [r0]
   18c60:	ldr	ip, [lr, r3]
   18c64:	ldr	r3, [lr]
   18c68:	str	ip, [sp]
   18c6c:	bl	8e80 <__fprintf_chk@plt>
   18c70:	ldr	r7, [r4, #20]
   18c74:	b	18a60 <fputs@plt+0xfb38>
   18c78:	ldr	r1, [sl, #4]
   18c7c:	cmp	r1, #1
   18c80:	beq	18d3c <fputs@plt+0xfe14>
   18c84:	ldr	r0, [sp, #16]
   18c88:	bl	8dfc <strlen@plt>
   18c8c:	ldr	r1, [sp, #104]	; 0x68
   18c90:	ldr	r3, [sp, #16]
   18c94:	cmp	r1, #0
   18c98:	add	r0, r3, r0
   18c9c:	str	r0, [r4, #20]
   18ca0:	bne	187d8 <fputs@plt+0xf8b0>
   18ca4:	b	187dc <fputs@plt+0xf8b4>
   18ca8:	ldr	r3, [sp, #8]
   18cac:	cmp	r3, #0
   18cb0:	beq	18cdc <fputs@plt+0xfdb4>
   18cb4:	ldr	lr, [sp, #20]
   18cb8:	movw	r1, #29008	; 0x7150
   18cbc:	movt	r1, #2
   18cc0:	str	r7, [sp]
   18cc4:	movw	r2, #51836	; 0xca7c
   18cc8:	movt	r2, #1
   18ccc:	ldr	r0, [r1]
   18cd0:	mov	r1, #1
   18cd4:	ldr	r3, [lr]
   18cd8:	bl	8e80 <__fprintf_chk@plt>
   18cdc:	str	r7, [r4, #8]
   18ce0:	ldrb	r5, [r9]
   18ce4:	cmp	r5, #58	; 0x3a
   18ce8:	movne	r5, #63	; 0x3f
   18cec:	moveq	r5, #58	; 0x3a
   18cf0:	b	18408 <fputs@plt+0xf4e0>
   18cf4:	ldr	r3, [sp, #16]
   18cf8:	str	r3, [sp, #12]
   18cfc:	b	1886c <fputs@plt+0xf944>
   18d00:	ldr	lr, [sp, #20]
   18d04:	movw	r1, #29008	; 0x7150
   18d08:	movt	r1, #2
   18d0c:	str	r7, [sp]
   18d10:	movw	r2, #51836	; 0xca7c
   18d14:	movt	r2, #1
   18d18:	ldr	r3, [lr]
   18d1c:	ldr	r0, [r1]
   18d20:	mov	r1, #1
   18d24:	bl	8e80 <__fprintf_chk@plt>
   18d28:	b	18b1c <fputs@plt+0xfbf4>
   18d2c:	mov	r3, #0
   18d30:	mov	r5, #87	; 0x57
   18d34:	str	r3, [r4, #20]
   18d38:	b	18408 <fputs@plt+0xf4e0>
   18d3c:	ldr	r3, [r4]
   18d40:	cmp	r6, r3
   18d44:	ble	18d60 <fputs@plt+0xfe38>
   18d48:	ldr	r0, [sp, #20]
   18d4c:	ldr	r2, [r0, r3, lsl #2]
   18d50:	add	r3, r3, #1
   18d54:	str	r3, [r4]
   18d58:	str	r2, [r4, #12]
   18d5c:	b	18c84 <fputs@plt+0xfd5c>
   18d60:	ldr	r2, [sp, #8]
   18d64:	cmp	r2, #0
   18d68:	beq	18d98 <fputs@plt+0xfe70>
   18d6c:	ldr	lr, [sp, #20]
   18d70:	sub	r3, r3, #-1073741823	; 0xc0000001
   18d74:	movw	r0, #29008	; 0x7150
   18d78:	movt	r0, #2
   18d7c:	movw	r2, #51676	; 0xc9dc
   18d80:	movt	r2, #1
   18d84:	ldr	ip, [lr, r3, lsl #2]
   18d88:	ldr	r0, [r0]
   18d8c:	ldr	r3, [lr]
   18d90:	str	ip, [sp]
   18d94:	bl	8e80 <__fprintf_chk@plt>
   18d98:	ldr	r5, [r4, #20]
   18d9c:	mov	r0, r5
   18da0:	bl	8dfc <strlen@plt>
   18da4:	add	r0, r5, r0
   18da8:	str	r0, [r4, #20]
   18dac:	ldrb	r3, [r9]
   18db0:	cmp	r3, #58	; 0x3a
   18db4:	bne	18324 <fputs@plt+0xf3fc>
   18db8:	b	18a84 <fputs@plt+0xfb5c>
   18dbc:	push	{r4, r5, r6, r7, r8, lr}
   18dc0:	sub	sp, sp, #16
   18dc4:	movw	r5, #28872	; 0x70c8
   18dc8:	movt	r5, #2
   18dcc:	ldr	r8, [sp, #40]	; 0x28
   18dd0:	movw	r4, #40904	; 0x9fc8
   18dd4:	ldr	r7, [sp, #44]	; 0x2c
   18dd8:	movt	r4, #2
   18ddc:	ldr	r6, [sp, #48]	; 0x30
   18de0:	ldr	ip, [r5, #4]
   18de4:	ldr	lr, [r5]
   18de8:	str	r4, [sp, #12]
   18dec:	str	r8, [sp]
   18df0:	str	r7, [sp, #4]
   18df4:	str	r6, [sp, #8]
   18df8:	str	ip, [r4, #4]
   18dfc:	str	lr, [r4]
   18e00:	bl	18150 <fputs@plt+0xf228>
   18e04:	ldr	ip, [r4]
   18e08:	movw	r3, #41016	; 0xa038
   18e0c:	ldr	r1, [r4, #8]
   18e10:	movt	r3, #2
   18e14:	ldr	r2, [r4, #12]
   18e18:	str	ip, [r5]
   18e1c:	str	r1, [r5, #8]
   18e20:	str	r2, [r3]
   18e24:	add	sp, sp, #16
   18e28:	pop	{r4, r5, r6, r7, r8, pc}
   18e2c:	push	{lr}		; (str lr, [sp, #-4]!)
   18e30:	sub	sp, sp, #20
   18e34:	mov	ip, #0
   18e38:	mov	lr, #1
   18e3c:	str	ip, [sp]
   18e40:	mov	r3, ip
   18e44:	stmib	sp, {ip, lr}
   18e48:	bl	18dbc <fputs@plt+0xfe94>
   18e4c:	add	sp, sp, #20
   18e50:	pop	{pc}		; (ldr pc, [sp], #4)
   18e54:	push	{lr}		; (str lr, [sp, #-4]!)
   18e58:	sub	sp, sp, #20
   18e5c:	mov	ip, #0
   18e60:	ldr	lr, [sp, #24]
   18e64:	str	ip, [sp, #4]
   18e68:	str	ip, [sp, #8]
   18e6c:	str	lr, [sp]
   18e70:	bl	18dbc <fputs@plt+0xfe94>
   18e74:	add	sp, sp, #20
   18e78:	pop	{pc}		; (ldr pc, [sp], #4)
   18e7c:	push	{r4, lr}
   18e80:	sub	sp, sp, #16
   18e84:	mov	ip, #0
   18e88:	ldr	r4, [sp, #24]
   18e8c:	ldr	lr, [sp, #28]
   18e90:	str	ip, [sp, #8]
   18e94:	stm	sp, {r4, ip}
   18e98:	str	lr, [sp, #12]
   18e9c:	bl	18150 <fputs@plt+0xf228>
   18ea0:	add	sp, sp, #16
   18ea4:	pop	{r4, pc}
   18ea8:	push	{r4, lr}
   18eac:	sub	sp, sp, #16
   18eb0:	mov	lr, #0
   18eb4:	mov	r4, #1
   18eb8:	ldr	ip, [sp, #24]
   18ebc:	stmib	sp, {r4, lr}
   18ec0:	str	ip, [sp]
   18ec4:	bl	18dbc <fputs@plt+0xfe94>
   18ec8:	add	sp, sp, #16
   18ecc:	pop	{r4, pc}
   18ed0:	push	{r4, r5, lr}
   18ed4:	sub	sp, sp, #20
   18ed8:	mov	ip, #0
   18edc:	mov	r5, #1
   18ee0:	ldr	r4, [sp, #32]
   18ee4:	ldr	lr, [sp, #36]	; 0x24
   18ee8:	stm	sp, {r4, r5, ip, lr}
   18eec:	bl	18150 <fputs@plt+0xf228>
   18ef0:	add	sp, sp, #20
   18ef4:	pop	{r4, r5, pc}
   18ef8:	subs	r3, r0, #0
   18efc:	ldr	r1, [pc, #120]	; 18f7c <fputs@plt+0x10054>
   18f00:	push	{r4}		; (str r4, [sp, #-4]!)
   18f04:	movw	r4, #26215	; 0x6667
   18f08:	movt	r4, #26214	; 0x6666
   18f0c:	blt	18f40 <fputs@plt+0x10018>
   18f10:	smull	r2, ip, r4, r3
   18f14:	asr	r2, r3, #31
   18f18:	mov	r0, r1
   18f1c:	rsb	r2, r2, ip, asr #2
   18f20:	add	ip, r2, r2, lsl #2
   18f24:	sub	ip, r3, ip, lsl #1
   18f28:	subs	r3, r2, #0
   18f2c:	add	r2, ip, #48	; 0x30
   18f30:	strb	r2, [r1], #-1
   18f34:	bne	18f10 <fputs@plt+0xffe8>
   18f38:	pop	{r4}		; (ldr r4, [sp], #4)
   18f3c:	bx	lr
   18f40:	smull	r2, r0, r4, r3
   18f44:	asr	r2, r3, #31
   18f48:	mov	ip, r1
   18f4c:	rsb	r2, r2, r0, asr #2
   18f50:	add	r0, r2, r2, lsl #2
   18f54:	sub	r0, r3, r0, lsl #1
   18f58:	subs	r3, r2, #0
   18f5c:	rsb	r2, r0, #48	; 0x30
   18f60:	strb	r2, [r1], #-1
   18f64:	bne	18f40 <fputs@plt+0x10018>
   18f68:	mov	r3, #45	; 0x2d
   18f6c:	strb	r3, [ip, #-1]
   18f70:	mov	r0, r1
   18f74:	pop	{r4}		; (ldr r4, [sp], #4)
   18f78:	bx	lr
   18f7c:	andeq	sl, r2, r3
   18f80:	ldr	r2, [pc, #56]	; 18fc0 <fputs@plt+0x10098>
   18f84:	mov	r1, r0
   18f88:	push	{r4}		; (str r4, [sp, #-4]!)
   18f8c:	movw	r4, #52429	; 0xcccd
   18f90:	movt	r4, #52428	; 0xcccc
   18f94:	umull	r0, r3, r4, r1
   18f98:	mov	r0, r2
   18f9c:	lsr	r3, r3, #3
   18fa0:	add	ip, r3, r3, lsl #2
   18fa4:	sub	ip, r1, ip, lsl #1
   18fa8:	subs	r1, r3, #0
   18fac:	add	r3, ip, #48	; 0x30
   18fb0:	strb	r3, [r2], #-1
   18fb4:	bne	18f94 <fputs@plt+0x1006c>
   18fb8:	pop	{r4}		; (ldr r4, [sp], #4)
   18fbc:	bx	lr
   18fc0:	andeq	sl, r2, fp, lsl r0
   18fc4:	push	{r4, r5, r6, lr}
   18fc8:	movw	r5, #28944	; 0x7110
   18fcc:	movt	r5, #2
   18fd0:	ldrb	r2, [r0]
   18fd4:	sub	sp, sp, #16
   18fd8:	ldr	r3, [r5]
   18fdc:	cmp	r2, #32
   18fe0:	str	r3, [sp, #12]
   18fe4:	bne	18ffc <fputs@plt+0x100d4>
   18fe8:	add	r3, r0, #1
   18fec:	mov	r0, r3
   18ff0:	ldrb	r2, [r3], #1
   18ff4:	cmp	r2, #32
   18ff8:	beq	18fec <fputs@plt+0x100c4>
   18ffc:	movw	ip, #38572	; 0x96ac
   19000:	movt	ip, #2
   19004:	ldrb	r2, [ip, r2]
   19008:	cmp	r2, #0
   1900c:	beq	19124 <fputs@plt+0x101fc>
   19010:	ldrb	r2, [r0]
   19014:	mov	r4, #0
   19018:	b	19020 <fputs@plt+0x100f8>
   1901c:	mov	r2, r3
   19020:	ldrb	r3, [r0, #1]
   19024:	add	r4, r4, r4, lsl #2
   19028:	sub	r2, r2, #48	; 0x30
   1902c:	add	r0, r0, #1
   19030:	add	r4, r2, r4, lsl #1
   19034:	ldrb	r2, [ip, r3]
   19038:	mov	r1, r0
   1903c:	cmp	r2, #0
   19040:	bne	1901c <fputs@plt+0x100f4>
   19044:	cmp	r3, #10
   19048:	bne	1911c <fputs@plt+0x101f4>
   1904c:	cmp	r3, #0
   19050:	cmpne	r3, #10
   19054:	movne	r3, #0
   19058:	moveq	r3, #1
   1905c:	beq	1916c <fputs@plt+0x10244>
   19060:	ldrb	r2, [r1]
   19064:	ands	r0, r2, #223	; 0xdf
   19068:	beq	19198 <fputs@plt+0x10270>
   1906c:	cmp	r2, #10
   19070:	beq	1918c <fputs@plt+0x10264>
   19074:	cmp	r2, #92	; 0x5c
   19078:	addne	r2, r1, #1
   1907c:	bne	19094 <fputs@plt+0x1016c>
   19080:	b	1918c <fputs@plt+0x10264>
   19084:	cmp	r3, #10
   19088:	beq	190a8 <fputs@plt+0x10180>
   1908c:	cmp	r3, #92	; 0x5c
   19090:	beq	190a8 <fputs@plt+0x10180>
   19094:	mov	r6, r2
   19098:	add	r2, r2, #1
   1909c:	ldrb	r3, [r6]
   190a0:	tst	r3, #223	; 0xdf
   190a4:	bne	19084 <fputs@plt+0x1015c>
   190a8:	rsb	r2, r1, r6
   190ac:	mov	r0, sp
   190b0:	bl	19308 <_ZdlPv@@Base+0x104>
   190b4:	ldrb	r3, [r6]
   190b8:	cmp	r3, #32
   190bc:	bne	190cc <fputs@plt+0x101a4>
   190c0:	ldrb	r3, [r6, #1]!
   190c4:	cmp	r3, #32
   190c8:	beq	190c0 <fputs@plt+0x10198>
   190cc:	cmp	r3, #0
   190d0:	cmpne	r3, #10
   190d4:	bne	19144 <fputs@plt+0x1021c>
   190d8:	ldr	r3, [sp, #4]
   190dc:	ldr	r2, [sp, #8]
   190e0:	cmp	r3, r2
   190e4:	bge	1917c <fputs@plt+0x10254>
   190e8:	ldr	r2, [sp]
   190ec:	add	r0, r3, #1
   190f0:	mov	r1, #0
   190f4:	str	r0, [sp, #4]
   190f8:	strb	r1, [r2, r3]
   190fc:	ldr	r0, [sp]
   19100:	bl	19c1c <_ZdlPv@@Base+0xa18>
   19104:	mov	r0, r4
   19108:	bl	19c58 <_ZdlPv@@Base+0xa54>
   1910c:	mov	r4, #1
   19110:	mov	r0, sp
   19114:	bl	19458 <_ZdlPv@@Base+0x254>
   19118:	b	19128 <fputs@plt+0x10200>
   1911c:	tst	r3, #223	; 0xdf
   19120:	beq	1914c <fputs@plt+0x10224>
   19124:	mov	r4, r2
   19128:	ldr	r1, [sp, #12]
   1912c:	mov	r0, r4
   19130:	ldr	r3, [r5]
   19134:	cmp	r1, r3
   19138:	bne	191a4 <fputs@plt+0x1027c>
   1913c:	add	sp, sp, #16
   19140:	pop	{r4, r5, r6, pc}
   19144:	mov	r4, #0
   19148:	b	19110 <fputs@plt+0x101e8>
   1914c:	cmp	r3, #32
   19150:	addeq	r0, r0, #1
   19154:	bne	1904c <fputs@plt+0x10124>
   19158:	mov	r1, r0
   1915c:	ldrb	r3, [r0], #1
   19160:	cmp	r3, #32
   19164:	beq	19158 <fputs@plt+0x10230>
   19168:	b	1904c <fputs@plt+0x10124>
   1916c:	mov	r0, r4
   19170:	mov	r4, #1
   19174:	bl	19c58 <_ZdlPv@@Base+0xa54>
   19178:	b	19128 <fputs@plt+0x10200>
   1917c:	mov	r0, sp
   19180:	bl	195a4 <_ZdlPv@@Base+0x3a0>
   19184:	ldr	r3, [sp, #4]
   19188:	b	190e8 <fputs@plt+0x101c0>
   1918c:	mov	r2, r3
   19190:	mov	r6, r1
   19194:	b	190ac <fputs@plt+0x10184>
   19198:	mov	r2, r0
   1919c:	mov	r6, r1
   191a0:	b	190ac <fputs@plt+0x10184>
   191a4:	bl	8e74 <__stack_chk_fail@plt>
   191a8:	mov	r0, sp
   191ac:	bl	19458 <_ZdlPv@@Base+0x254>
   191b0:	bl	8db4 <__cxa_end_cleanup@plt>

000191b4 <_Znwj@@Base>:
   191b4:	cmp	r0, #0
   191b8:	push	{r3, lr}
   191bc:	moveq	r0, #1
   191c0:	bl	8e68 <malloc@plt>
   191c4:	cmp	r0, #0
   191c8:	popne	{r3, pc}
   191cc:	movw	r3, #41000	; 0xa028
   191d0:	movt	r3, #2
   191d4:	ldr	r0, [r3]
   191d8:	cmp	r0, #0
   191dc:	beq	191f0 <_Znwj@@Base+0x3c>
   191e0:	bl	8f34 <fputs@plt+0xc>
   191e4:	movw	r0, #51960	; 0xcaf8
   191e8:	movt	r0, #1
   191ec:	bl	8f34 <fputs@plt+0xc>
   191f0:	movw	r0, #51964	; 0xcafc
   191f4:	movt	r0, #1
   191f8:	bl	8f34 <fputs@plt+0xc>
   191fc:	mvn	r0, #0
   19200:	bl	8dcc <_exit@plt>

00019204 <_ZdlPv@@Base>:
   19204:	cmp	r0, #0
   19208:	bxeq	lr
   1920c:	b	8dd8 <free@plt>
   19210:	cmp	r1, r2
   19214:	push	{r3, r4, r5, lr}
   19218:	mov	r4, r2
   1921c:	mov	r5, r3
   19220:	bge	19248 <_ZdlPv@@Base+0x44>
   19224:	cmp	r0, #0
   19228:	beq	19230 <_ZdlPv@@Base+0x2c>
   1922c:	bl	8e98 <_ZdaPv@plt>
   19230:	cmp	r4, #0
   19234:	beq	19250 <_ZdlPv@@Base+0x4c>
   19238:	lsl	r0, r4, #1
   1923c:	str	r0, [r5]
   19240:	pop	{r3, r4, r5, lr}
   19244:	b	8e50 <_Znaj@plt>
   19248:	str	r1, [r3]
   1924c:	pop	{r3, r4, r5, pc}
   19250:	str	r4, [r5]
   19254:	mov	r0, r4
   19258:	pop	{r3, r4, r5, pc}
   1925c:	cmp	r1, r3
   19260:	push	{r3, r4, r5, r6, r7, lr}
   19264:	mov	r4, r3
   19268:	mov	r6, r2
   1926c:	mov	r5, r0
   19270:	bge	192b4 <_ZdlPv@@Base+0xb0>
   19274:	cmp	r3, #0
   19278:	beq	192c0 <_ZdlPv@@Base+0xbc>
   1927c:	lsl	r0, r3, #1
   19280:	ldr	r3, [sp, #24]
   19284:	str	r0, [r3]
   19288:	bl	8e50 <_Znaj@plt>
   1928c:	cmp	r6, #0
   19290:	cmpne	r6, r4
   19294:	mov	r7, r0
   19298:	blt	192e4 <_ZdlPv@@Base+0xe0>
   1929c:	cmp	r5, #0
   192a0:	beq	192dc <_ZdlPv@@Base+0xd8>
   192a4:	mov	r0, r5
   192a8:	bl	8e98 <_ZdaPv@plt>
   192ac:	mov	r0, r7
   192b0:	pop	{r3, r4, r5, r6, r7, pc}
   192b4:	ldr	r3, [sp, #24]
   192b8:	str	r1, [r3]
   192bc:	pop	{r3, r4, r5, r6, r7, pc}
   192c0:	cmp	r0, #0
   192c4:	beq	192cc <_ZdlPv@@Base+0xc8>
   192c8:	bl	8e98 <_ZdaPv@plt>
   192cc:	ldr	r3, [sp, #24]
   192d0:	mov	r0, #0
   192d4:	str	r0, [r3]
   192d8:	pop	{r3, r4, r5, r6, r7, pc}
   192dc:	mov	r0, r7
   192e0:	pop	{r3, r4, r5, r6, r7, pc}
   192e4:	mov	r2, r6
   192e8:	mov	r1, r5
   192ec:	bl	8e14 <memcpy@plt>
   192f0:	b	1929c <_ZdlPv@@Base+0x98>
   192f4:	mov	r2, #0
   192f8:	str	r2, [r0]
   192fc:	str	r2, [r0, #4]
   19300:	str	r2, [r0, #8]
   19304:	bx	lr
   19308:	cmp	r2, #0
   1930c:	push	{r4, r5, r6, lr}
   19310:	mov	r4, r0
   19314:	mov	r5, r2
   19318:	mov	r6, r1
   1931c:	str	r2, [r4, #4]
   19320:	blt	19338 <_ZdlPv@@Base+0x134>
   19324:	bne	19348 <_ZdlPv@@Base+0x144>
   19328:	str	r2, [r4, #8]
   1932c:	mov	r0, r4
   19330:	str	r2, [r4]
   19334:	pop	{r4, r5, r6, pc}
   19338:	movw	r1, #51980	; 0xcb0c
   1933c:	mov	r0, #86	; 0x56
   19340:	movt	r1, #1
   19344:	bl	17618 <fputs@plt+0xe6f0>
   19348:	lsl	r0, r5, #1
   1934c:	str	r0, [r4, #8]
   19350:	bl	8e50 <_Znaj@plt>
   19354:	mov	r1, r6
   19358:	mov	r2, r5
   1935c:	str	r0, [r4]
   19360:	bl	8e14 <memcpy@plt>
   19364:	mov	r0, r4
   19368:	pop	{r4, r5, r6, pc}
   1936c:	push	{r3, r4, r5, lr}
   19370:	subs	r5, r1, #0
   19374:	mov	r4, r0
   19378:	streq	r5, [r0, #4]
   1937c:	streq	r5, [r0]
   19380:	streq	r5, [r0, #8]
   19384:	beq	193b0 <_ZdlPv@@Base+0x1ac>
   19388:	mov	r0, r5
   1938c:	bl	8dfc <strlen@plt>
   19390:	cmp	r0, #0
   19394:	mov	r2, r0
   19398:	str	r0, [r4, #4]
   1939c:	bne	193b8 <_ZdlPv@@Base+0x1b4>
   193a0:	str	r0, [r4, #8]
   193a4:	str	r0, [r4]
   193a8:	mov	r1, r5
   193ac:	bl	8e14 <memcpy@plt>
   193b0:	mov	r0, r4
   193b4:	pop	{r3, r4, r5, pc}
   193b8:	lsl	r0, r0, #1
   193bc:	str	r0, [r4, #8]
   193c0:	bl	8e50 <_Znaj@plt>
   193c4:	ldr	r2, [r4, #4]
   193c8:	b	193a4 <_ZdlPv@@Base+0x1a0>
   193cc:	push	{r3, r4, r5, lr}
   193d0:	mov	r4, r0
   193d4:	mov	r3, #1
   193d8:	mov	r0, #2
   193dc:	str	r3, [r4, #4]
   193e0:	mov	r5, r1
   193e4:	str	r0, [r4, #8]
   193e8:	bl	8e50 <_Znaj@plt>
   193ec:	mov	r3, r0
   193f0:	mov	r0, r4
   193f4:	str	r3, [r4]
   193f8:	strb	r5, [r3]
   193fc:	pop	{r3, r4, r5, pc}
   19400:	push	{r3, r4, r5, lr}
   19404:	mov	r4, r0
   19408:	ldr	r0, [r1, #4]
   1940c:	mov	r5, r1
   19410:	cmp	r0, #0
   19414:	str	r0, [r4, #4]
   19418:	bne	1942c <_ZdlPv@@Base+0x228>
   1941c:	str	r0, [r4, #8]
   19420:	str	r0, [r4]
   19424:	mov	r0, r4
   19428:	pop	{r3, r4, r5, pc}
   1942c:	lsl	r0, r0, #1
   19430:	str	r0, [r4, #8]
   19434:	bl	8e50 <_Znaj@plt>
   19438:	ldr	r2, [r4, #4]
   1943c:	cmp	r2, #0
   19440:	str	r0, [r4]
   19444:	beq	19424 <_ZdlPv@@Base+0x220>
   19448:	ldr	r1, [r5]
   1944c:	bl	8e14 <memcpy@plt>
   19450:	mov	r0, r4
   19454:	pop	{r3, r4, r5, pc}
   19458:	push	{r4, lr}
   1945c:	mov	r4, r0
   19460:	ldr	r0, [r0]
   19464:	cmp	r0, #0
   19468:	beq	19470 <_ZdlPv@@Base+0x26c>
   1946c:	bl	8e98 <_ZdaPv@plt>
   19470:	mov	r0, r4
   19474:	pop	{r4, pc}
   19478:	push	{r3, r4, r5, lr}
   1947c:	mov	r5, r1
   19480:	mov	r3, r0
   19484:	mov	r4, r0
   19488:	ldr	r2, [r5, #4]
   1948c:	ldr	r0, [r0]
   19490:	ldr	r1, [r3, #8]!
   19494:	bl	19210 <_ZdlPv@@Base+0xc>
   19498:	ldr	r2, [r5, #4]
   1949c:	cmp	r2, #0
   194a0:	stm	r4, {r0, r2}
   194a4:	beq	194b0 <_ZdlPv@@Base+0x2ac>
   194a8:	ldr	r1, [r5]
   194ac:	bl	8e14 <memcpy@plt>
   194b0:	mov	r0, r4
   194b4:	pop	{r3, r4, r5, pc}
   194b8:	push	{r4, r5, r6, lr}
   194bc:	subs	r6, r1, #0
   194c0:	mov	r4, r0
   194c4:	beq	19504 <_ZdlPv@@Base+0x300>
   194c8:	mov	r0, r6
   194cc:	bl	8dfc <strlen@plt>
   194d0:	mov	r3, r4
   194d4:	ldr	r1, [r3, #8]!
   194d8:	mov	r5, r0
   194dc:	mov	r2, r0
   194e0:	ldr	r0, [r4]
   194e4:	bl	19210 <_ZdlPv@@Base+0xc>
   194e8:	str	r5, [r4, #4]
   194ec:	mov	r2, r5
   194f0:	mov	r1, r6
   194f4:	str	r0, [r4]
   194f8:	bl	8e14 <memcpy@plt>
   194fc:	mov	r0, r4
   19500:	pop	{r4, r5, r6, pc}
   19504:	ldr	r0, [r0]
   19508:	cmp	r0, #0
   1950c:	beq	19514 <_ZdlPv@@Base+0x310>
   19510:	bl	8e98 <_ZdaPv@plt>
   19514:	mov	r3, #0
   19518:	mov	r0, r4
   1951c:	str	r3, [r4, #4]
   19520:	str	r3, [r4]
   19524:	str	r3, [r4, #8]
   19528:	pop	{r4, r5, r6, pc}
   1952c:	push	{r3, r4, r5, lr}
   19530:	mov	r3, r0
   19534:	mov	r4, r0
   19538:	mov	r5, r1
   1953c:	mov	r2, #1
   19540:	ldr	r1, [r3, #8]!
   19544:	ldr	r0, [r0]
   19548:	bl	19210 <_ZdlPv@@Base+0xc>
   1954c:	mov	r2, #1
   19550:	str	r2, [r4, #4]
   19554:	mov	r3, r0
   19558:	str	r0, [r4]
   1955c:	mov	r0, r4
   19560:	strb	r5, [r3]
   19564:	pop	{r3, r4, r5, pc}
   19568:	push	{r3, r4, r5, lr}
   1956c:	mov	r5, r0
   19570:	ldr	r0, [r0]
   19574:	mov	r4, r1
   19578:	cmp	r0, #0
   1957c:	beq	19584 <_ZdlPv@@Base+0x380>
   19580:	bl	8e98 <_ZdaPv@plt>
   19584:	ldmib	r4, {r1, r2}
   19588:	mov	r3, #0
   1958c:	ldr	r0, [r4]
   19590:	stm	r5, {r0, r1, r2}
   19594:	str	r3, [r4]
   19598:	str	r3, [r4, #4]
   1959c:	str	r3, [r4, #8]
   195a0:	pop	{r3, r4, r5, pc}
   195a4:	mov	ip, r0
   195a8:	ldr	r2, [r0, #4]
   195ac:	ldr	r1, [ip, #8]!
   195b0:	push	{r4, lr}
   195b4:	sub	sp, sp, #8
   195b8:	mov	r4, r0
   195bc:	add	r3, r2, #1
   195c0:	ldr	r0, [r0]
   195c4:	str	ip, [sp]
   195c8:	bl	1925c <_ZdlPv@@Base+0x58>
   195cc:	str	r0, [r4]
   195d0:	add	sp, sp, #8
   195d4:	pop	{r4, pc}
   195d8:	push	{r4, r5, r6, r7, lr}
   195dc:	subs	r6, r1, #0
   195e0:	sub	sp, sp, #12
   195e4:	mov	r4, r0
   195e8:	beq	19624 <_ZdlPv@@Base+0x420>
   195ec:	mov	r0, r6
   195f0:	bl	8dfc <strlen@plt>
   195f4:	ldr	r2, [r4, #4]
   195f8:	ldr	r1, [r4, #8]
   195fc:	add	r5, r2, r0
   19600:	mov	r7, r0
   19604:	cmp	r5, r1
   19608:	bgt	19630 <_ZdlPv@@Base+0x42c>
   1960c:	ldr	r0, [r4]
   19610:	add	r0, r0, r2
   19614:	mov	r1, r6
   19618:	mov	r2, r7
   1961c:	bl	8e14 <memcpy@plt>
   19620:	str	r5, [r4, #4]
   19624:	mov	r0, r4
   19628:	add	sp, sp, #12
   1962c:	pop	{r4, r5, r6, r7, pc}
   19630:	mov	lr, r4
   19634:	mov	r3, r5
   19638:	ldr	r0, [lr], #8
   1963c:	str	lr, [sp]
   19640:	bl	1925c <_ZdlPv@@Base+0x58>
   19644:	ldr	r2, [r4, #4]
   19648:	str	r0, [r4]
   1964c:	b	19610 <_ZdlPv@@Base+0x40c>
   19650:	ldr	ip, [r1, #4]
   19654:	push	{r4, r5, r6, lr}
   19658:	cmp	ip, #0
   1965c:	sub	sp, sp, #8
   19660:	mov	r5, r1
   19664:	mov	r4, r0
   19668:	beq	19698 <_ZdlPv@@Base+0x494>
   1966c:	ldr	lr, [r0, #4]
   19670:	ldr	r1, [r0, #8]
   19674:	add	r6, ip, lr
   19678:	cmp	r6, r1
   1967c:	bgt	196a4 <_ZdlPv@@Base+0x4a0>
   19680:	ldr	r0, [r0]
   19684:	mov	r2, ip
   19688:	add	r0, r0, lr
   1968c:	ldr	r1, [r5]
   19690:	bl	8e14 <memcpy@plt>
   19694:	str	r6, [r4, #4]
   19698:	mov	r0, r4
   1969c:	add	sp, sp, #8
   196a0:	pop	{r4, r5, r6, pc}
   196a4:	mov	ip, r0
   196a8:	mov	r2, lr
   196ac:	ldr	r0, [ip], #8
   196b0:	mov	r3, r6
   196b4:	str	ip, [sp]
   196b8:	bl	1925c <_ZdlPv@@Base+0x58>
   196bc:	ldr	r2, [r5, #4]
   196c0:	ldr	lr, [r4, #4]
   196c4:	str	r0, [r4]
   196c8:	b	19688 <_ZdlPv@@Base+0x484>
   196cc:	push	{r4, r5, r6, r7, lr}
   196d0:	subs	r6, r2, #0
   196d4:	sub	sp, sp, #12
   196d8:	mov	r4, r0
   196dc:	mov	r7, r1
   196e0:	ble	19710 <_ZdlPv@@Base+0x50c>
   196e4:	ldr	r2, [r0, #4]
   196e8:	ldr	r1, [r0, #8]
   196ec:	add	r5, r2, r6
   196f0:	cmp	r5, r1
   196f4:	bgt	19718 <_ZdlPv@@Base+0x514>
   196f8:	ldr	r0, [r0]
   196fc:	add	r0, r0, r2
   19700:	mov	r1, r7
   19704:	mov	r2, r6
   19708:	bl	8e14 <memcpy@plt>
   1970c:	str	r5, [r4, #4]
   19710:	add	sp, sp, #12
   19714:	pop	{r4, r5, r6, r7, pc}
   19718:	mov	lr, r0
   1971c:	mov	r3, r5
   19720:	ldr	r0, [lr], #8
   19724:	str	lr, [sp]
   19728:	bl	1925c <_ZdlPv@@Base+0x58>
   1972c:	ldr	r2, [r4, #4]
   19730:	str	r0, [r4]
   19734:	b	196fc <_ZdlPv@@Base+0x4f8>
   19738:	push	{r4, r5, r6, r7, r8, lr}
   1973c:	mov	r6, r2
   19740:	ldr	r5, [sp, #24]
   19744:	mov	r4, r0
   19748:	mov	r8, r1
   1974c:	mov	r7, r3
   19750:	cmp	r2, #0
   19754:	cmpge	r5, #0
   19758:	blt	197bc <_ZdlPv@@Base+0x5b8>
   1975c:	add	ip, r6, r5
   19760:	str	ip, [r4, #4]
   19764:	cmp	ip, #0
   19768:	streq	ip, [r4, #8]
   1976c:	streq	ip, [r4]
   19770:	beq	197a0 <_ZdlPv@@Base+0x59c>
   19774:	lsl	r0, ip, #1
   19778:	str	r0, [r4, #8]
   1977c:	bl	8e50 <_Znaj@plt>
   19780:	cmp	r6, #0
   19784:	str	r0, [r4]
   19788:	beq	197a8 <_ZdlPv@@Base+0x5a4>
   1978c:	mov	r1, r8
   19790:	mov	r2, r6
   19794:	bl	8e14 <memcpy@plt>
   19798:	cmp	r5, #0
   1979c:	bne	197d0 <_ZdlPv@@Base+0x5cc>
   197a0:	mov	r0, r4
   197a4:	pop	{r4, r5, r6, r7, r8, pc}
   197a8:	mov	r1, r7
   197ac:	mov	r2, r5
   197b0:	bl	8e14 <memcpy@plt>
   197b4:	mov	r0, r4
   197b8:	pop	{r4, r5, r6, r7, r8, pc}
   197bc:	movw	r1, #51980	; 0xcb0c
   197c0:	mov	r0, #212	; 0xd4
   197c4:	movt	r1, #1
   197c8:	bl	17618 <fputs@plt+0xe6f0>
   197cc:	b	1975c <_ZdlPv@@Base+0x558>
   197d0:	ldr	r0, [r4]
   197d4:	mov	r1, r7
   197d8:	mov	r2, r5
   197dc:	add	r0, r0, r6
   197e0:	bl	8e14 <memcpy@plt>
   197e4:	mov	r0, r4
   197e8:	pop	{r4, r5, r6, r7, r8, pc}
   197ec:	push	{r3, lr}
   197f0:	ldr	r2, [r0, #4]
   197f4:	ldr	r3, [r1, #4]
   197f8:	cmp	r2, r3
   197fc:	bgt	19824 <_ZdlPv@@Base+0x620>
   19800:	cmp	r2, #0
   19804:	beq	19848 <_ZdlPv@@Base+0x644>
   19808:	ldr	r0, [r0]
   1980c:	ldr	r1, [r1]
   19810:	bl	8d3c <memcmp@plt>
   19814:	cmp	r0, #0
   19818:	movgt	r0, #0
   1981c:	movle	r0, #1
   19820:	pop	{r3, pc}
   19824:	cmp	r3, #0
   19828:	beq	19840 <_ZdlPv@@Base+0x63c>
   1982c:	mov	r2, r3
   19830:	ldr	r0, [r0]
   19834:	ldr	r1, [r1]
   19838:	bl	8d3c <memcmp@plt>
   1983c:	lsr	r3, r0, #31
   19840:	mov	r0, r3
   19844:	pop	{r3, pc}
   19848:	mov	r0, #1
   1984c:	pop	{r3, pc}
   19850:	push	{r3, lr}
   19854:	ldr	r2, [r0, #4]
   19858:	ldr	r3, [r1, #4]
   1985c:	cmp	r2, r3
   19860:	bge	19888 <_ZdlPv@@Base+0x684>
   19864:	cmp	r2, #0
   19868:	beq	198ac <_ZdlPv@@Base+0x6a8>
   1986c:	ldr	r0, [r0]
   19870:	ldr	r1, [r1]
   19874:	bl	8d3c <memcmp@plt>
   19878:	cmp	r0, #0
   1987c:	movgt	r0, #0
   19880:	movle	r0, #1
   19884:	pop	{r3, pc}
   19888:	cmp	r3, #0
   1988c:	beq	198a4 <_ZdlPv@@Base+0x6a0>
   19890:	mov	r2, r3
   19894:	ldr	r0, [r0]
   19898:	ldr	r1, [r1]
   1989c:	bl	8d3c <memcmp@plt>
   198a0:	lsr	r3, r0, #31
   198a4:	mov	r0, r3
   198a8:	pop	{r3, pc}
   198ac:	mov	r0, #1
   198b0:	pop	{r3, pc}
   198b4:	push	{r3, lr}
   198b8:	ldr	r2, [r1, #4]
   198bc:	ldr	r3, [r0, #4]
   198c0:	cmp	r3, r2
   198c4:	blt	198e8 <_ZdlPv@@Base+0x6e4>
   198c8:	cmp	r2, #0
   198cc:	beq	19914 <_ZdlPv@@Base+0x710>
   198d0:	ldr	r0, [r0]
   198d4:	ldr	r1, [r1]
   198d8:	bl	8d3c <memcmp@plt>
   198dc:	mvn	r0, r0
   198e0:	lsr	r0, r0, #31
   198e4:	pop	{r3, pc}
   198e8:	cmp	r3, #0
   198ec:	beq	1990c <_ZdlPv@@Base+0x708>
   198f0:	mov	r2, r3
   198f4:	ldr	r0, [r0]
   198f8:	ldr	r1, [r1]
   198fc:	bl	8d3c <memcmp@plt>
   19900:	cmp	r0, #0
   19904:	movle	r3, #0
   19908:	movgt	r3, #1
   1990c:	mov	r0, r3
   19910:	pop	{r3, pc}
   19914:	mov	r0, #1
   19918:	pop	{r3, pc}
   1991c:	push	{r3, lr}
   19920:	ldr	r2, [r1, #4]
   19924:	ldr	r3, [r0, #4]
   19928:	cmp	r3, r2
   1992c:	ble	19950 <_ZdlPv@@Base+0x74c>
   19930:	cmp	r2, #0
   19934:	beq	1997c <_ZdlPv@@Base+0x778>
   19938:	ldr	r0, [r0]
   1993c:	ldr	r1, [r1]
   19940:	bl	8d3c <memcmp@plt>
   19944:	mvn	r0, r0
   19948:	lsr	r0, r0, #31
   1994c:	pop	{r3, pc}
   19950:	cmp	r3, #0
   19954:	beq	19974 <_ZdlPv@@Base+0x770>
   19958:	mov	r2, r3
   1995c:	ldr	r0, [r0]
   19960:	ldr	r1, [r1]
   19964:	bl	8d3c <memcmp@plt>
   19968:	cmp	r0, #0
   1996c:	movle	r3, #0
   19970:	movgt	r3, #1
   19974:	mov	r0, r3
   19978:	pop	{r3, pc}
   1997c:	mov	r0, #1
   19980:	pop	{r3, pc}
   19984:	push	{r4, r5, lr}
   19988:	subs	r5, r1, #0
   1998c:	sub	sp, sp, #12
   19990:	mov	r4, r0
   19994:	blt	199c8 <_ZdlPv@@Base+0x7c4>
   19998:	ldr	r1, [r4, #8]
   1999c:	cmp	r5, r1
   199a0:	ble	199bc <_ZdlPv@@Base+0x7b8>
   199a4:	ldm	r4, {r0, r2}
   199a8:	add	ip, r4, #8
   199ac:	mov	r3, r5
   199b0:	str	ip, [sp]
   199b4:	bl	1925c <_ZdlPv@@Base+0x58>
   199b8:	str	r0, [r4]
   199bc:	str	r5, [r4, #4]
   199c0:	add	sp, sp, #12
   199c4:	pop	{r4, r5, pc}
   199c8:	movw	r1, #51980	; 0xcb0c
   199cc:	mov	r0, #260	; 0x104
   199d0:	movt	r1, #1
   199d4:	bl	17618 <fputs@plt+0xe6f0>
   199d8:	b	19998 <_ZdlPv@@Base+0x794>
   199dc:	mov	r3, #0
   199e0:	str	r3, [r0, #4]
   199e4:	bx	lr
   199e8:	push	{r4, lr}
   199ec:	ldr	r4, [r0]
   199f0:	cmp	r4, #0
   199f4:	beq	19a14 <_ZdlPv@@Base+0x810>
   199f8:	ldr	r2, [r0, #4]
   199fc:	mov	r0, r4
   19a00:	bl	8ef8 <memchr@plt>
   19a04:	cmp	r0, #0
   19a08:	beq	19a14 <_ZdlPv@@Base+0x810>
   19a0c:	rsb	r0, r4, r0
   19a10:	pop	{r4, pc}
   19a14:	mvn	r0, #0
   19a18:	pop	{r4, pc}
   19a1c:	push	{r3, r4, r5, lr}
   19a20:	ldm	r0, {r5, lr}
   19a24:	cmp	lr, #0
   19a28:	ble	19a84 <_ZdlPv@@Base+0x880>
   19a2c:	add	r4, r5, lr
   19a30:	mov	r2, r5
   19a34:	mov	ip, #0
   19a38:	ldrb	r1, [r2], #1
   19a3c:	cmp	r1, #0
   19a40:	addeq	ip, ip, #1
   19a44:	cmp	r2, r4
   19a48:	bne	19a38 <_ZdlPv@@Base+0x834>
   19a4c:	add	r0, lr, #1
   19a50:	rsb	r0, ip, r0
   19a54:	bl	8e50 <_Znaj@plt>
   19a58:	mov	r3, r5
   19a5c:	mov	r1, r0
   19a60:	ldrb	r2, [r3], #1
   19a64:	cmp	r2, #0
   19a68:	strbne	r2, [r1]
   19a6c:	addne	r1, r1, #1
   19a70:	cmp	r3, r4
   19a74:	bne	19a60 <_ZdlPv@@Base+0x85c>
   19a78:	mov	r3, #0
   19a7c:	strb	r3, [r1]
   19a80:	pop	{r3, r4, r5, pc}
   19a84:	add	r0, lr, #1
   19a88:	bl	8e50 <_Znaj@plt>
   19a8c:	mov	r1, r0
   19a90:	b	19a78 <_ZdlPv@@Base+0x874>
   19a94:	push	{r4, r5, r6, lr}
   19a98:	mov	r5, r0
   19a9c:	ldr	r0, [r0, #4]
   19aa0:	ldr	ip, [r5]
   19aa4:	subs	r0, r0, #1
   19aa8:	bmi	19b80 <_ZdlPv@@Base+0x97c>
   19aac:	ldrb	r3, [ip, r0]
   19ab0:	cmp	r3, #32
   19ab4:	mov	r3, r0
   19ab8:	beq	19acc <_ZdlPv@@Base+0x8c8>
   19abc:	b	19b44 <_ZdlPv@@Base+0x940>
   19ac0:	ldrb	r2, [ip, r3]
   19ac4:	cmp	r2, #32
   19ac8:	bne	19b44 <_ZdlPv@@Base+0x940>
   19acc:	subs	r3, r3, #1
   19ad0:	bcs	19ac0 <_ZdlPv@@Base+0x8bc>
   19ad4:	cmp	r3, r0
   19ad8:	mov	r4, ip
   19adc:	popeq	{r4, r5, r6, pc}
   19ae0:	cmp	r3, #0
   19ae4:	blt	19b20 <_ZdlPv@@Base+0x91c>
   19ae8:	add	r3, r3, #1
   19aec:	ldr	r0, [r5, #8]
   19af0:	str	r3, [r5, #4]
   19af4:	bl	8e50 <_Znaj@plt>
   19af8:	mov	r1, r4
   19afc:	ldr	r2, [r5, #4]
   19b00:	mov	r6, r0
   19b04:	bl	8e14 <memcpy@plt>
   19b08:	ldr	r0, [r5]
   19b0c:	cmp	r0, #0
   19b10:	beq	19b18 <_ZdlPv@@Base+0x914>
   19b14:	bl	8e98 <_ZdaPv@plt>
   19b18:	str	r6, [r5]
   19b1c:	pop	{r4, r5, r6, pc}
   19b20:	cmp	ip, #0
   19b24:	mov	r4, #0
   19b28:	str	r4, [r5, #4]
   19b2c:	popeq	{r4, r5, r6, pc}
   19b30:	mov	r0, ip
   19b34:	bl	8e98 <_ZdaPv@plt>
   19b38:	str	r4, [r5]
   19b3c:	str	r4, [r5, #8]
   19b40:	pop	{r4, r5, r6, pc}
   19b44:	cmp	r3, #0
   19b48:	beq	19b88 <_ZdlPv@@Base+0x984>
   19b4c:	ldrb	r2, [ip]
   19b50:	cmp	r2, #32
   19b54:	bne	19b98 <_ZdlPv@@Base+0x994>
   19b58:	add	r2, ip, #1
   19b5c:	ldrb	r1, [r2]
   19b60:	mov	r4, r2
   19b64:	sub	r3, r3, #1
   19b68:	add	r2, r2, #1
   19b6c:	cmp	r1, #32
   19b70:	beq	19b5c <_ZdlPv@@Base+0x958>
   19b74:	cmp	r3, r0
   19b78:	bne	19ae0 <_ZdlPv@@Base+0x8dc>
   19b7c:	pop	{r4, r5, r6, pc}
   19b80:	mov	r3, r0
   19b84:	b	19ad4 <_ZdlPv@@Base+0x8d0>
   19b88:	cmp	r0, #0
   19b8c:	popeq	{r4, r5, r6, pc}
   19b90:	mov	r4, ip
   19b94:	b	19ae8 <_ZdlPv@@Base+0x8e4>
   19b98:	cmp	r0, r3
   19b9c:	bne	19b90 <_ZdlPv@@Base+0x98c>
   19ba0:	pop	{r4, r5, r6, pc}
   19ba4:	push	{r4, r5, r6, lr}
   19ba8:	mov	r5, r1
   19bac:	ldm	r0, {r4, r6}
   19bb0:	cmp	r6, #0
   19bb4:	pople	{r4, r5, r6, pc}
   19bb8:	add	r6, r4, r6
   19bbc:	ldrb	r0, [r4], #1
   19bc0:	mov	r1, r5
   19bc4:	bl	8eec <_IO_putc@plt>
   19bc8:	cmp	r4, r6
   19bcc:	bne	19bbc <_ZdlPv@@Base+0x9b8>
   19bd0:	pop	{r4, r5, r6, pc}
   19bd4:	push	{r4, r5, lr}
   19bd8:	movw	r4, #41004	; 0xa02c
   19bdc:	sub	sp, sp, #12
   19be0:	movt	r4, #2
   19be4:	mov	r5, r0
   19be8:	mov	r2, #12
   19bec:	str	r1, [sp]
   19bf0:	mov	r0, r4
   19bf4:	mov	r1, #1
   19bf8:	movw	r3, #45448	; 0xb188
   19bfc:	movt	r3, #1
   19c00:	bl	8ebc <__sprintf_chk@plt>
   19c04:	mov	r0, r5
   19c08:	mov	r1, r4
   19c0c:	bl	1936c <_ZdlPv@@Base+0x168>
   19c10:	mov	r0, r5
   19c14:	add	sp, sp, #12
   19c18:	pop	{r4, r5, pc}
   19c1c:	push	{r3, r4, r5, lr}
   19c20:	movw	r4, #40900	; 0x9fc4
   19c24:	movt	r4, #2
   19c28:	mov	r5, r0
   19c2c:	ldr	r0, [r4]
   19c30:	cmp	r0, #0
   19c34:	beq	19c48 <_ZdlPv@@Base+0xa44>
   19c38:	mov	r1, r5
   19c3c:	bl	8f04 <strcmp@plt>
   19c40:	cmp	r0, #0
   19c44:	popeq	{r3, r4, r5, pc}
   19c48:	mov	r0, r5
   19c4c:	bl	19c68 <_ZdlPv@@Base+0xa64>
   19c50:	str	r0, [r4]
   19c54:	pop	{r3, r4, r5, pc}
   19c58:	movw	r3, #40996	; 0xa024
   19c5c:	movt	r3, #2
   19c60:	str	r0, [r3]
   19c64:	bx	lr
   19c68:	push	{r4, lr}
   19c6c:	subs	r4, r0, #0
   19c70:	beq	19c8c <_ZdlPv@@Base+0xa88>
   19c74:	bl	8dfc <strlen@plt>
   19c78:	add	r0, r0, #1
   19c7c:	bl	8e50 <_Znaj@plt>
   19c80:	mov	r1, r4
   19c84:	bl	8e2c <strcpy@plt>
   19c88:	pop	{r4, pc}
   19c8c:	mov	r0, r4
   19c90:	pop	{r4, pc}
   19c94:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   19c98:	mov	r7, r0
   19c9c:	ldr	r6, [pc, #76]	; 19cf0 <_ZdlPv@@Base+0xaec>
   19ca0:	mov	r8, r1
   19ca4:	ldr	r5, [pc, #72]	; 19cf4 <_ZdlPv@@Base+0xaf0>
   19ca8:	mov	r9, r2
   19cac:	add	r6, pc, r6
   19cb0:	bl	8cf8 <strerror@plt-0x20>
   19cb4:	add	r5, pc, r5
   19cb8:	rsb	r6, r5, r6
   19cbc:	asrs	r6, r6, #2
   19cc0:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   19cc4:	sub	r5, r5, #4
   19cc8:	mov	r4, #0
   19ccc:	add	r4, r4, #1
   19cd0:	ldr	r3, [r5, #4]!
   19cd4:	mov	r0, r7
   19cd8:	mov	r1, r8
   19cdc:	mov	r2, r9
   19ce0:	blx	r3
   19ce4:	cmp	r4, r6
   19ce8:	bne	19ccc <_ZdlPv@@Base+0xac8>
   19cec:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   19cf0:	andeq	sp, r0, ip, lsr r2
   19cf4:	andeq	sp, r0, r8, lsl r2
   19cf8:	bx	lr

Disassembly of section .fini:

00019cfc <.fini>:
   19cfc:	push	{r3, lr}
   19d00:	pop	{r3, pc}
