// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "04/13/2014 11:04:19"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    CPLD_Test
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module CPLD_Test_vlg_sample_tst(
	pin_name1,
	pin_name2,
	pin_name3,
	pin_name4,
	pin_name5,
	pin_name6,
	pin_name7,
	pin_name8,
	sampler_tx
);
input  pin_name1;
input  pin_name2;
input  pin_name3;
input  pin_name4;
input  pin_name5;
input  pin_name6;
input  pin_name7;
input  pin_name8;
output sampler_tx;

reg sample;
time current_time;
always @(pin_name1 or pin_name2 or pin_name3 or pin_name4 or pin_name5 or pin_name6 or pin_name7 or pin_name8)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module CPLD_Test_vlg_check_tst (
	Out_0,
	Out_1,
	Out_2,
	Out_3,
	Out_4,
	Out_5,
	Out_6,
	Out_7,
	sampler_rx
);
input  Out_0;
input  Out_1;
input  Out_2;
input  Out_3;
input  Out_4;
input  Out_5;
input  Out_6;
input  Out_7;
input sampler_rx;

reg  Out_0_expected;
reg  Out_1_expected;
reg  Out_2_expected;
reg  Out_3_expected;
reg  Out_4_expected;
reg  Out_5_expected;
reg  Out_6_expected;
reg  Out_7_expected;

reg  Out_0_prev;
reg  Out_1_prev;
reg  Out_2_prev;
reg  Out_3_prev;
reg  Out_4_prev;
reg  Out_5_prev;
reg  Out_6_prev;
reg  Out_7_prev;

reg  Out_0_expected_prev;
reg  Out_1_expected_prev;
reg  Out_2_expected_prev;
reg  Out_3_expected_prev;
reg  Out_4_expected_prev;
reg  Out_5_expected_prev;
reg  Out_6_expected_prev;
reg  Out_7_expected_prev;

reg  last_Out_0_exp;
reg  last_Out_1_exp;
reg  last_Out_2_exp;
reg  last_Out_3_exp;
reg  last_Out_4_exp;
reg  last_Out_5_exp;
reg  last_Out_6_exp;
reg  last_Out_7_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:8] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 8'b1;
end

// update real /o prevs

always @(trigger)
begin
	Out_0_prev = Out_0;
	Out_1_prev = Out_1;
	Out_2_prev = Out_2;
	Out_3_prev = Out_3;
	Out_4_prev = Out_4;
	Out_5_prev = Out_5;
	Out_6_prev = Out_6;
	Out_7_prev = Out_7;
end

// update expected /o prevs

always @(trigger)
begin
	Out_0_expected_prev = Out_0_expected;
	Out_1_expected_prev = Out_1_expected;
	Out_2_expected_prev = Out_2_expected;
	Out_3_expected_prev = Out_3_expected;
	Out_4_expected_prev = Out_4_expected;
	Out_5_expected_prev = Out_5_expected;
	Out_6_expected_prev = Out_6_expected;
	Out_7_expected_prev = Out_7_expected;
end



// expected Out_0
initial
begin
	Out_0_expected = 1'bX;
end 

// expected Out_1
initial
begin
	Out_1_expected = 1'bX;
end 

// expected Out_2
initial
begin
	Out_2_expected = 1'bX;
end 

// expected Out_3
initial
begin
	Out_3_expected = 1'bX;
end 

// expected Out_4
initial
begin
	Out_4_expected = 1'bX;
end 

// expected Out_5
initial
begin
	Out_5_expected = 1'bX;
end 

// expected Out_6
initial
begin
	Out_6_expected = 1'bX;
end 

// expected Out_7
initial
begin
	Out_7_expected = 1'bX;
end 
// generate trigger
always @(Out_0_expected or Out_0 or Out_1_expected or Out_1 or Out_2_expected or Out_2 or Out_3_expected or Out_3 or Out_4_expected or Out_4 or Out_5_expected or Out_5 or Out_6_expected or Out_6 or Out_7_expected or Out_7)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected Out_0 = %b | expected Out_1 = %b | expected Out_2 = %b | expected Out_3 = %b | expected Out_4 = %b | expected Out_5 = %b | expected Out_6 = %b | expected Out_7 = %b | ",Out_0_expected_prev,Out_1_expected_prev,Out_2_expected_prev,Out_3_expected_prev,Out_4_expected_prev,Out_5_expected_prev,Out_6_expected_prev,Out_7_expected_prev);
	$display("| real Out_0 = %b | real Out_1 = %b | real Out_2 = %b | real Out_3 = %b | real Out_4 = %b | real Out_5 = %b | real Out_6 = %b | real Out_7 = %b | ",Out_0_prev,Out_1_prev,Out_2_prev,Out_3_prev,Out_4_prev,Out_5_prev,Out_6_prev,Out_7_prev);
`endif
	if (
		( Out_0_expected_prev !== 1'bx ) && ( Out_0_prev !== Out_0_expected_prev )
		&& ((Out_0_expected_prev !== last_Out_0_exp) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port Out_0 :: @time = %t",  $realtime);
		$display ("     Expected value = %b", Out_0_expected_prev);
		$display ("     Real value = %b", Out_0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_Out_0_exp = Out_0_expected_prev;
	end
	if (
		( Out_1_expected_prev !== 1'bx ) && ( Out_1_prev !== Out_1_expected_prev )
		&& ((Out_1_expected_prev !== last_Out_1_exp) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port Out_1 :: @time = %t",  $realtime);
		$display ("     Expected value = %b", Out_1_expected_prev);
		$display ("     Real value = %b", Out_1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_Out_1_exp = Out_1_expected_prev;
	end
	if (
		( Out_2_expected_prev !== 1'bx ) && ( Out_2_prev !== Out_2_expected_prev )
		&& ((Out_2_expected_prev !== last_Out_2_exp) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port Out_2 :: @time = %t",  $realtime);
		$display ("     Expected value = %b", Out_2_expected_prev);
		$display ("     Real value = %b", Out_2_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_Out_2_exp = Out_2_expected_prev;
	end
	if (
		( Out_3_expected_prev !== 1'bx ) && ( Out_3_prev !== Out_3_expected_prev )
		&& ((Out_3_expected_prev !== last_Out_3_exp) ||
			on_first_change[4])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port Out_3 :: @time = %t",  $realtime);
		$display ("     Expected value = %b", Out_3_expected_prev);
		$display ("     Real value = %b", Out_3_prev);
		nummismatches = nummismatches + 1;
		on_first_change[4] = 1'b0;
		last_Out_3_exp = Out_3_expected_prev;
	end
	if (
		( Out_4_expected_prev !== 1'bx ) && ( Out_4_prev !== Out_4_expected_prev )
		&& ((Out_4_expected_prev !== last_Out_4_exp) ||
			on_first_change[5])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port Out_4 :: @time = %t",  $realtime);
		$display ("     Expected value = %b", Out_4_expected_prev);
		$display ("     Real value = %b", Out_4_prev);
		nummismatches = nummismatches + 1;
		on_first_change[5] = 1'b0;
		last_Out_4_exp = Out_4_expected_prev;
	end
	if (
		( Out_5_expected_prev !== 1'bx ) && ( Out_5_prev !== Out_5_expected_prev )
		&& ((Out_5_expected_prev !== last_Out_5_exp) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port Out_5 :: @time = %t",  $realtime);
		$display ("     Expected value = %b", Out_5_expected_prev);
		$display ("     Real value = %b", Out_5_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_Out_5_exp = Out_5_expected_prev;
	end
	if (
		( Out_6_expected_prev !== 1'bx ) && ( Out_6_prev !== Out_6_expected_prev )
		&& ((Out_6_expected_prev !== last_Out_6_exp) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port Out_6 :: @time = %t",  $realtime);
		$display ("     Expected value = %b", Out_6_expected_prev);
		$display ("     Real value = %b", Out_6_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_Out_6_exp = Out_6_expected_prev;
	end
	if (
		( Out_7_expected_prev !== 1'bx ) && ( Out_7_prev !== Out_7_expected_prev )
		&& ((Out_7_expected_prev !== last_Out_7_exp) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port Out_7 :: @time = %t",  $realtime);
		$display ("     Expected value = %b", Out_7_expected_prev);
		$display ("     Real value = %b", Out_7_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_Out_7_exp = Out_7_expected_prev;
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module CPLD_Test_vlg_vec_tst();
// constants                                           
// general purpose registers
reg pin_name1;
reg pin_name2;
reg pin_name3;
reg pin_name4;
reg pin_name5;
reg pin_name6;
reg pin_name7;
reg pin_name8;
// wires                                               
wire Out_0;
wire Out_1;
wire Out_2;
wire Out_3;
wire Out_4;
wire Out_5;
wire Out_6;
wire Out_7;

wire sampler;                             

// assign statements (if any)                          
CPLD_Test i1 (
// port map - connection between master ports and signals/registers   
	.Out_0(Out_0),
	.Out_1(Out_1),
	.Out_2(Out_2),
	.Out_3(Out_3),
	.Out_4(Out_4),
	.Out_5(Out_5),
	.Out_6(Out_6),
	.Out_7(Out_7),
	.pin_name1(pin_name1),
	.pin_name2(pin_name2),
	.pin_name3(pin_name3),
	.pin_name4(pin_name4),
	.pin_name5(pin_name5),
	.pin_name6(pin_name6),
	.pin_name7(pin_name7),
	.pin_name8(pin_name8)
);

// pin_name1
initial
begin
	pin_name1 = 1'b0;
end 

// pin_name2
initial
begin
	pin_name2 = 1'b0;
end 

// pin_name3
initial
begin
	pin_name3 = 1'b0;
end 

// pin_name4
initial
begin
	pin_name4 = 1'b0;
end 

// pin_name5
initial
begin
	pin_name5 = 1'b0;
end 

// pin_name6
initial
begin
	pin_name6 = 1'b0;
end 

// pin_name7
initial
begin
	pin_name7 = 1'b0;
end 

// pin_name8
initial
begin
	pin_name8 = 1'b0;
end 

CPLD_Test_vlg_sample_tst tb_sample (
	.pin_name1(pin_name1),
	.pin_name2(pin_name2),
	.pin_name3(pin_name3),
	.pin_name4(pin_name4),
	.pin_name5(pin_name5),
	.pin_name6(pin_name6),
	.pin_name7(pin_name7),
	.pin_name8(pin_name8),
	.sampler_tx(sampler)
);

CPLD_Test_vlg_check_tst tb_out(
	.Out_0(Out_0),
	.Out_1(Out_1),
	.Out_2(Out_2),
	.Out_3(Out_3),
	.Out_4(Out_4),
	.Out_5(Out_5),
	.Out_6(Out_6),
	.Out_7(Out_7),
	.sampler_rx(sampler)
);
endmodule

