<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>(C Code, MULTICORE, DS2482 1-Wire Driver): ds2482s__reg_defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_250X66.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">(C Code, MULTICORE, DS2482 1-Wire Driver)
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ds2482s____reg__defs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ds2482s__reg_defs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ds2482s____reg__defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file        DS2482S__REG_DEFS.H</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief       Main register definitions from the datasheet.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @author      Lachlan Grogan</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @copyright   This file contains proprietary and confidential information of</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *              SIL3 Pty. Ltd. (ACN 123 529 064). This code may be distributed</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *              under a license from SIL3 Pty. Ltd., and may be used, copied</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *              and/or disclosed only pursuant to the terms of that license agreement.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *              This copyright notice must be retained as part of this file at all times.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * @copyright   This file is copyright SIL3 Pty. Ltd. 2003-2016, All Rights Reserved.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * @st_fileID   LCCM641R0.FILE.003</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * @addtogroup MULTICORE</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * @{ */</span><span class="comment"></span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * @addtogroup DS2482S</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * @ingroup MULTICORE</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * @{ */</span><span class="comment"></span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * @addtogroup DS2482S__REG_DEFS</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * @ingroup DS2482S</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * @{ */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#ifndef _DS2482S_REG_DEFS_H_</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define _DS2482S_REG_DEFS_H_</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    <span class="comment">/*lint -e950*/</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#ga0dd1a9f843a974d792e91a9f6e43b6a6">   30</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">        /**</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">         * Device Reset</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">         * Command Code             F0h</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">         * Command Parameter        None</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">         * Description              Performs a global reset of device state machine logic. Terminates any ongoing 1-Wire</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">         *                          communication.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">         * Typical Use              Device initialization after power-up; reinitialization (reset) as desired.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">         * Restriction              None (can be executed at any time).</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">         * Error Response           None</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">         * Command Duration         Maximum 525ns. Counted from falling SCL edge of the command code acknowledge bit.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">         * 1-Wire Activity          Ends maximum 262.5ns after the falling SCL edge of the command code acknowledge bit.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">         * Read Pointer Position    Status Register (for busy polling).</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">         * Status Bits Affected     RST set to 1; 1WB, PPD, SD, SBR, TSB, DIR set to 0.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">         * Config Bits Affected     1WS, APU, SPU set to 0.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6adab4db8739dae2ce1be9aca85f88efd7">   48</a></span>&#160;        <a class="code" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6adab4db8739dae2ce1be9aca85f88efd7">DS2482_REGS__COMMAND_RESET</a>  = 0xF0U,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">        /**</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">         * Set Read Pointer</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">         * Command Code             E1h</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">         * Command Parameter        Pointer Code (see Table 1)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">         * Description              Sets the read pointer to the specified register. Overwrites the read pointer position of any 1-Wire</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">         *                          communication command in progress.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">         * Typical Use              To prepare reading the result from a 1-Wire Read Byte command; random read access of</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">         *                          registers.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">         * Restriction None         (can be executed at any time).</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">         * Error Response           If the pointer code is not valid, the pointer code is not acknowledged and the command is ignored.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">         * Command Duration         None. The read pointer is updated on the rising SCL edge of the pointer code acknowledge bit.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">         *                          1-Wire Activity Not affected.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">         * Read Pointer Position    As specified by the pointer code.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">         * Status Bits Affected     None</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">         * Config Bits Affected     None</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6ae8a8bc95f991528670c892a964996461">   67</a></span>&#160;        <a class="code" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6ae8a8bc95f991528670c892a964996461">DS2482_REGS__COMMAND_SET_READ_POINTER</a>   = 0xE1U,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">        /**</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">         * Write Configuration</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">         * Command Code             D2h</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">         * Command Parameter        Configuration Byte</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">         * Description              Writes a new configuration byte. The new settings take effect immediately. Note: When writing to</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">         *                          the Configuration Register, the new data is accepted only if the upper nibble (bits 7 to 4) is the</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">         *                          one&#39;s complement of the lower nibble (bits 3 to 0). When read, the upper nibble is always 0h.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">         * Typical Use              Defining the features for subsequent 1-Wire communication.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">         * Restriction              1-Wire activity must have ended before the DS2482-100 can process this command.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">         * Error Response           Command code and parameter are not acknowledged if 1WB = 1 at the time the command code</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">         *                          is received and the command is ignored.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">         * Command Duration         None. The Configuration Register is updated on the rising SCL edge of the configuration-byte</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">         *                          acknowledge bit.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">         * 1-Wire Activity          None</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">         * Read Pointer Position    Configuration Register (to verify write).</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">         * Status Bits Affected     RST set to 0.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">         * Config Bits Affected     1WS, SPU, APU updated.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6a5d64b4b9d6b350ce632676c723d8d9cb">   87</a></span>&#160;        <a class="code" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6a5d64b4b9d6b350ce632676c723d8d9cb">DS2482_REGS__COMMAND_WRITE_CONFIG</a>   = 0xD2U,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">        /**</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">         * 1-Wire Reset</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">         * Command Code             B4h</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">         * Command Parameter        None</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">         * Description              Generates a 1-Wire reset/presence-detect cycle (Figure 4) at the 1-Wire line. The state of the</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">         *                          1-Wire line is sampled at tSI and tMSP and the result is reported to the host processor through the</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">         *                          Status Register, bits PPD and SD.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">         * Typical Use              To initiate or end any 1-Wire communication sequence.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">         * Restriction              1-Wire activity must have ended before the DS2482-100 can process this command. Strong</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">         *                          pullup (see the SPU bit) should not be used in conjunction with the 1-Wire Reset command. If SPU</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">         *                          is enabled, the PPD bit may not be valid and may cause a violation of the device�s absolute</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">         *                          maximum rating.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">         * Error Response           Command code is not acknowledged if 1WB = 1 at the time the command code is received and</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">         *                          the command is ignored.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">         * Command Duration         tRSTL + tRSTH + maximum 262.5ns, counted from the falling SCL edge of the command code</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">         *                          acknowledge bit.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">         * 1-Wire Activity          Begins maximum 262.5ns after the falling SCL edge of the command code acknowledge bit.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">         * Read Pointer Position    Status Register (for busy polling).</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">         * Status Bits Affected     1WB (set to 1 for tRSTL + tRSTH), PPD is updated at tRSTL + tMSP, SD is updated at tRSTL + tSI.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">         * Config Bits Affected     1WS, APU, SPU apply.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6a300b0cded372e2b550febe9dcdd3427d">  110</a></span>&#160;        <a class="code" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6a300b0cded372e2b550febe9dcdd3427d">DS2482_REGS__COMMAND_1_WIRE_RESET</a>   = 0xB4U,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">        /**</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">         * 1-Wire Single Bit</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">         * Command Code             87h</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">         * Command Parameter        Bit Byte</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">         * Description              Generates a single 1-Wire time slot with a bit value �V� as specified by the bit byte at the 1-Wire</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">         *                          line (see Table 2). A V value of 0b generates a write-zero time slot (Figure 5); a V value of 1b</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">         *                          generates a write-one time slot, which also functions as a read-data time slot (Figure 6). In either</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">         *                          case, the logic level at the 1-Wire line is tested at tMSR and SBR is updated.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">         * Typical Use              To perform single-bit writes or reads at the 1-Wire line when single bit communication is</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">         *                          necessary (the exception).</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">         * Restriction              1-Wire activity must have ended before the DS2482-100 can process this command.</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">         * Error Response           Command code and bit byte are not acknowledged if 1WB = 1 at the time the command code is</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">         *                          received and the command is ignored.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">         * Command Duration         tSLOT + maximum 262.5ns, counted from the falling SCL edge of the first bit (MSB) of the bit byte.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">         * 1-Wire Activity          Begins maximum 262.5ns after the falling SCL edge of the MSB of the bit byte.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">         * Read Pointer Position    Status Register (for busy polling and data reading).</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">         * Status Bits Affected     1WB (set to 1 for tSLOT), SBR is updated at tMSR, DIR (may change its state).</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">         * Config Bits Affected     1WS, APU, SPU apply.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6a4851eabdd4a7def06e8ec97facbceca6">  131</a></span>&#160;        <a class="code" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6a4851eabdd4a7def06e8ec97facbceca6">DS2482_REGS__COMMAND_1_WIRE_SINGLE_BIT</a>  = 0x87U,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">        /**</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">         * 1-Wire Write Byte</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">         * Command Code             A5h</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">         * Command Parameter        Data Byte</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">         * Description              Writes a single data byte to the 1-Wire line.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">         * Typical Use              To write commands or data to the 1-Wire line. Equivalent to executing eight 1-Wire Single Bit</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">         *                          commands, but faster due to less I2C traffic.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">         * Restriction              1-Wire activity must have ended before the DS2482-100 can process this command.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">         * Error Response           Command code and data byte are not acknowledged if 1WB = 1 at the time the command code is</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">         *                          received and the command is ignored.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">         * Command Duration         8 x tSLOT + maximum 262.5ns, counted from falling edge of the last bit (LSB) of the data byte.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">         * 1-Wire Activity          Begins maximum 262.5ns after falling SCL edge of the LSB of the data byte (i.e., before the data</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">         *                          byte acknowledge). Note: The bit order on the I2C bus and the 1-Wire line is different (1-Wire: LSB</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">         *                          first; I2C: MSB first). Therefore, 1-Wire activity cannot begin before the DS2482-100 has received</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">         *                          the full data byte.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">         * Read Pointer Position    Status Register (for busy polling).</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">         * Status Bits Affected     1WB (set to 1 for 8 x tSLOT).</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">         * Config Bits Affected     1WS, SPU, APU apply.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6af4b93c22f2e93ecbf26e6f7cc08230dc">  152</a></span>&#160;        <a class="code" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6af4b93c22f2e93ecbf26e6f7cc08230dc">DS2482_REGS__COMMAND_1_WIRE_WRITE_BYTE</a>  = 0xA5U,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">        /**</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">         * 1-Wire Read Byte</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">         * Command Code             96h</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">         * Command Parameter        None</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">         * Description              Generates eight read-data time slots on the 1-Wire line and stores result in the Read Data</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">         *                          Register.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">         * Typical Use              To read data from the 1-Wire line. Equivalent to executing eight 1-Wire Single Bit commands with</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">         *                          V = 1 (write-one time slot), but faster due to less I2C traffic.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">         * Restriction              1-Wire activity must have ended before the DS2482-100 can process this command.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">         * Error Response           Command code is not acknowledged if 1WB = 1 at the time the command code is received and</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">         *                          the command is ignored.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">         * Command Duration         8 x tSLOT + maximum 262.5ns, counted from the falling SCL edge of the command code</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">         *                          acknowledge bit.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">         * 1-Wire Activity          Begins maximum 262.5ns after the falling SCL edge of the command code acknowledge bit.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">         * Read Pointer Position    Status Register (for busy polling). Note: To read the data byte received from the 1-Wire line, issue</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">         *                          the Set Read Pointer command and select the Read Data Register. Then access the DS2482-100</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">         *                          in read mode.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">         * Status Bits Affected     1WB (set to 1 for 8 x tSLOT).</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">         * Config Bits Affected     1WS, APU apply.</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6aa249780c00441b2c51f4dcddf1a1f21b">  174</a></span>&#160;        <a class="code" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6aa249780c00441b2c51f4dcddf1a1f21b">DS2482_REGS__COMMAND_1_WIRE_READ_BYTE</a>   = 0x96U,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">        /**</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">         * 1-Wire Triplet</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">         * Command Code             78h</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">         * Command Parameter        Direction Byte</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">         * Description              Generates three time slots: two read time slots and one write time slot at the 1-Wire line. The type</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">         *                          of write time slot depends on the result of the read time slots and the direction byte. The direction</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">         *                          byte determines the type of write time slot if both read time slots are 0 (a typical case). In this</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">         *                          case, the DS2482-100 generates a write-one time slot if V = 1 and a write-zero time slot if V = 0.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">         *                          See Table 3.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">         *                          * If the read time slots are 0 and 1, they are followed by a write-zero time slot.</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">         *                          * If the read time slots are 1 and 0, they are followed by a write-one time slot.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">         *                          * If the read time slots are both 1 (error case), the subsequent write time slot is a write-one.</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">         * Typical Use              To perform a 1-Wire Search ROM sequence; a full sequence requires this command to be</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">         *                          executed 64 times to identify and address one device.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">         * Restriction              1-Wire activity must have ended before the DS2482-100 can process this command.</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">         * Error Response           Command code and direction byte is not acknowledged if 1WB = 1 at the time the command</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">         *                          code is received and the command is ignored.</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">         * Command Duration         3 x tSLOT + maximum 262.5ns, counted from the falling SCL edge of the first bit (MSB) of the</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">         *                          direction byte.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">         * 1-Wire Activity          Begins maximum 262.5ns after the falling SCL edge of the MSB of the direction byte.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">         * Read Pointer Position    Status Register (for busy polling).</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">         * Status Bits Affected     1WB (set to 1 for 3 x tSLOT), SBR is updated at the first tMSR, TSB and DIR are updated at the</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">         *                          second tMSR (i.e., at tSLOT + tMSR).</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">         * Config Bits Affected     1WS, APU apply.</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6afd4e7e7d9daa380ae3ae68f80920b0b0">  201</a></span>&#160;        <a class="code" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6afd4e7e7d9daa380ae3ae68f80920b0b0">DS2482_REGS__COMMAND_1_WIRE_TRIPLET</a> = 0x78U</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    }<a class="code" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#ga0dd1a9f843a974d792e91a9f6e43b6a6">E_DS2482_REGS</a>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">    /** Set read pointer types */</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#ga52180b167d0d78e0aef3adb191803560">  208</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga52180b167d0d78e0aef3adb191803560a08718cfe0d01af1b2c3673790b7f2aa6">  211</a></span>&#160;        <a class="code" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga52180b167d0d78e0aef3adb191803560a08718cfe0d01af1b2c3673790b7f2aa6">DS2482_POINTER__STATUS</a> = 0xF0U,</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga52180b167d0d78e0aef3adb191803560a80914c8bfd0d02382ce24b23feb621c9">  212</a></span>&#160;        <a class="code" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga52180b167d0d78e0aef3adb191803560a80914c8bfd0d02382ce24b23feb621c9">DS2482_POINTER__DATA</a> = 0xE1U,</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga52180b167d0d78e0aef3adb191803560a50c664fe49ce1fb6cbf5437cf95d8e7c">  213</a></span>&#160;        <a class="code" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga52180b167d0d78e0aef3adb191803560a50c664fe49ce1fb6cbf5437cf95d8e7c">DS2482_POINTER__CONFIG</a> = 0xC3U</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    }<a class="code" href="group___d_s2482_s_____r_e_g___d_e_f_s.html#ga52180b167d0d78e0aef3adb191803560">E_DS2482_POINTER_T</a>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#endif //_DS2482S_REG_DEFS_H_</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/** @} */</span><span class="comment"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/** @} */</span><span class="comment"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/** @} */</span></div><div class="ttc" id="group___d_s2482_s_____r_e_g___d_e_f_s_html_gga52180b167d0d78e0aef3adb191803560a80914c8bfd0d02382ce24b23feb621c9"><div class="ttname"><a href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga52180b167d0d78e0aef3adb191803560a80914c8bfd0d02382ce24b23feb621c9">DS2482_POINTER__DATA</a></div><div class="ttdef"><b>Definition:</b> <a href="ds2482s____reg__defs_8h_source.html#l00212">ds2482s__reg_defs.h:212</a></div></div>
<div class="ttc" id="group___d_s2482_s_____r_e_g___d_e_f_s_html_gga0dd1a9f843a974d792e91a9f6e43b6a6aa249780c00441b2c51f4dcddf1a1f21b"><div class="ttname"><a href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6aa249780c00441b2c51f4dcddf1a1f21b">DS2482_REGS__COMMAND_1_WIRE_READ_BYTE</a></div><div class="ttdoc">1-Wire Read Byte Command Code 96h Command Parameter None Description Generates eight read-data time s...</div><div class="ttdef"><b>Definition:</b> <a href="ds2482s____reg__defs_8h_source.html#l00174">ds2482s__reg_defs.h:174</a></div></div>
<div class="ttc" id="group___d_s2482_s_____r_e_g___d_e_f_s_html_gga0dd1a9f843a974d792e91a9f6e43b6a6a5d64b4b9d6b350ce632676c723d8d9cb"><div class="ttname"><a href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6a5d64b4b9d6b350ce632676c723d8d9cb">DS2482_REGS__COMMAND_WRITE_CONFIG</a></div><div class="ttdoc">Write Configuration Command Code D2h Command Parameter Configuration Byte Description Writes a new co...</div><div class="ttdef"><b>Definition:</b> <a href="ds2482s____reg__defs_8h_source.html#l00087">ds2482s__reg_defs.h:87</a></div></div>
<div class="ttc" id="group___d_s2482_s_____r_e_g___d_e_f_s_html_gga52180b167d0d78e0aef3adb191803560a08718cfe0d01af1b2c3673790b7f2aa6"><div class="ttname"><a href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga52180b167d0d78e0aef3adb191803560a08718cfe0d01af1b2c3673790b7f2aa6">DS2482_POINTER__STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="ds2482s____reg__defs_8h_source.html#l00211">ds2482s__reg_defs.h:211</a></div></div>
<div class="ttc" id="group___d_s2482_s_____r_e_g___d_e_f_s_html_gga0dd1a9f843a974d792e91a9f6e43b6a6af4b93c22f2e93ecbf26e6f7cc08230dc"><div class="ttname"><a href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6af4b93c22f2e93ecbf26e6f7cc08230dc">DS2482_REGS__COMMAND_1_WIRE_WRITE_BYTE</a></div><div class="ttdoc">1-Wire Write Byte Command Code A5h Command Parameter Data Byte Description Writes a single data byte ...</div><div class="ttdef"><b>Definition:</b> <a href="ds2482s____reg__defs_8h_source.html#l00152">ds2482s__reg_defs.h:152</a></div></div>
<div class="ttc" id="group___d_s2482_s_____r_e_g___d_e_f_s_html_gga0dd1a9f843a974d792e91a9f6e43b6a6ae8a8bc95f991528670c892a964996461"><div class="ttname"><a href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6ae8a8bc95f991528670c892a964996461">DS2482_REGS__COMMAND_SET_READ_POINTER</a></div><div class="ttdoc">Set Read Pointer Command Code E1h Command Parameter Pointer Code (see Table 1) Description Sets the r...</div><div class="ttdef"><b>Definition:</b> <a href="ds2482s____reg__defs_8h_source.html#l00067">ds2482s__reg_defs.h:67</a></div></div>
<div class="ttc" id="group___d_s2482_s_____r_e_g___d_e_f_s_html_gga0dd1a9f843a974d792e91a9f6e43b6a6a300b0cded372e2b550febe9dcdd3427d"><div class="ttname"><a href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6a300b0cded372e2b550febe9dcdd3427d">DS2482_REGS__COMMAND_1_WIRE_RESET</a></div><div class="ttdoc">1-Wire Reset Command Code B4h Command Parameter None Description Generates a 1-Wire reset/presence-de...</div><div class="ttdef"><b>Definition:</b> <a href="ds2482s____reg__defs_8h_source.html#l00110">ds2482s__reg_defs.h:110</a></div></div>
<div class="ttc" id="group___d_s2482_s_____r_e_g___d_e_f_s_html_gga0dd1a9f843a974d792e91a9f6e43b6a6a4851eabdd4a7def06e8ec97facbceca6"><div class="ttname"><a href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6a4851eabdd4a7def06e8ec97facbceca6">DS2482_REGS__COMMAND_1_WIRE_SINGLE_BIT</a></div><div class="ttdoc">1-Wire Single Bit Command Code 87h Command Parameter Bit Byte Description Generates a single 1-Wire t...</div><div class="ttdef"><b>Definition:</b> <a href="ds2482s____reg__defs_8h_source.html#l00131">ds2482s__reg_defs.h:131</a></div></div>
<div class="ttc" id="group___d_s2482_s_____r_e_g___d_e_f_s_html_gga0dd1a9f843a974d792e91a9f6e43b6a6adab4db8739dae2ce1be9aca85f88efd7"><div class="ttname"><a href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6adab4db8739dae2ce1be9aca85f88efd7">DS2482_REGS__COMMAND_RESET</a></div><div class="ttdoc">Device Reset Command Code F0h Command Parameter None Description Performs a global reset of device st...</div><div class="ttdef"><b>Definition:</b> <a href="ds2482s____reg__defs_8h_source.html#l00048">ds2482s__reg_defs.h:48</a></div></div>
<div class="ttc" id="group___d_s2482_s_____r_e_g___d_e_f_s_html_ga52180b167d0d78e0aef3adb191803560"><div class="ttname"><a href="group___d_s2482_s_____r_e_g___d_e_f_s.html#ga52180b167d0d78e0aef3adb191803560">E_DS2482_POINTER_T</a></div><div class="ttdeci">E_DS2482_POINTER_T</div><div class="ttdoc">Set read pointer types. </div><div class="ttdef"><b>Definition:</b> <a href="ds2482s____reg__defs_8h_source.html#l00208">ds2482s__reg_defs.h:208</a></div></div>
<div class="ttc" id="group___d_s2482_s_____r_e_g___d_e_f_s_html_gga52180b167d0d78e0aef3adb191803560a50c664fe49ce1fb6cbf5437cf95d8e7c"><div class="ttname"><a href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga52180b167d0d78e0aef3adb191803560a50c664fe49ce1fb6cbf5437cf95d8e7c">DS2482_POINTER__CONFIG</a></div><div class="ttdef"><b>Definition:</b> <a href="ds2482s____reg__defs_8h_source.html#l00213">ds2482s__reg_defs.h:213</a></div></div>
<div class="ttc" id="group___d_s2482_s_____r_e_g___d_e_f_s_html_ga0dd1a9f843a974d792e91a9f6e43b6a6"><div class="ttname"><a href="group___d_s2482_s_____r_e_g___d_e_f_s.html#ga0dd1a9f843a974d792e91a9f6e43b6a6">E_DS2482_REGS</a></div><div class="ttdeci">E_DS2482_REGS</div><div class="ttdef"><b>Definition:</b> <a href="ds2482s____reg__defs_8h_source.html#l00030">ds2482s__reg_defs.h:30</a></div></div>
<div class="ttc" id="group___d_s2482_s_____r_e_g___d_e_f_s_html_gga0dd1a9f843a974d792e91a9f6e43b6a6afd4e7e7d9daa380ae3ae68f80920b0b0"><div class="ttname"><a href="group___d_s2482_s_____r_e_g___d_e_f_s.html#gga0dd1a9f843a974d792e91a9f6e43b6a6afd4e7e7d9daa380ae3ae68f80920b0b0">DS2482_REGS__COMMAND_1_WIRE_TRIPLET</a></div><div class="ttdoc">1-Wire Triplet Command Code 78h Command Parameter Direction Byte Description Generates three time slo...</div><div class="ttdef"><b>Definition:</b> <a href="ds2482s____reg__defs_8h_source.html#l00201">ds2482s__reg_defs.h:201</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="ds2482s____reg__defs_8h.html">ds2482s__reg_defs.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
