LIBRARY ieee;
USE iee.std_logic_1164.ALL;

ENTITY counter_tb IS
END counter_tb;

ARCHITECTURE behavior OF counter_tb IS
	
	-- Component Declaration For the Unit Under Test (UUT)
	
	COMPONENT counter
	PORT(
		clk:IN std_logic;
		reset:IN std_logic;
		count:OUT std_logic_vector(3 downto 0)
		);
	END COMPONENT;
	
	-- inputs
	signal clk: std_logic := '0';
	signal reset: std_logic := '1';
	
	-- outputs
	signal count: std_logic_vector(3 downto 0);
	
	-- clock period definitions
	constant clk_period : time := 10 ns;
	
BEGIN

		-- Instantiate the Unit Under Test (UUT)
		uut: counter2 PORT MAP (
			clk => clk,
			reset => reset,
			count => count
			);
			
		-- Clock process definitions
		clk_process :process
		begin
			clk <= '0';
			wait for clk_period/2;
			clk <= '1';
			wait for clk_period/2;
		end process;
		
		-- Stimulus process of reset signal
		stim_proc: process
		begin
			-- hold reset state for 100 ns.
			wait for 100 ns;
			
				-- insert stimulus here
					reset <= '0';
					
			wait;
		end process;
END counter_tb;
	