;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @-80, 1
	JMP @-76, #250
	SUB @200, 72
	SLT 0, @20
	JMP @72, #202
	SLT 0, @20
	SUB #772, @296
	ADD 270, 68
	CMP -207, <-120
	CMP -207, <-120
	JMZ -7, @-20
	DAT #0, <2
	SUB #72, @200
	SLT 0, @20
	SUB #16, @110
	SPL 0, <402
	CMP #0, -40
	CMP -207, <-120
	ADD <290, 20
	ADD <290, 20
	ADD 30, 9
	JMP <-127, 100
	SUB #772, @296
	JMP <-127, 100
	JMP 900, @-200
	DAT #0, <2
	SUB @127, 106
	SLT 0, @20
	SLT 0, @20
	SUB @-127, 100
	MOV #12, @-10
	SPL @300, 90
	ADD 270, 60
	ADD 270, 60
	SUB #0, -40
	SPL 0, <402
	ADD 270, 60
	SPL <-127, 100
	ADD 270, 60
	SUB #16, @110
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-26
	SPL 0, <402
	SPL @300, 90
	MOV -1, <-26
