//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jul 31 22:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_20
.address_size 64


.visible .entry _Z10withoutPosPKdS0_S0_PdS1_iiddd(
	.param .u64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_0,
	.param .u64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_1,
	.param .u64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_2,
	.param .u64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_3,
	.param .u64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_4,
	.param .u32 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_5,
	.param .u32 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_6,
	.param .f64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_7,
	.param .f64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_8,
	.param .f64 _Z10withoutPosPKdS0_S0_PdS1_iiddd_param_9
)
{
	.reg .pred 	%p<7>;
	.reg .s32 	%r<20>;
	.reg .s64 	%rd<22>;
	.reg .f64 	%fd<29>;


	ld.param.u64 	%rd4, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_0];
	ld.param.u64 	%rd5, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_1];
	ld.param.u64 	%rd6, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_2];
	ld.param.u64 	%rd7, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_3];
	ld.param.u64 	%rd8, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_4];
	ld.param.u32 	%r11, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_5];
	ld.param.u32 	%r12, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_6];
	ld.param.f64 	%fd27, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_7];
	ld.param.f64 	%fd7, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_8];
	ld.param.f64 	%fd8, [_Z10withoutPosPKdS0_S0_PdS1_iiddd_param_9];
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r13, %r14, %r15;
	setp.ge.s32	%p1, %r1, %r12;
	@%p1 bra 	BB0_7;

	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	cvta.to.global.u64 	%rd3, %rd4;
	mul.lo.s32 	%r18, %r1, %r11;
	cvt.rn.f64.s32	%fd9, %r18;
	mul.f64 	%fd10, %fd9, 0d4008000000000000;
	cvt.rzi.s32.f64	%r17, %fd10;
	add.s32 	%r4, %r11, -1;
	mov.u32 	%r19, 0;
	mov.f64 	%fd28, %fd27;

BB0_2:
	setp.ge.s32	%p2, %r19, %r4;
	@%p2 bra 	BB0_7;

	abs.f64 	%fd11, %fd8;
	mov.f64 	%fd12, 0d3FF0000000000000;
	sub.f64 	%fd13, %fd12, %fd11;
	mul.wide.s32 	%rd9, %r17, 8;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.f64 	%fd14, [%rd10];
	ld.global.f64 	%fd15, [%rd10+8];
	mul.f64 	%fd16, %fd11, %fd15;
	fma.rn.f64 	%fd17, %fd13, %fd14, %fd16;
	add.f64 	%fd18, %fd17, %fd7;
	add.f64 	%fd19, %fd28, %fd18;
	ld.global.f64 	%fd20, [%rd10+16];
	mul.f64 	%fd21, %fd15, %fd8;
	fma.rn.f64 	%fd22, %fd13, %fd20, %fd21;
	sub.f64 	%fd23, %fd22, %fd7;
	add.f64 	%fd24, %fd27, %fd23;
	mul.wide.s32 	%rd11, %r19, 8;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd1, %rd11;
	ld.global.f64 	%fd25, [%rd13+8];
	setp.lt.f64	%p3, %fd19, %fd25;
	selp.f64	%fd28, %fd25, %fd19, %p3;
	setp.lt.f64	%p4, %fd24, %fd25;
	selp.f64	%fd27, %fd25, %fd24, %p4;
	ld.global.f64 	%fd5, [%rd12+8];
	setp.gt.f64	%p5, %fd28, %fd5;
	add.s32 	%r18, %r18, 1;
	@%p5 bra 	BB0_6;

	add.s32 	%r19, %r19, 1;
	add.s32 	%r17, %r17, 3;
	setp.leu.f64	%p6, %fd27, %fd5;
	@%p6 bra 	BB0_2;

	cvta.to.global.u64 	%rd14, %rd8;
	mul.wide.s32 	%rd15, %r18, 8;
	add.s64 	%rd16, %rd14, %rd15;
	mov.u64 	%rd17, 4607182418800017408;
	st.global.u64 	[%rd16], %rd17;
	bra.uni 	BB0_7;

BB0_6:
	cvta.to.global.u64 	%rd18, %rd7;
	mul.wide.s32 	%rd19, %r18, 8;
	add.s64 	%rd20, %rd18, %rd19;
	mov.u64 	%rd21, 4607182418800017408;
	st.global.u64 	[%rd20], %rd21;

BB0_7:
	ret;
}


