# 作业5
## part 1 of 2
1. Give the three representations of an AND gate and say in your words what AND means.
2. Give the three representations of an XOR gate and say in your words what XOR means.
3. Draw a circuit diagram corresponding to the following Boolean expression: (A + B)(B + C)
4. Show the behavior of the following circuit with a truth table:
5. What is circuit equivalence? Use truth table to prove the following formula. (AB)’ = A’ + B'
6. There are eight 1bit full adder integrated circuits. Combine them to 8bit adder circuit using the following box diagram.
7. Logical binary operations can be used to modify bit pattern. Such as(X8X7X6X5X4X3X2X1)2 and (00001111)2= (0000X4X3X2X1)2
We called that (00001111)2is a mask which only makes low 4 bits to work.Fill the follow expression
(1) (X8X7X6X5X4X3X2X1)2 or (00001111)2 = ( )2
(2) (X8X7X6X5X4X3X2X1)2xor (00001111)2 = ( )2
(3) ((X8X7X6X5X4X3X2X1)2 and (11110000)2 )or (not (X8X7X6X5X4X3X2X1)2 and (00001111)2) = ( )2
### 我的解答
1. 布尔表达式 A * B 或 AB
   逻辑框图![](http://img3.imgtn.bdimg.com/it/u=1582106267,1316385508&fm=26&gp=0.jpg)
   真值表A	B	Y
        0	0	1
        0	1	1
        1	0	1
        1	1	0
   与门操作就是将两个布尔值进行运算，当且仅当两个输入值都为1时，输出结果才是1，否则，输出结果为0.
2. 布尔表达式 Y = A ⊕ B
   逻辑框图![](https://timgsa.baidu.com/timg?image&quality=80&size=b9999_10000&sec=1539874008305&di=972f5168bc4c8c1a363b5b2788e458c1&imgtype=0&src=http%3A%2F%2Fimage.sciencenet.cn%2Fhome%2F201408%2F01%2F063811lpiqzecri5ebcnpr.jpg)
   真值表A	B	输出Y
        0	0 0
        1 0 1
        0 1 1
        1 1 0
3.
4. Y  =  (A') ⊕ (AB)    
   真值表A B A' AB 输出Y
        0 0 1  0  1
        1 0 0  0  0
        0 1 1  0  1 
        1 1 0  1  1
5. 电路等价 ： 对于每一组输入值，两个电路都生成相同的输出值。
   Y = (AB)'
   X = A' + B'
   真值表 A B AB Y
         0 0 0  1
         1 0 0  1
         0 1 0  1
         1 1 1  0
   真值表 A B A' B' X
         0 0 1  1  1
         1 0 0  1  1
         0 1 1  0  1
         1 1 0  0  0
   由真值表可见，两者电路等价
6. 
7. （1） (X8X7X6X5X4X3X2X1)2 or (00001111)2 = (X8X7X6X51111)2
    (2) (X8X7X6X5X4X3X2X1)2 xor (00001111)2 = (X8X7X6X5(X4)'(X3)'(X2)'(X1)')2
    (3) ((X8X7X6X5X4X3X2X1)2 and (11110000)2 ) or (not (X8X7X6X5X4X3X2X1)2 and (00001111)2) = (0000(X4)'(X3)'(X2)'(X1)')2
                                                                                            = not (1111X4X3X2X1)2   
