{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726236443519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726236443520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 19:07:23 2024 " "Processing started: Fri Sep 13 19:07:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726236443520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236443520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CALU -c CALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CALU -c CALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236443520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726236444048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726236444048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cSquare csquare CALU.v(63) " "Verilog HDL Declaration information at CALU.v(63): object \"cSquare\" differs only in case from object \"csquare\" in the same scope" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726236455228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dSquare dsquare CALU.v(63) " "Verilog HDL Declaration information at CALU.v(63): object \"dSquare\" differs only in case from object \"dsquare\" in the same scope" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726236455229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CALU.v 1 1 " "Found 1 design units, including 1 entities, in source file CALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CALU " "Found entity 1: CALU" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_look_ahead_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_look_ahead_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead_16bit " "Found entity 1: carry_look_ahead_16bit" {  } { { "carry_look_ahead_16bit.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/carry_look_ahead_16bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_look_ahead_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_look_ahead_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead_4bit " "Found entity 1: carry_look_ahead_4bit" {  } { { "carry_look_ahead_4bit.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/carry_look_ahead_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/carry_look_ahead_16bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/carry_look_ahead_16bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead_16bit_tb " "Found entity 1: carry_look_ahead_16bit_tb" {  } { { "Testbenches/carry_look_ahead_16bit_tb.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Testbenches/carry_look_ahead_16bit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singed_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file singed_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 singed_multiplier " "Found entity 1: singed_multiplier" {  } { { "singed_multiplier.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/singed_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/signed_multiplier_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/signed_multiplier_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_multiplier_tb " "Found entity 1: signed_multiplier_tb" {  } { { "Testbenches/signed_multiplier_tb.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Testbenches/signed_multiplier_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Signed_Divider.v 1 1 " "Found 1 design units, including 1 entities, in source file Signed_Divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Signed_Divider " "Found entity 1: Signed_Divider" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/tb_signed_restoring_division_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/tb_signed_restoring_division_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Signed_Divider_tb " "Found entity 1: Signed_Divider_tb" {  } { { "Testbenches/tb_signed_restoring_division_16bit.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Testbenches/tb_signed_restoring_division_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455245 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Testbenches/sqrt_16bit.v " "Can't analyze file -- file Testbenches/sqrt_16bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726236455248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/tb_sqrt_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/tb_sqrt_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sqrt_16bit " "Found entity 1: tb_sqrt_16bit" {  } { { "Testbenches/tb_sqrt_16bit.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Testbenches/tb_sqrt_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt_16bit.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/sqrt_16bit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude " "Found entity 1: magnitude" {  } { { "magnitude.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/magnitude.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/tb_magnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/tb_magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_magnitude " "Found entity 1: tb_magnitude" {  } { { "Testbenches/tb_magnitude.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Testbenches/tb_magnitude.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor_16bit_with_overflow.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_subtractor_16bit_with_overflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_16bit " "Found entity 1: adder_subtractor_16bit" {  } { { "adder_subtractor_16bit_with_overflow.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/adder_subtractor_16bit_with_overflow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/tb_adder_subtractor_16bit_with_overflow.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/tb_adder_subtractor_16bit_with_overflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_adder_subtractor_16bit_with_overflow " "Found entity 1: tb_adder_subtractor_16bit_with_overflow" {  } { { "Testbenches/tb_adder_subtractor_16bit_with_overflow.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Testbenches/tb_adder_subtractor_16bit_with_overflow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_sign.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_sign " "Found entity 1: negate_sign" {  } { { "negate_sign.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/negate_sign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_negate_sign.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_negate_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_negate_sign " "Found entity 1: tb_negate_sign" {  } { { "tb_negate_sign.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/tb_negate_sign.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236455261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CALU " "Elaborating entity \"CALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726236455424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(154) " "Verilog HDL assignment warning at CALU.v(154): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455429 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(155) " "Verilog HDL assignment warning at CALU.v(155): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455429 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(169) " "Verilog HDL assignment warning at CALU.v(169): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455429 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(170) " "Verilog HDL assignment warning at CALU.v(170): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455430 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(185) " "Verilog HDL assignment warning at CALU.v(185): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455430 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(186) " "Verilog HDL assignment warning at CALU.v(186): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455430 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(200) " "Verilog HDL assignment warning at CALU.v(200): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455430 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(201) " "Verilog HDL assignment warning at CALU.v(201): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455431 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(216) " "Verilog HDL assignment warning at CALU.v(216): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455431 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(217) " "Verilog HDL assignment warning at CALU.v(217): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455431 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(231) " "Verilog HDL assignment warning at CALU.v(231): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455431 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(232) " "Verilog HDL assignment warning at CALU.v(232): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455432 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(246) " "Verilog HDL assignment warning at CALU.v(246): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455432 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(247) " "Verilog HDL assignment warning at CALU.v(247): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455432 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(262) " "Verilog HDL assignment warning at CALU.v(262): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455432 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(263) " "Verilog HDL assignment warning at CALU.v(263): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455432 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(278) " "Verilog HDL assignment warning at CALU.v(278): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455433 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(279) " "Verilog HDL assignment warning at CALU.v(279): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455433 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(293) " "Verilog HDL assignment warning at CALU.v(293): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455433 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(294) " "Verilog HDL assignment warning at CALU.v(294): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455433 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(308) " "Verilog HDL assignment warning at CALU.v(308): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455434 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(309) " "Verilog HDL assignment warning at CALU.v(309): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455434 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(324) " "Verilog HDL assignment warning at CALU.v(324): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455434 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(325) " "Verilog HDL assignment warning at CALU.v(325): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455434 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(340) " "Verilog HDL assignment warning at CALU.v(340): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455435 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(341) " "Verilog HDL assignment warning at CALU.v(341): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455435 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(358) " "Verilog HDL assignment warning at CALU.v(358): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455435 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(359) " "Verilog HDL assignment warning at CALU.v(359): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455435 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(374) " "Verilog HDL assignment warning at CALU.v(374): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455436 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(375) " "Verilog HDL assignment warning at CALU.v(375): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455436 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(390) " "Verilog HDL assignment warning at CALU.v(390): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455436 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(391) " "Verilog HDL assignment warning at CALU.v(391): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455436 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(407) " "Verilog HDL assignment warning at CALU.v(407): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455437 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(408) " "Verilog HDL assignment warning at CALU.v(408): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455437 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zout CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"Zout\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726236455443 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CR CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"CR\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726236455443 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CI CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"CI\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726236455443 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DVFR CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"DVFR\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726236455443 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DVFI CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"DVFI\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726236455444 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZER CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"ZER\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726236455444 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZEI CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"ZEI\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726236455444 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZR CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"ZR\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726236455444 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZI CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"ZI\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726236455444 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OR CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"OR\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726236455445 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OI CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"OI\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726236455445 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NR CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"NR\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726236455445 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NI CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"NI\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726236455445 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NI CALU.v(161) " "Inferred latch for \"NI\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455456 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NR CALU.v(161) " "Inferred latch for \"NR\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455456 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OI CALU.v(161) " "Inferred latch for \"OI\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455457 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OR CALU.v(161) " "Inferred latch for \"OR\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455457 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZI CALU.v(161) " "Inferred latch for \"ZI\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455457 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZR CALU.v(161) " "Inferred latch for \"ZR\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455457 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZEI CALU.v(161) " "Inferred latch for \"ZEI\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455457 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZER CALU.v(161) " "Inferred latch for \"ZER\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455458 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DVFI CALU.v(161) " "Inferred latch for \"DVFI\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455458 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DVFR CALU.v(161) " "Inferred latch for \"DVFR\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455458 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CI CALU.v(161) " "Inferred latch for \"CI\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455459 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CR CALU.v(161) " "Inferred latch for \"CR\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455459 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[0\] CALU.v(161) " "Inferred latch for \"Zout\[0\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455459 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[1\] CALU.v(161) " "Inferred latch for \"Zout\[1\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455459 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[2\] CALU.v(161) " "Inferred latch for \"Zout\[2\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455459 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[3\] CALU.v(161) " "Inferred latch for \"Zout\[3\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455460 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[4\] CALU.v(161) " "Inferred latch for \"Zout\[4\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455460 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[5\] CALU.v(161) " "Inferred latch for \"Zout\[5\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455460 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[6\] CALU.v(161) " "Inferred latch for \"Zout\[6\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455461 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[7\] CALU.v(161) " "Inferred latch for \"Zout\[7\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455461 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[8\] CALU.v(161) " "Inferred latch for \"Zout\[8\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455461 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[9\] CALU.v(161) " "Inferred latch for \"Zout\[9\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455461 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[10\] CALU.v(161) " "Inferred latch for \"Zout\[10\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455462 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[11\] CALU.v(161) " "Inferred latch for \"Zout\[11\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455462 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[12\] CALU.v(161) " "Inferred latch for \"Zout\[12\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455462 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[13\] CALU.v(161) " "Inferred latch for \"Zout\[13\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455462 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[14\] CALU.v(161) " "Inferred latch for \"Zout\[14\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455463 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[15\] CALU.v(161) " "Inferred latch for \"Zout\[15\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455463 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[16\] CALU.v(161) " "Inferred latch for \"Zout\[16\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455463 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[17\] CALU.v(161) " "Inferred latch for \"Zout\[17\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455463 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[18\] CALU.v(161) " "Inferred latch for \"Zout\[18\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455463 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[19\] CALU.v(161) " "Inferred latch for \"Zout\[19\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455464 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[20\] CALU.v(161) " "Inferred latch for \"Zout\[20\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455464 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[21\] CALU.v(161) " "Inferred latch for \"Zout\[21\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455464 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[22\] CALU.v(161) " "Inferred latch for \"Zout\[22\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455465 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[23\] CALU.v(161) " "Inferred latch for \"Zout\[23\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455465 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[24\] CALU.v(161) " "Inferred latch for \"Zout\[24\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455465 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[25\] CALU.v(161) " "Inferred latch for \"Zout\[25\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455465 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[26\] CALU.v(161) " "Inferred latch for \"Zout\[26\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455465 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[27\] CALU.v(161) " "Inferred latch for \"Zout\[27\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455466 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[28\] CALU.v(161) " "Inferred latch for \"Zout\[28\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455466 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[29\] CALU.v(161) " "Inferred latch for \"Zout\[29\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455466 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[30\] CALU.v(161) " "Inferred latch for \"Zout\[30\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455467 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[31\] CALU.v(161) " "Inferred latch for \"Zout\[31\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236455467 "|CALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor_16bit adder_subtractor_16bit:ADD_SUB0 " "Elaborating entity \"adder_subtractor_16bit\" for hierarchy \"adder_subtractor_16bit:ADD_SUB0\"" {  } { { "CALU.v" "ADD_SUB0" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236455499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singed_multiplier singed_multiplier:ac " "Elaborating entity \"singed_multiplier\" for hierarchy \"singed_multiplier:ac\"" {  } { { "CALU.v" "ac" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236455502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead_16bit carry_look_ahead_16bit:realPrtmul " "Elaborating entity \"carry_look_ahead_16bit\" for hierarchy \"carry_look_ahead_16bit:realPrtmul\"" {  } { { "CALU.v" "realPrtmul" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236455505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead_4bit carry_look_ahead_16bit:realPrtmul\|carry_look_ahead_4bit:cla1 " "Elaborating entity \"carry_look_ahead_4bit\" for hierarchy \"carry_look_ahead_16bit:realPrtmul\|carry_look_ahead_4bit:cla1\"" {  } { { "carry_look_ahead_16bit.v" "cla1" { Text "/home/muslim/HDD/Comlpex_ALU/carry_look_ahead_16bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236455506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Signed_Divider Signed_Divider:divReal " "Elaborating entity \"Signed_Divider\" for hierarchy \"Signed_Divider:divReal\"" {  } { { "CALU.v" "divReal" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236455519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Signed_Divider.v(24) " "Verilog HDL assignment warning at Signed_Divider.v(24): truncated value with size 32 to match size of target (16)" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455521 "|CALU|Signed_Divider:divReal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Signed_Divider.v(27) " "Verilog HDL assignment warning at Signed_Divider.v(27): truncated value with size 32 to match size of target (16)" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455521 "|CALU|Signed_Divider:divReal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Signed_Divider.v(44) " "Verilog HDL assignment warning at Signed_Divider.v(44): truncated value with size 32 to match size of target (16)" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455521 "|CALU|Signed_Divider:divReal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Signed_Divider.v(45) " "Verilog HDL assignment warning at Signed_Divider.v(45): truncated value with size 32 to match size of target (16)" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455521 "|CALU|Signed_Divider:divReal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Signed_Divider.v(47) " "Verilog HDL assignment warning at Signed_Divider.v(47): truncated value with size 32 to match size of target (16)" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455521 "|CALU|Signed_Divider:divReal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Signed_Divider.v(51) " "Verilog HDL assignment warning at Signed_Divider.v(51): truncated value with size 32 to match size of target (16)" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236455522 "|CALU|Signed_Divider:divReal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude magnitude:Zmag " "Elaborating entity \"magnitude\" for hierarchy \"magnitude:Zmag\"" {  } { { "CALU.v" "Zmag" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236455525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt magnitude:Zmag\|sqrt:sq1 " "Elaborating entity \"sqrt\" for hierarchy \"magnitude:Zmag\|sqrt:sq1\"" {  } { { "magnitude.v" "sq1" { Text "/home/muslim/HDD/Comlpex_ALU/magnitude.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236455535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_sign negate_sign:ns " "Elaborating entity \"negate_sign\" for hierarchy \"negate_sign:ns\"" {  } { { "CALU.v" "ns" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236455539 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[0\]\$latch " "LATCH primitive \"Zout\[0\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[1\]\$latch " "LATCH primitive \"Zout\[1\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[2\]\$latch " "LATCH primitive \"Zout\[2\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[3\]\$latch " "LATCH primitive \"Zout\[3\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[4\]\$latch " "LATCH primitive \"Zout\[4\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[5\]\$latch " "LATCH primitive \"Zout\[5\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[6\]\$latch " "LATCH primitive \"Zout\[6\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[7\]\$latch " "LATCH primitive \"Zout\[7\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[8\]\$latch " "LATCH primitive \"Zout\[8\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[9\]\$latch " "LATCH primitive \"Zout\[9\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[10\]\$latch " "LATCH primitive \"Zout\[10\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[11\]\$latch " "LATCH primitive \"Zout\[11\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[12\]\$latch " "LATCH primitive \"Zout\[12\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[13\]\$latch " "LATCH primitive \"Zout\[13\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[14\]\$latch " "LATCH primitive \"Zout\[14\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[15\]\$latch " "LATCH primitive \"Zout\[15\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[16\]\$latch " "LATCH primitive \"Zout\[16\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[17\]\$latch " "LATCH primitive \"Zout\[17\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[18\]\$latch " "LATCH primitive \"Zout\[18\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[19\]\$latch " "LATCH primitive \"Zout\[19\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[20\]\$latch " "LATCH primitive \"Zout\[20\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[21\]\$latch " "LATCH primitive \"Zout\[21\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[22\]\$latch " "LATCH primitive \"Zout\[22\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[23\]\$latch " "LATCH primitive \"Zout\[23\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[24\]\$latch " "LATCH primitive \"Zout\[24\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[25\]\$latch " "LATCH primitive \"Zout\[25\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[26\]\$latch " "LATCH primitive \"Zout\[26\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[27\]\$latch " "LATCH primitive \"Zout\[27\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[28\]\$latch " "LATCH primitive \"Zout\[28\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[29\]\$latch " "LATCH primitive \"Zout\[29\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[30\]\$latch " "LATCH primitive \"Zout\[30\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[31\]\$latch " "LATCH primitive \"Zout\[31\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CR\$latch " "LATCH primitive \"CR\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CI\$latch " "LATCH primitive \"CI\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZR\$latch " "LATCH primitive \"ZR\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZI\$latch " "LATCH primitive \"ZI\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OR\$latch " "LATCH primitive \"OR\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OI\$latch " "LATCH primitive \"OI\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NR\$latch " "LATCH primitive \"NR\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NI\$latch " "LATCH primitive \"NI\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726236457116 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726236457634 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZEI\$latch ZER\$latch " "Duplicate LATCH primitive \"ZEI\$latch\" merged with LATCH primitive \"ZER\$latch\"" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236457667 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1726236457667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DVFR\$latch " "Latch DVFR\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726236457670 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Opcode\[3\] " "Ports ENA and CLR on the latch are fed by the same signal Opcode\[3\]" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726236457670 ""}  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726236457670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DVFI\$latch " "Latch DVFI\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726236457670 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Opcode\[3\] " "Ports ENA and CLR on the latch are fed by the same signal Opcode\[3\]" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726236457670 ""}  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726236457670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZER\$latch " "Latch ZER\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726236457671 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Opcode\[3\] " "Ports ENA and CLR on the latch are fed by the same signal Opcode\[3\]" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726236457671 ""}  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726236457671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726236459209 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/muslim/HDD/Comlpex_ALU/output_files/CALU.map.smsg " "Generated suppressed messages file /home/muslim/HDD/Comlpex_ALU/output_files/CALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236460520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726236460915 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236460915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2401 " "Implemented 2401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726236461192 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726236461192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2281 " "Implemented 2281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726236461192 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1726236461192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726236461192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726236461213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 19:07:41 2024 " "Processing ended: Fri Sep 13 19:07:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726236461213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726236461213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726236461213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236461213 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726236462436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726236462437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 19:07:41 2024 " "Processing started: Fri Sep 13 19:07:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726236462437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726236462437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CALU -c CALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CALU -c CALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726236462437 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726236462675 ""}
{ "Info" "0" "" "Project  = CALU" {  } {  } 0 0 "Project  = CALU" 0 0 "Fitter" 0 0 1726236462676 ""}
{ "Info" "0" "" "Revision = CALU" {  } {  } 0 0 "Revision = CALU" 0 0 "Fitter" 0 0 1726236462676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726236462938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726236462939 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CALU 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"CALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726236462961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726236463049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726236463049 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726236463732 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726236463762 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726236463981 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "112 112 " "No exact pin location assignment(s) for 112 pins of 112 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1726236464338 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1726236474614 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726236475088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726236475130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726236475131 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726236475133 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1726236475134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1726236475135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726236475136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726236475136 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1726236475138 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726236475138 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726236475275 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1726236486527 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CALU.sdc " "Synopsys Design Constraints File file not found: 'CALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1726236486529 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1726236486530 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1726236486559 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1726236486559 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1726236486560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726236486633 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1726236486823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726236505239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726236518440 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726236528822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726236528822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726236531433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/home/muslim/HDD/Comlpex_ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1726236545317 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726236545317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1726236550187 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726236550187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726236550189 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.79 " "Total time spent on timing analysis during the Fitter is 0.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1726236556642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726236556729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726236560002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726236560004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726236564091 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726236573955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1684 " "Peak virtual memory: 1684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726236576448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 19:09:36 2024 " "Processing ended: Fri Sep 13 19:09:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726236576448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:55 " "Elapsed time: 00:01:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726236576448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:25 " "Total CPU time (on all processors): 00:03:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726236576448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726236576448 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726236579526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726236579527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 19:09:39 2024 " "Processing started: Fri Sep 13 19:09:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726236579527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726236579527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CALU -c CALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CALU -c CALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726236579527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1726236580749 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726236590409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726236591339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 19:09:51 2024 " "Processing ended: Fri Sep 13 19:09:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726236591339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726236591339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726236591339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726236591339 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726236591592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726236592810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726236592811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 19:09:52 2024 " "Processing started: Fri Sep 13 19:09:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726236592811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1726236592811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CALU -c CALU " "Command: quartus_sta CALU -c CALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1726236592811 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1726236593054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1726236594056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1726236594056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236594141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236594141 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1726236595148 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CALU.sdc " "Synopsys Design Constraints File file not found: 'CALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1726236595261 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236595262 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Opcode\[0\] Opcode\[0\] " "create_clock -period 1.000 -name Opcode\[0\] Opcode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726236595269 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726236595269 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1726236595284 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726236595284 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1726236595285 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726236595298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726236595342 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726236595342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.079 " "Worst-case setup slack is -4.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.079             -12.007 Opcode\[0\]  " "   -4.079             -12.007 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236595344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.400 " "Worst-case hold slack is 1.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.400               0.000 Opcode\[0\]  " "    1.400               0.000 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236595347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.840 " "Worst-case recovery slack is -3.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.840             -11.170 Opcode\[0\]  " "   -3.840             -11.170 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236595349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.068 " "Worst-case removal slack is 1.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 Opcode\[0\]  " "    1.068               0.000 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236595351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.270 " "Worst-case minimum pulse width slack is 0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 Opcode\[0\]  " "    0.270               0.000 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236595353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236595353 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726236595405 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726236595510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726236600519 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726236600860 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726236600864 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726236600864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.942 " "Worst-case setup slack is -3.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.942             -11.527 Opcode\[0\]  " "   -3.942             -11.527 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236600865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.281 " "Worst-case hold slack is 1.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.281               0.000 Opcode\[0\]  " "    1.281               0.000 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236600867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.746 " "Worst-case recovery slack is -3.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.746             -10.979 Opcode\[0\]  " "   -3.746             -10.979 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236600869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.936 " "Worst-case removal slack is 0.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 Opcode\[0\]  " "    0.936               0.000 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236600872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.295 " "Worst-case minimum pulse width slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 Opcode\[0\]  " "    0.295               0.000 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236600873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236600873 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726236600888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726236601261 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726236605174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726236605437 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726236605438 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726236605438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.292 " "Worst-case setup slack is -1.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.292              -3.589 Opcode\[0\]  " "   -1.292              -3.589 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236605440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.672 " "Worst-case hold slack is 0.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 Opcode\[0\]  " "    0.672               0.000 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236605442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.037 " "Worst-case recovery slack is -1.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.037              -2.990 Opcode\[0\]  " "   -1.037              -2.990 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236605444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 Opcode\[0\]  " "    0.564               0.000 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236605446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.028 " "Worst-case minimum pulse width slack is -0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.071 Opcode\[0\]  " "   -0.028              -0.071 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236605448 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726236605464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726236605788 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726236605789 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726236605789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.070 " "Worst-case setup slack is -1.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070              -2.984 Opcode\[0\]  " "   -1.070              -2.984 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236605790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.585 " "Worst-case hold slack is 0.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 Opcode\[0\]  " "    0.585               0.000 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236605792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.864 " "Worst-case recovery slack is -0.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864              -2.466 Opcode\[0\]  " "   -0.864              -2.466 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236605794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.421 " "Worst-case removal slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 Opcode\[0\]  " "    0.421               0.000 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236605795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.017 " "Worst-case minimum pulse width slack is -0.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.020 Opcode\[0\]  " "   -0.017              -0.020 Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236605797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236605797 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726236607935 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726236608010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "891 " "Peak virtual memory: 891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726236608112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 19:10:08 2024 " "Processing ended: Fri Sep 13 19:10:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726236608112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726236608112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726236608112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726236608112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1726236609647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726236609648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 19:10:09 2024 " "Processing started: Fri Sep 13 19:10:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726236609648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726236609648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CALU -c CALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CALU -c CALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726236609648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1726236611048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CALU.vo /home/muslim/HDD/Comlpex_ALU/simulation/modelsim/ simulation " "Generated file CALU.vo in folder \"/home/muslim/HDD/Comlpex_ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726236611816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726236611922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 19:10:11 2024 " "Processing ended: Fri Sep 13 19:10:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726236611922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726236611922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726236611922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726236611922 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus Prime Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726236612144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726236619882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726236619884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 19:10:19 2024 " "Processing started: Fri Sep 13 19:10:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726236619884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1726236619884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp CALU -c CALU --netlist_type=sgate " "Command: quartus_npp CALU -c CALU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1726236619884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1726236620049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726236620250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 19:10:20 2024 " "Processing ended: Fri Sep 13 19:10:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726236620250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726236620250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726236620250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1726236620250 ""}
