
NODE2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000011a  00800200  0000140c  000014a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000140c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001d  0080031a  0080031a  000015ba  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000015ba  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000290  00000000  00000000  00001616  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001ac3  00000000  00000000  000018a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000cc1  00000000  00000000  00003369  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001245  00000000  00000000  0000402a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000614  00000000  00000000  00005270  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006a6  00000000  00000000  00005884  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e60  00000000  00000000  00005f2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000208  00000000  00000000  00006d8a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	ea c0       	rjmp	.+468    	; 0x1ea <__vector_5>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	ad c2       	rjmp	.+1370   	; 0x5f8 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	17 03       	mulsu	r17, r23
      e6:	69 03       	fmul	r22, r17
      e8:	69 03       	fmul	r22, r17
      ea:	69 03       	fmul	r22, r17
      ec:	69 03       	fmul	r22, r17
      ee:	69 03       	fmul	r22, r17
      f0:	69 03       	fmul	r22, r17
      f2:	69 03       	fmul	r22, r17
      f4:	17 03       	mulsu	r17, r23
      f6:	69 03       	fmul	r22, r17
      f8:	69 03       	fmul	r22, r17
      fa:	69 03       	fmul	r22, r17
      fc:	69 03       	fmul	r22, r17
      fe:	69 03       	fmul	r22, r17
     100:	69 03       	fmul	r22, r17
     102:	69 03       	fmul	r22, r17
     104:	19 03       	fmul	r17, r17
     106:	69 03       	fmul	r22, r17
     108:	69 03       	fmul	r22, r17
     10a:	69 03       	fmul	r22, r17
     10c:	69 03       	fmul	r22, r17
     10e:	69 03       	fmul	r22, r17
     110:	69 03       	fmul	r22, r17
     112:	69 03       	fmul	r22, r17
     114:	69 03       	fmul	r22, r17
     116:	69 03       	fmul	r22, r17
     118:	69 03       	fmul	r22, r17
     11a:	69 03       	fmul	r22, r17
     11c:	69 03       	fmul	r22, r17
     11e:	69 03       	fmul	r22, r17
     120:	69 03       	fmul	r22, r17
     122:	69 03       	fmul	r22, r17
     124:	19 03       	fmul	r17, r17
     126:	69 03       	fmul	r22, r17
     128:	69 03       	fmul	r22, r17
     12a:	69 03       	fmul	r22, r17
     12c:	69 03       	fmul	r22, r17
     12e:	69 03       	fmul	r22, r17
     130:	69 03       	fmul	r22, r17
     132:	69 03       	fmul	r22, r17
     134:	69 03       	fmul	r22, r17
     136:	69 03       	fmul	r22, r17
     138:	69 03       	fmul	r22, r17
     13a:	69 03       	fmul	r22, r17
     13c:	69 03       	fmul	r22, r17
     13e:	69 03       	fmul	r22, r17
     140:	69 03       	fmul	r22, r17
     142:	69 03       	fmul	r22, r17
     144:	65 03       	mulsu	r22, r21
     146:	69 03       	fmul	r22, r17
     148:	69 03       	fmul	r22, r17
     14a:	69 03       	fmul	r22, r17
     14c:	69 03       	fmul	r22, r17
     14e:	69 03       	fmul	r22, r17
     150:	69 03       	fmul	r22, r17
     152:	69 03       	fmul	r22, r17
     154:	42 03       	mulsu	r20, r18
     156:	69 03       	fmul	r22, r17
     158:	69 03       	fmul	r22, r17
     15a:	69 03       	fmul	r22, r17
     15c:	69 03       	fmul	r22, r17
     15e:	69 03       	fmul	r22, r17
     160:	69 03       	fmul	r22, r17
     162:	69 03       	fmul	r22, r17
     164:	69 03       	fmul	r22, r17
     166:	69 03       	fmul	r22, r17
     168:	69 03       	fmul	r22, r17
     16a:	69 03       	fmul	r22, r17
     16c:	69 03       	fmul	r22, r17
     16e:	69 03       	fmul	r22, r17
     170:	69 03       	fmul	r22, r17
     172:	69 03       	fmul	r22, r17
     174:	36 03       	mulsu	r19, r22
     176:	69 03       	fmul	r22, r17
     178:	69 03       	fmul	r22, r17
     17a:	69 03       	fmul	r22, r17
     17c:	69 03       	fmul	r22, r17
     17e:	69 03       	fmul	r22, r17
     180:	69 03       	fmul	r22, r17
     182:	69 03       	fmul	r22, r17
     184:	54 03       	mulsu	r21, r20

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec e0       	ldi	r30, 0x0C	; 12
     19e:	f4 e1       	ldi	r31, 0x14	; 20
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	aa 31       	cpi	r26, 0x1A	; 26
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	aa e1       	ldi	r26, 0x1A	; 26
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a7 33       	cpi	r26, 0x37	; 55
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	af d1       	rcall	.+862    	; 0x520 <main>
     1c2:	0c 94 04 0a 	jmp	0x1408	; 0x1408 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_construct_message>:
void CAN_print(CAN_message_t message){
	printf("\nID %i\tL: %i\tDATA:\n",message.id,message.length);
	for(uint8_t i = 0; i < message.length; i++){
		printf("%i\t",message.data[i]);
	}
}
     1c8:	90 93 1c 03 	sts	0x031C, r25
     1cc:	80 93 1b 03 	sts	0x031B, r24
     1d0:	60 93 1d 03 	sts	0x031D, r22
     1d4:	66 23       	and	r22, r22
     1d6:	41 f0       	breq	.+16     	; 0x1e8 <CAN_construct_message+0x20>
     1d8:	8e e1       	ldi	r24, 0x1E	; 30
     1da:	93 e0       	ldi	r25, 0x03	; 3
     1dc:	fc 01       	movw	r30, r24
     1de:	11 92       	st	Z+, r1
     1e0:	2e 2f       	mov	r18, r30
     1e2:	28 1b       	sub	r18, r24
     1e4:	26 17       	cp	r18, r22
     1e6:	d8 f3       	brcs	.-10     	; 0x1de <CAN_construct_message+0x16>
     1e8:	08 95       	ret

000001ea <__vector_5>:
#if NODE == 1
ISR(INT2_vect){//interrupt incoming message
	receive_flag = 1;
}
#elif NODE == 2
ISR(INT4_vect){//interrupt incoming message
     1ea:	1f 92       	push	r1
     1ec:	0f 92       	push	r0
     1ee:	0f b6       	in	r0, 0x3f	; 63
     1f0:	0f 92       	push	r0
     1f2:	11 24       	eor	r1, r1
     1f4:	8f 93       	push	r24
	receive_flag = 1;
     1f6:	81 e0       	ldi	r24, 0x01	; 1
     1f8:	80 93 1a 03 	sts	0x031A, r24
}
     1fc:	8f 91       	pop	r24
     1fe:	0f 90       	pop	r0
     200:	0f be       	out	0x3f, r0	; 63
     202:	0f 90       	pop	r0
     204:	1f 90       	pop	r1
     206:	18 95       	reti

00000208 <CAN_interrupt_setup>:
#endif

	
void CAN_interrupt_setup(void){
	cli();
     208:	f8 94       	cli
		
		//General Interrupt Control Register port int2 defined as on?
		GICR |= (1<<INT2);
	#elif NODE == 2
		// Use PE4 as external interrupt pin
		DDRE &= ~(1<<PINE4);
     20a:	6c 98       	cbi	0x0d, 4	; 13
	
		// Trigger interrupt on r edge (Compare sec 15.2.2 of Atmega2560 data sheet).
		EICRB &= ~(1<<ISC40);	//x0
     20c:	ea e6       	ldi	r30, 0x6A	; 106
     20e:	f0 e0       	ldi	r31, 0x00	; 0
     210:	80 81       	ld	r24, Z
     212:	8e 7f       	andi	r24, 0xFE	; 254
     214:	80 83       	st	Z, r24
		EICRB |= (1<<ISC41);	//1x
     216:	80 81       	ld	r24, Z
     218:	82 60       	ori	r24, 0x02	; 2
     21a:	80 83       	st	Z, r24
	
		// Enable INT4 (Compare sec 15.2.3 of Atmega2560 data sheet).
		EIMSK |= (1<<INT4);
     21c:	ec 9a       	sbi	0x1d, 4	; 29

		//Enable global interrupt.
		
	
	#endif
	sei();
     21e:	78 94       	sei
     220:	08 95       	ret

00000222 <CAN_initialize>:
static CAN_message_t CAN_send_buffer;
uint8_t receive_flag = 0;

void CAN_initialize(void){

	MCP2515_initialize();
     222:	54 d0       	rcall	.+168    	; 0x2cc <MCP2515_initialize>

	// Initialize empty message for transmission
	CAN_construct_message(CAN_ID,CAN_MESSAGE_LENGTH);
     224:	68 e0       	ldi	r22, 0x08	; 8
     226:	88 e2       	ldi	r24, 0x28	; 40
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	ce df       	rcall	.-100    	; 0x1c8 <CAN_construct_message>
	
	// Turn mask/filters off; receive any message AND Enable Rollover
	MCP2515_bit_modify(MCP_RXB0CTRL,0b01100100,0xFF);
     22c:	4f ef       	ldi	r20, 0xFF	; 255
     22e:	50 e0       	ldi	r21, 0x00	; 0
     230:	64 e6       	ldi	r22, 0x64	; 100
     232:	80 e6       	ldi	r24, 0x60	; 96
     234:	2f d0       	rcall	.+94     	; 0x294 <MCP2515_bit_modify>
	MCP2515_bit_modify(MCP_RXB1CTRL,0b01100100,0xFF);
     236:	4f ef       	ldi	r20, 0xFF	; 255
     238:	50 e0       	ldi	r21, 0x00	; 0
     23a:	64 e6       	ldi	r22, 0x64	; 100
     23c:	80 e7       	ldi	r24, 0x70	; 112
     23e:	2a d0       	rcall	.+84     	; 0x294 <MCP2515_bit_modify>
	
	// RX0IE Receive Buffer 0 FUll Interrupt Enable bit
	MCP2515_bit_modify(MCP_CANINTE,0x01,1);
     240:	41 e0       	ldi	r20, 0x01	; 1
     242:	50 e0       	ldi	r21, 0x00	; 0
     244:	61 e0       	ldi	r22, 0x01	; 1
     246:	8b e2       	ldi	r24, 0x2B	; 43
     248:	25 d0       	rcall	.+74     	; 0x294 <MCP2515_bit_modify>
	
	//set CAN mode
	MCP2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL); 
     24a:	40 e0       	ldi	r20, 0x00	; 0
     24c:	50 e0       	ldi	r21, 0x00	; 0
     24e:	60 ee       	ldi	r22, 0xE0	; 224
     250:	8f e0       	ldi	r24, 0x0F	; 15
     252:	20 d0       	rcall	.+64     	; 0x294 <MCP2515_bit_modify>
	
	// Set up interrupts.
	CAN_interrupt_setup();
     254:	d9 df       	rcall	.-78     	; 0x208 <CAN_interrupt_setup>
	
	#if UART_ENABLE
		printf("MCP_CANSTAT: %i\n", MCP2515_read(MCP_CANSTAT));//comment out later
     256:	8e e0       	ldi	r24, 0x0E	; 14
     258:	0f d0       	rcall	.+30     	; 0x278 <MCP2515_read>
     25a:	9f 93       	push	r25
     25c:	8f 93       	push	r24
     25e:	8f e1       	ldi	r24, 0x1F	; 31
     260:	92 e0       	ldi	r25, 0x02	; 2
     262:	9f 93       	push	r25
     264:	8f 93       	push	r24
     266:	b6 d4       	rcall	.+2412   	; 0xbd4 <printf>
		printf("CAN initialized.\n\n");
     268:	80 e3       	ldi	r24, 0x30	; 48
     26a:	92 e0       	ldi	r25, 0x02	; 2
     26c:	c4 d4       	rcall	.+2440   	; 0xbf6 <puts>
     26e:	0f 90       	pop	r0
     270:	0f 90       	pop	r0
     272:	0f 90       	pop	r0
     274:	0f 90       	pop	r0
     276:	08 95       	ret

00000278 <MCP2515_read>:
	SPI_select();
	SPI_send(MCP_READ_STATUS);
	uint8_t recieved_status = SPI_receive();
	SPI_deselect();
	return recieved_status;
}
     278:	cf 93       	push	r28
     27a:	c8 2f       	mov	r28, r24
     27c:	36 d0       	rcall	.+108    	; 0x2ea <SPI_select>
     27e:	83 e0       	ldi	r24, 0x03	; 3
     280:	28 d0       	rcall	.+80     	; 0x2d2 <SPI_send>
     282:	8c 2f       	mov	r24, r28
     284:	26 d0       	rcall	.+76     	; 0x2d2 <SPI_send>
     286:	2a d0       	rcall	.+84     	; 0x2dc <SPI_receive>
     288:	c8 2f       	mov	r28, r24
     28a:	31 d0       	rcall	.+98     	; 0x2ee <SPI_deselect>
     28c:	8c 2f       	mov	r24, r28
     28e:	90 e0       	ldi	r25, 0x00	; 0
     290:	cf 91       	pop	r28
     292:	08 95       	ret

00000294 <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t adr, uint8_t mask, int data){
     294:	1f 93       	push	r17
     296:	cf 93       	push	r28
     298:	df 93       	push	r29
     29a:	18 2f       	mov	r17, r24
     29c:	d6 2f       	mov	r29, r22
     29e:	c4 2f       	mov	r28, r20
	SPI_select();
     2a0:	24 d0       	rcall	.+72     	; 0x2ea <SPI_select>
	SPI_send(MCP_BITMOD);
     2a2:	85 e0       	ldi	r24, 0x05	; 5
     2a4:	16 d0       	rcall	.+44     	; 0x2d2 <SPI_send>
	SPI_send(adr);
     2a6:	81 2f       	mov	r24, r17
     2a8:	14 d0       	rcall	.+40     	; 0x2d2 <SPI_send>
	SPI_send(mask);
     2aa:	8d 2f       	mov	r24, r29
     2ac:	12 d0       	rcall	.+36     	; 0x2d2 <SPI_send>
	SPI_send(data);
     2ae:	8c 2f       	mov	r24, r28
     2b0:	10 d0       	rcall	.+32     	; 0x2d2 <SPI_send>
	SPI_deselect();
     2b2:	1d d0       	rcall	.+58     	; 0x2ee <SPI_deselect>
}
     2b4:	df 91       	pop	r29
     2b6:	cf 91       	pop	r28
     2b8:	1f 91       	pop	r17
     2ba:	08 95       	ret

000002bc <MCP2515_reset>:


void MCP2515_reset(void){
	#if UART_ENABLE
		printf("Resetting MCP2515\n");
     2bc:	85 e9       	ldi	r24, 0x95	; 149
     2be:	92 e0       	ldi	r25, 0x02	; 2
     2c0:	9a d4       	rcall	.+2356   	; 0xbf6 <puts>
	#endif
	SPI_select();
     2c2:	13 d0       	rcall	.+38     	; 0x2ea <SPI_select>
	SPI_send(MCP_RESET);
     2c4:	80 ec       	ldi	r24, 0xC0	; 192
     2c6:	05 d0       	rcall	.+10     	; 0x2d2 <SPI_send>
	SPI_deselect();
     2c8:	12 c0       	rjmp	.+36     	; 0x2ee <SPI_deselect>
     2ca:	08 95       	ret

000002cc <MCP2515_initialize>:

#include "MCP2515_driver.h"
#include "SPI.h"

void MCP2515_initialize(void){
	SPI_initialize();
     2cc:	12 d0       	rcall	.+36     	; 0x2f2 <SPI_initialize>
	MCP2515_reset();
     2ce:	f6 cf       	rjmp	.-20     	; 0x2bc <MCP2515_reset>
     2d0:	08 95       	ret

000002d2 <SPI_send>:


void SPI_send(uint8_t data) {
	
	// Start the transmission
	SPDR = data;
     2d2:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete (checks if the register is empty)
	while(!(SPSR & (1<<SPIF)));
     2d4:	0d b4       	in	r0, 0x2d	; 45
     2d6:	07 fe       	sbrs	r0, 7
     2d8:	fd cf       	rjmp	.-6      	; 0x2d4 <SPI_send+0x2>

}
     2da:	08 95       	ret

000002dc <SPI_receive>:


uint8_t SPI_receive(void){
	
	// Send dummy data to receive from slave
	SPI_send(0);
     2dc:	80 e0       	ldi	r24, 0x00	; 0
     2de:	f9 df       	rcall	.-14     	; 0x2d2 <SPI_send>
	
	// Wait for reception complete
	while(!(SPSR & (1<<SPIF)));
     2e0:	0d b4       	in	r0, 0x2d	; 45
     2e2:	07 fe       	sbrs	r0, 7
     2e4:	fd cf       	rjmp	.-6      	; 0x2e0 <SPI_receive+0x4>

	// Return Data Register
	return SPDR;
     2e6:	8e b5       	in	r24, 0x2e	; 46
}
     2e8:	08 95       	ret

000002ea <SPI_select>:

void SPI_select(void){
	PORTB &= ~(1 << SPI_SS);
     2ea:	2f 98       	cbi	0x05, 7	; 5
     2ec:	08 95       	ret

000002ee <SPI_deselect>:
}

void SPI_deselect(void){
	PORTB |= (1 << SPI_SS);
     2ee:	2f 9a       	sbi	0x05, 7	; 5
     2f0:	08 95       	ret

000002f2 <SPI_initialize>:
void SPI_initialize(void){
	//IF DO SOMETHING! 
	#if NODE == 1
		DDRB &= ~(1 << SPI_MISO);
	#elif NODE == 2
		DDRB |= (1<<PB0);
     2f2:	20 9a       	sbi	0x04, 0	; 4
		SPCR |= (1<<SPR0);
     2f4:	8c b5       	in	r24, 0x2c	; 44
     2f6:	81 60       	ori	r24, 0x01	; 1
     2f8:	8c bd       	out	0x2c, r24	; 44
	#endif
	
	/* Set MOSI and SCK output, all others input */
	DDRB |= (1<<SPI_MOSI)|(1<<SPI_SCK)|(1<<SPI_SS); //PB0 is not connected, but has to be set to output in order for SPI-comm to work
     2fa:	84 b1       	in	r24, 0x04	; 4
     2fc:	86 68       	ori	r24, 0x86	; 134
     2fe:	84 b9       	out	0x04, r24	; 4
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR |= (1<<SPE)|(1<<MSTR);
     300:	8c b5       	in	r24, 0x2c	; 44
     302:	80 65       	ori	r24, 0x50	; 80
     304:	8c bd       	out	0x2c, r24	; 44
		
	SPI_deselect();
     306:	f3 df       	rcall	.-26     	; 0x2ee <SPI_deselect>
	#if UART_ENABLE
		printf("SPI communication initialized.\n");
     308:	87 ea       	ldi	r24, 0xA7	; 167
     30a:	92 e0       	ldi	r25, 0x02	; 2
     30c:	74 c4       	rjmp	.+2280   	; 0xbf6 <puts>
     30e:	08 95       	ret

00000310 <send_UART>:
     310:	e0 ec       	ldi	r30, 0xC0	; 192
     312:	f0 e0       	ldi	r31, 0x00	; 0
     314:	90 81       	ld	r25, Z
     316:	95 ff       	sbrs	r25, 5
     318:	fd cf       	rjmp	.-6      	; 0x314 <send_UART+0x4>
     31a:	80 93 c6 00 	sts	0x00C6, r24
     31e:	08 95       	ret

00000320 <recieve_UART>:
     320:	e0 ec       	ldi	r30, 0xC0	; 192
     322:	f0 e0       	ldi	r31, 0x00	; 0
     324:	80 81       	ld	r24, Z
     326:	88 23       	and	r24, r24
     328:	ec f7       	brge	.-6      	; 0x324 <recieve_UART+0x4>
     32a:	80 91 c6 00 	lds	r24, 0x00C6
     32e:	90 e0       	ldi	r25, 0x00	; 0
     330:	08 95       	ret

00000332 <init_UART>:
     332:	10 92 c5 00 	sts	0x00C5, r1
     336:	87 e6       	ldi	r24, 0x67	; 103
     338:	80 93 c4 00 	sts	0x00C4, r24
     33c:	88 e1       	ldi	r24, 0x18	; 24
     33e:	80 93 c1 00 	sts	0x00C1, r24
     342:	8e e0       	ldi	r24, 0x0E	; 14
     344:	80 93 c2 00 	sts	0x00C2, r24
     348:	60 e9       	ldi	r22, 0x90	; 144
     34a:	71 e0       	ldi	r23, 0x01	; 1
     34c:	88 e8       	ldi	r24, 0x88	; 136
     34e:	91 e0       	ldi	r25, 0x01	; 1
     350:	f7 c3       	rjmp	.+2030   	; 0xb40 <fdevopen>
     352:	08 95       	ret

00000354 <IR_init>:
#include "IRsensor.h"


//int input_val;

void IR_init(void){	
     354:	cf 93       	push	r28
     356:	df 93       	push	r29
	
	//Enable input at port F0
	DDRF &= ~(1 << PF0);
     358:	80 98       	cbi	0x10, 0	; 16

	//Left adjusting (the 10-bit result) instead of right adjusting.
	//ADMUX |= (1<<ADLAR);
	
	// Set ADC prescaler to 128 -> 125kHz sample rate @ 16MHz.
	ADCSRA |= (1<<ADPS0)|(1<<ADPS1)|(1<<ADPS2);		
     35a:	ea e7       	ldi	r30, 0x7A	; 122
     35c:	f0 e0       	ldi	r31, 0x00	; 0
     35e:	80 81       	ld	r24, Z
     360:	87 60       	ori	r24, 0x07	; 7
     362:	80 83       	st	Z, r24
	
	//Turning on internal voltage reference.
	ADMUX = (1<<REFS0);//|(1<<REFS1);
     364:	ac e7       	ldi	r26, 0x7C	; 124
     366:	b0 e0       	ldi	r27, 0x00	; 0
     368:	80 e4       	ldi	r24, 0x40	; 64
     36a:	8c 93       	st	X, r24
	
	//Use ADC0 -> Mux5:0 = 00000
	ADMUX &= ~((1<<MUX4)&(1<<MUX3)&(1<<MUX2)&(1<<MUX1)&(1<<MUX0));
     36c:	8c 91       	ld	r24, X
     36e:	8c 93       	st	X, r24
	ADCSRB &= ~(1<<MUX5);
     370:	cb e7       	ldi	r28, 0x7B	; 123
     372:	d0 e0       	ldi	r29, 0x00	; 0
     374:	88 81       	ld	r24, Y
     376:	87 7f       	andi	r24, 0xF7	; 247
     378:	88 83       	st	Y, r24
	
	// ADC Auto Triger Engable.
	ADCSRA |= (1<<ADATE);
     37a:	80 81       	ld	r24, Z
     37c:	80 62       	ori	r24, 0x20	; 32
     37e:	80 83       	st	Z, r24
	
	//Use Free-running mode.
	ADCSRB = (1<<ADTS2)|(1<<ADTS1)|(1<<ADTS0);
     380:	87 e0       	ldi	r24, 0x07	; 7
     382:	88 83       	st	Y, r24
	
	//Use 8-bit resolution, all data is stored in ADCH.
	ADMUX |= (1<<ADLAR);
     384:	8c 91       	ld	r24, X
     386:	80 62       	ori	r24, 0x20	; 32
     388:	8c 93       	st	X, r24
	
	//Enabling ADC. ADC Result will be presented in ADC Data Registers ADCH & ADCL.
	ADCSRA |= (1<<ADEN);
     38a:	80 81       	ld	r24, Z
     38c:	80 68       	ori	r24, 0x80	; 128
     38e:	80 83       	st	Z, r24
	
	// Start A2D conversion.
	ADCSRA |= (1<<ADSC);            
     390:	80 81       	ld	r24, Z
     392:	80 64       	ori	r24, 0x40	; 64
     394:	80 83       	st	Z, r24
	
	
	

}
     396:	df 91       	pop	r29
     398:	cf 91       	pop	r28
     39a:	08 95       	ret

0000039c <motor_init>:
#include "motor.h"

void motor_init(void){
	
	// Make all relevant motor pins output.
	MOTOR_DDR |= (1<<OEN)|(1<<RSTN)|(1<<SEL)|(1<<EN)|(1<<DIR);
     39c:	e1 e0       	ldi	r30, 0x01	; 1
     39e:	f1 e0       	ldi	r31, 0x01	; 1
     3a0:	80 81       	ld	r24, Z
     3a2:	8a 67       	ori	r24, 0x7A	; 122
     3a4:	80 83       	st	Z, r24
	
	// Make all encoder pins input.
	ENCODER_DDR = 0x00;
     3a6:	10 92 07 01 	sts	0x0107, r1
	
	// Enable motor.
	MOTOR_PORT |= (1<<EN);
     3aa:	e2 e0       	ldi	r30, 0x02	; 2
     3ac:	f1 e0       	ldi	r31, 0x01	; 1
     3ae:	80 81       	ld	r24, Z
     3b0:	80 61       	ori	r24, 0x10	; 16
     3b2:	80 83       	st	Z, r24
     3b4:	08 95       	ret

000003b6 <motor_set_speed>:
	
	
}

void motor_set_speed(uint8_t speed){
     3b6:	1f 93       	push	r17
     3b8:	cf 93       	push	r28
     3ba:	df 93       	push	r29
     3bc:	00 d0       	rcall	.+0      	; 0x3be <motor_set_speed+0x8>
     3be:	cd b7       	in	r28, 0x3d	; 61
     3c0:	de b7       	in	r29, 0x3e	; 62
     3c2:	18 2f       	mov	r17, r24
	printf("Setting motor speed: %i\n", speed);
     3c4:	1f 92       	push	r1
     3c6:	8f 93       	push	r24
     3c8:	26 ec       	ldi	r18, 0xC6	; 198
     3ca:	32 e0       	ldi	r19, 0x02	; 2
     3cc:	3f 93       	push	r19
     3ce:	2f 93       	push	r18
     3d0:	01 d4       	rcall	.+2050   	; 0xbd4 <printf>
	unsigned char TWI_msg[3] = {ADC_ADDRESS, ADC_DAC0_ADDRESS, speed};
     3d2:	88 e2       	ldi	r24, 0x28	; 40
     3d4:	89 83       	std	Y+1, r24	; 0x01
     3d6:	1a 82       	std	Y+2, r1	; 0x02
     3d8:	1b 83       	std	Y+3, r17	; 0x03
	TWI_Start_Transceiver_With_Data( TWI_msg, sizeof(TWI_msg) );
     3da:	63 e0       	ldi	r22, 0x03	; 3
     3dc:	70 e0       	ldi	r23, 0x00	; 0
     3de:	ce 01       	movw	r24, r28
     3e0:	01 96       	adiw	r24, 0x01	; 1
     3e2:	e8 d0       	rcall	.+464    	; 0x5b4 <TWI_Start_Transceiver_With_Data>
     3e4:	0f 90       	pop	r0
     3e6:	0f 90       	pop	r0
     3e8:	0f 90       	pop	r0
     3ea:	0f 90       	pop	r0
}
     3ec:	0f 90       	pop	r0
     3ee:	0f 90       	pop	r0
     3f0:	0f 90       	pop	r0
     3f2:	df 91       	pop	r29
     3f4:	cf 91       	pop	r28
     3f6:	1f 91       	pop	r17
     3f8:	08 95       	ret

000003fa <motor_set_direction>:

void motor_set_direction(int8_t direction){
     3fa:	cf 93       	push	r28
     3fc:	c8 2f       	mov	r28, r24
	printf("Setting motor direction: %i\n", direction);
     3fe:	28 2f       	mov	r18, r24
     400:	33 27       	eor	r19, r19
     402:	27 fd       	sbrc	r18, 7
     404:	30 95       	com	r19
     406:	3f 93       	push	r19
     408:	8f 93       	push	r24
     40a:	2f ed       	ldi	r18, 0xDF	; 223
     40c:	32 e0       	ldi	r19, 0x02	; 2
     40e:	3f 93       	push	r19
     410:	2f 93       	push	r18
     412:	e0 d3       	rcall	.+1984   	; 0xbd4 <printf>
	switch (direction){
     414:	0f 90       	pop	r0
     416:	0f 90       	pop	r0
     418:	0f 90       	pop	r0
     41a:	0f 90       	pop	r0
     41c:	cf 3f       	cpi	r28, 0xFF	; 255
     41e:	19 f0       	breq	.+6      	; 0x426 <motor_set_direction+0x2c>
     420:	c1 30       	cpi	r28, 0x01	; 1
     422:	31 f0       	breq	.+12     	; 0x430 <motor_set_direction+0x36>
     424:	0a c0       	rjmp	.+20     	; 0x43a <motor_set_direction+0x40>
		case -1: 
			MOTOR_PORT &= ~(1<<DIR);
     426:	e2 e0       	ldi	r30, 0x02	; 2
     428:	f1 e0       	ldi	r31, 0x01	; 1
     42a:	80 81       	ld	r24, Z
     42c:	8d 7f       	andi	r24, 0xFD	; 253
     42e:	80 83       	st	Z, r24
		case +1: 
			MOTOR_PORT |=  (1<<DIR);
     430:	e2 e0       	ldi	r30, 0x02	; 2
     432:	f1 e0       	ldi	r31, 0x01	; 1
     434:	80 81       	ld	r24, Z
     436:	82 60       	ori	r24, 0x02	; 2
     438:	80 83       	st	Z, r24
	}	
}
     43a:	cf 91       	pop	r28
     43c:	08 95       	ret

0000043e <servo_set>:
     43e:	cf 92       	push	r12
     440:	df 92       	push	r13
     442:	ef 92       	push	r14
     444:	ff 92       	push	r15
     446:	bc 01       	movw	r22, r24
     448:	8c 59       	subi	r24, 0x9C	; 156
     44a:	9f 4f       	sbci	r25, 0xFF	; 255
     44c:	89 3c       	cpi	r24, 0xC9	; 201
     44e:	91 05       	cpc	r25, r1
     450:	08 f0       	brcs	.+2      	; 0x454 <servo_set+0x16>
     452:	46 c0       	rjmp	.+140    	; 0x4e0 <servo_set+0xa2>
     454:	88 27       	eor	r24, r24
     456:	77 fd       	sbrc	r23, 7
     458:	80 95       	com	r24
     45a:	98 2f       	mov	r25, r24
     45c:	54 d2       	rcall	.+1192   	; 0x906 <__floatsisf>
     45e:	9b 01       	movw	r18, r22
     460:	ac 01       	movw	r20, r24
     462:	60 e0       	ldi	r22, 0x00	; 0
     464:	70 e0       	ldi	r23, 0x00	; 0
     466:	88 ec       	ldi	r24, 0xC8	; 200
     468:	92 e4       	ldi	r25, 0x42	; 66
     46a:	49 d1       	rcall	.+658    	; 0x6fe <__subsf3>
     46c:	20 e0       	ldi	r18, 0x00	; 0
     46e:	30 e0       	ldi	r19, 0x00	; 0
     470:	48 e4       	ldi	r20, 0x48	; 72
     472:	53 e4       	ldi	r21, 0x43	; 67
     474:	ad d1       	rcall	.+858    	; 0x7d0 <__divsf3>
     476:	29 e9       	ldi	r18, 0x99	; 153
     478:	39 e9       	ldi	r19, 0x99	; 153
     47a:	49 e9       	ldi	r20, 0x99	; 153
     47c:	5f e3       	ldi	r21, 0x3F	; 63
     47e:	f7 d2       	rcall	.+1518   	; 0xa6e <__mulsf3>
     480:	26 e6       	ldi	r18, 0x66	; 102
     482:	36 e6       	ldi	r19, 0x66	; 102
     484:	46 e6       	ldi	r20, 0x66	; 102
     486:	5f e3       	ldi	r21, 0x3F	; 63
     488:	3b d1       	rcall	.+630    	; 0x700 <__addsf3>
     48a:	6b 01       	movw	r12, r22
     48c:	7c 01       	movw	r14, r24
     48e:	26 e6       	ldi	r18, 0x66	; 102
     490:	36 e6       	ldi	r19, 0x66	; 102
     492:	46 e6       	ldi	r20, 0x66	; 102
     494:	5f e3       	ldi	r21, 0x3F	; 63
     496:	e7 d2       	rcall	.+1486   	; 0xa66 <__gesf2>
     498:	88 23       	and	r24, r24
     49a:	2c f1       	brlt	.+74     	; 0x4e6 <servo_set+0xa8>
     49c:	26 e6       	ldi	r18, 0x66	; 102
     49e:	36 e6       	ldi	r19, 0x66	; 102
     4a0:	46 e0       	ldi	r20, 0x06	; 6
     4a2:	50 e4       	ldi	r21, 0x40	; 64
     4a4:	c7 01       	movw	r24, r14
     4a6:	b6 01       	movw	r22, r12
     4a8:	8f d1       	rcall	.+798    	; 0x7c8 <__cmpsf2>
     4aa:	18 16       	cp	r1, r24
     4ac:	fc f0       	brlt	.+62     	; 0x4ec <servo_set+0xae>
     4ae:	c7 01       	movw	r24, r14
     4b0:	b6 01       	movw	r22, r12
     4b2:	44 d0       	rcall	.+136    	; 0x53c <pwm_set_pulse_width>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	30 e0       	ldi	r19, 0x00	; 0
     4b8:	48 ec       	ldi	r20, 0xC8	; 200
     4ba:	52 e4       	ldi	r21, 0x42	; 66
     4bc:	c7 01       	movw	r24, r14
     4be:	b6 01       	movw	r22, r12
     4c0:	d6 d2       	rcall	.+1452   	; 0xa6e <__mulsf3>
     4c2:	ee d1       	rcall	.+988    	; 0x8a0 <__fixsfsi>
     4c4:	7f 93       	push	r23
     4c6:	6f 93       	push	r22
     4c8:	8c ef       	ldi	r24, 0xFC	; 252
     4ca:	92 e0       	ldi	r25, 0x02	; 2
     4cc:	9f 93       	push	r25
     4ce:	8f 93       	push	r24
     4d0:	81 d3       	rcall	.+1794   	; 0xbd4 <printf>
     4d2:	0f 90       	pop	r0
     4d4:	0f 90       	pop	r0
     4d6:	0f 90       	pop	r0
     4d8:	0f 90       	pop	r0
     4da:	81 e0       	ldi	r24, 0x01	; 1
     4dc:	90 e0       	ldi	r25, 0x00	; 0
     4de:	08 c0       	rjmp	.+16     	; 0x4f0 <servo_set+0xb2>
     4e0:	8f ef       	ldi	r24, 0xFF	; 255
     4e2:	9f ef       	ldi	r25, 0xFF	; 255
     4e4:	05 c0       	rjmp	.+10     	; 0x4f0 <servo_set+0xb2>
     4e6:	80 e0       	ldi	r24, 0x00	; 0
     4e8:	90 e0       	ldi	r25, 0x00	; 0
     4ea:	02 c0       	rjmp	.+4      	; 0x4f0 <servo_set+0xb2>
     4ec:	80 e0       	ldi	r24, 0x00	; 0
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	ff 90       	pop	r15
     4f2:	ef 90       	pop	r14
     4f4:	df 90       	pop	r13
     4f6:	cf 90       	pop	r12
     4f8:	08 95       	ret

000004fa <servo_init>:
     4fa:	60 e0       	ldi	r22, 0x00	; 0
     4fc:	70 e0       	ldi	r23, 0x00	; 0
     4fe:	80 ea       	ldi	r24, 0xA0	; 160
     500:	91 e4       	ldi	r25, 0x41	; 65
     502:	32 d0       	rcall	.+100    	; 0x568 <pwm_init>
     504:	80 e0       	ldi	r24, 0x00	; 0
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	9a cf       	rjmp	.-204    	; 0x43e <servo_set>
     50a:	08 95       	ret

0000050c <init_all>:
    return 0;
}

void init_all(void){
	
	cli();
     50c:	f8 94       	cli
	
	CAN_initialize();
     50e:	89 de       	rcall	.-750    	; 0x222 <CAN_initialize>
	TWI_Master_Initialise();
     510:	47 d0       	rcall	.+142    	; 0x5a0 <TWI_Master_Initialise>
	motor_init();
     512:	44 df       	rcall	.-376    	; 0x39c <motor_init>
	
	
	#if UART_ENABLE
		init_UART();
     514:	0e df       	rcall	.-484    	; 0x332 <init_UART>
		printf("Program initialized\n");
     516:	8f ef       	ldi	r24, 0xFF	; 255
     518:	92 e0       	ldi	r25, 0x02	; 2
     51a:	6d d3       	rcall	.+1754   	; 0xbf6 <puts>
	#endif
	sei();
     51c:	78 94       	sei
     51e:	08 95       	ret

00000520 <main>:
#include "TWI_Master.h"
#include "motor.h"
void init_all(void);

int main(void){
	init_all();
     520:	f5 df       	rcall	.-22     	; 0x50c <init_all>
	
	printf("Hallo\n");
     522:	83 e1       	ldi	r24, 0x13	; 19
     524:	93 e0       	ldi	r25, 0x03	; 3
     526:	67 d3       	rcall	.+1742   	; 0xbf6 <puts>
	servo_init();
     528:	e8 df       	rcall	.-48     	; 0x4fa <servo_init>
	buzzer_init();
	buzzer_set_freq(100);
	_delay_ms(200);
	buzzer_of();
	*/
	IR_init();
     52a:	14 df       	rcall	.-472    	; 0x354 <IR_init>
	
	init_all();
     52c:	ef df       	rcall	.-34     	; 0x50c <init_all>
	//uint8_t temp[8] = {1,2,3,4,5,6,7,8};
	//uint8_t *data = temp;

	uint8_t sendCAN = 0;
	uint8_t speed = 50;
	uint8_t direction = 1;
     52e:	c1 e0       	ldi	r28, 0x01	; 1
			//servo_set(CAN_message_receive()->data[0]);
		}
		*/
		//read_adc();
		//printf("IR 	%i\n", ADCH);
		direction = -1 * direction;
     530:	c1 95       	neg	r28
		motor_set_direction(direction);
     532:	8c 2f       	mov	r24, r28
     534:	62 df       	rcall	.-316    	; 0x3fa <motor_set_direction>
		
		
		motor_set_speed(0);
     536:	80 e0       	ldi	r24, 0x00	; 0
     538:	3e df       	rcall	.-388    	; 0x3b6 <motor_set_speed>
     53a:	fa cf       	rjmp	.-12     	; 0x530 <main+0x10>

0000053c <pwm_set_pulse_width>:
     53c:	20 e0       	ldi	r18, 0x00	; 0
     53e:	30 e0       	ldi	r19, 0x00	; 0
     540:	4a e7       	ldi	r20, 0x7A	; 122
     542:	51 e4       	ldi	r21, 0x41	; 65
     544:	94 d2       	rcall	.+1320   	; 0xa6e <__mulsf3>
     546:	ac d1       	rcall	.+856    	; 0x8a0 <__fixsfsi>
     548:	70 93 99 00 	sts	0x0099, r23
     54c:	60 93 98 00 	sts	0x0098, r22
     550:	08 95       	ret

00000552 <pwm_set_period>:
     552:	20 e0       	ldi	r18, 0x00	; 0
     554:	30 e0       	ldi	r19, 0x00	; 0
     556:	4a e7       	ldi	r20, 0x7A	; 122
     558:	51 e4       	ldi	r21, 0x41	; 65
     55a:	89 d2       	rcall	.+1298   	; 0xa6e <__mulsf3>
     55c:	a1 d1       	rcall	.+834    	; 0x8a0 <__fixsfsi>
     55e:	70 93 97 00 	sts	0x0097, r23
     562:	60 93 96 00 	sts	0x0096, r22
     566:	08 95       	ret

00000568 <pwm_init>:
     568:	6b 9a       	sbi	0x0d, 3	; 13
     56a:	e0 e9       	ldi	r30, 0x90	; 144
     56c:	f0 e0       	ldi	r31, 0x00	; 0
     56e:	20 81       	ld	r18, Z
     570:	2e 7f       	andi	r18, 0xFE	; 254
     572:	20 83       	st	Z, r18
     574:	20 81       	ld	r18, Z
     576:	22 60       	ori	r18, 0x02	; 2
     578:	20 83       	st	Z, r18
     57a:	a1 e9       	ldi	r26, 0x91	; 145
     57c:	b0 e0       	ldi	r27, 0x00	; 0
     57e:	2c 91       	ld	r18, X
     580:	28 61       	ori	r18, 0x18	; 24
     582:	2c 93       	st	X, r18
     584:	20 81       	ld	r18, Z
     586:	20 68       	ori	r18, 0x80	; 128
     588:	20 83       	st	Z, r18
     58a:	20 81       	ld	r18, Z
     58c:	2f 7b       	andi	r18, 0xBF	; 191
     58e:	20 83       	st	Z, r18
     590:	2c 91       	ld	r18, X
     592:	25 60       	ori	r18, 0x05	; 5
     594:	2c 93       	st	X, r18
     596:	2c 91       	ld	r18, X
     598:	2d 7f       	andi	r18, 0xFD	; 253
     59a:	2c 93       	st	X, r18
     59c:	da cf       	rjmp	.-76     	; 0x552 <pwm_set_period>
     59e:	08 95       	ret

000005a0 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     5a0:	8c e0       	ldi	r24, 0x0C	; 12
     5a2:	80 93 b8 00 	sts	0x00B8, r24
     5a6:	8f ef       	ldi	r24, 0xFF	; 255
     5a8:	80 93 bb 00 	sts	0x00BB, r24
     5ac:	84 e0       	ldi	r24, 0x04	; 4
     5ae:	80 93 bc 00 	sts	0x00BC, r24
     5b2:	08 95       	ret

000005b4 <TWI_Start_Transceiver_With_Data>:
     5b4:	ec eb       	ldi	r30, 0xBC	; 188
     5b6:	f0 e0       	ldi	r31, 0x00	; 0
     5b8:	20 81       	ld	r18, Z
     5ba:	20 fd       	sbrc	r18, 0
     5bc:	fd cf       	rjmp	.-6      	; 0x5b8 <TWI_Start_Transceiver_With_Data+0x4>
     5be:	60 93 28 03 	sts	0x0328, r22
     5c2:	fc 01       	movw	r30, r24
     5c4:	20 81       	ld	r18, Z
     5c6:	20 93 29 03 	sts	0x0329, r18
     5ca:	20 fd       	sbrc	r18, 0
     5cc:	0c c0       	rjmp	.+24     	; 0x5e6 <TWI_Start_Transceiver_With_Data+0x32>
     5ce:	62 30       	cpi	r22, 0x02	; 2
     5d0:	50 f0       	brcs	.+20     	; 0x5e6 <TWI_Start_Transceiver_With_Data+0x32>
     5d2:	dc 01       	movw	r26, r24
     5d4:	11 96       	adiw	r26, 0x01	; 1
     5d6:	ea e2       	ldi	r30, 0x2A	; 42
     5d8:	f3 e0       	ldi	r31, 0x03	; 3
     5da:	81 e0       	ldi	r24, 0x01	; 1
     5dc:	9d 91       	ld	r25, X+
     5de:	91 93       	st	Z+, r25
     5e0:	8f 5f       	subi	r24, 0xFF	; 255
     5e2:	86 13       	cpse	r24, r22
     5e4:	fb cf       	rjmp	.-10     	; 0x5dc <TWI_Start_Transceiver_With_Data+0x28>
     5e6:	10 92 27 03 	sts	0x0327, r1
     5ea:	88 ef       	ldi	r24, 0xF8	; 248
     5ec:	80 93 06 02 	sts	0x0206, r24
     5f0:	85 ea       	ldi	r24, 0xA5	; 165
     5f2:	80 93 bc 00 	sts	0x00BC, r24
     5f6:	08 95       	ret

000005f8 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     5f8:	1f 92       	push	r1
     5fa:	0f 92       	push	r0
     5fc:	0f b6       	in	r0, 0x3f	; 63
     5fe:	0f 92       	push	r0
     600:	11 24       	eor	r1, r1
     602:	0b b6       	in	r0, 0x3b	; 59
     604:	0f 92       	push	r0
     606:	2f 93       	push	r18
     608:	3f 93       	push	r19
     60a:	8f 93       	push	r24
     60c:	9f 93       	push	r25
     60e:	af 93       	push	r26
     610:	bf 93       	push	r27
     612:	ef 93       	push	r30
     614:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     616:	80 91 b9 00 	lds	r24, 0x00B9
     61a:	90 e0       	ldi	r25, 0x00	; 0
     61c:	fc 01       	movw	r30, r24
     61e:	38 97       	sbiw	r30, 0x08	; 8
     620:	e1 35       	cpi	r30, 0x51	; 81
     622:	f1 05       	cpc	r31, r1
     624:	08 f0       	brcs	.+2      	; 0x628 <__vector_39+0x30>
     626:	55 c0       	rjmp	.+170    	; 0x6d2 <__vector_39+0xda>
     628:	ee 58       	subi	r30, 0x8E	; 142
     62a:	ff 4f       	sbci	r31, 0xFF	; 255
     62c:	83 c2       	rjmp	.+1286   	; 0xb34 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     62e:	10 92 26 03 	sts	0x0326, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     632:	e0 91 26 03 	lds	r30, 0x0326
     636:	80 91 28 03 	lds	r24, 0x0328
     63a:	e8 17       	cp	r30, r24
     63c:	70 f4       	brcc	.+28     	; 0x65a <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     63e:	81 e0       	ldi	r24, 0x01	; 1
     640:	8e 0f       	add	r24, r30
     642:	80 93 26 03 	sts	0x0326, r24
     646:	f0 e0       	ldi	r31, 0x00	; 0
     648:	e7 5d       	subi	r30, 0xD7	; 215
     64a:	fc 4f       	sbci	r31, 0xFC	; 252
     64c:	80 81       	ld	r24, Z
     64e:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     652:	85 e8       	ldi	r24, 0x85	; 133
     654:	80 93 bc 00 	sts	0x00BC, r24
     658:	43 c0       	rjmp	.+134    	; 0x6e0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     65a:	80 91 27 03 	lds	r24, 0x0327
     65e:	81 60       	ori	r24, 0x01	; 1
     660:	80 93 27 03 	sts	0x0327, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     664:	84 e9       	ldi	r24, 0x94	; 148
     666:	80 93 bc 00 	sts	0x00BC, r24
     66a:	3a c0       	rjmp	.+116    	; 0x6e0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     66c:	e0 91 26 03 	lds	r30, 0x0326
     670:	81 e0       	ldi	r24, 0x01	; 1
     672:	8e 0f       	add	r24, r30
     674:	80 93 26 03 	sts	0x0326, r24
     678:	80 91 bb 00 	lds	r24, 0x00BB
     67c:	f0 e0       	ldi	r31, 0x00	; 0
     67e:	e7 5d       	subi	r30, 0xD7	; 215
     680:	fc 4f       	sbci	r31, 0xFC	; 252
     682:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     684:	20 91 26 03 	lds	r18, 0x0326
     688:	30 e0       	ldi	r19, 0x00	; 0
     68a:	80 91 28 03 	lds	r24, 0x0328
     68e:	90 e0       	ldi	r25, 0x00	; 0
     690:	01 97       	sbiw	r24, 0x01	; 1
     692:	28 17       	cp	r18, r24
     694:	39 07       	cpc	r19, r25
     696:	24 f4       	brge	.+8      	; 0x6a0 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     698:	85 ec       	ldi	r24, 0xC5	; 197
     69a:	80 93 bc 00 	sts	0x00BC, r24
     69e:	20 c0       	rjmp	.+64     	; 0x6e0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6a0:	85 e8       	ldi	r24, 0x85	; 133
     6a2:	80 93 bc 00 	sts	0x00BC, r24
     6a6:	1c c0       	rjmp	.+56     	; 0x6e0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     6a8:	80 91 bb 00 	lds	r24, 0x00BB
     6ac:	e0 91 26 03 	lds	r30, 0x0326
     6b0:	f0 e0       	ldi	r31, 0x00	; 0
     6b2:	e7 5d       	subi	r30, 0xD7	; 215
     6b4:	fc 4f       	sbci	r31, 0xFC	; 252
     6b6:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     6b8:	80 91 27 03 	lds	r24, 0x0327
     6bc:	81 60       	ori	r24, 0x01	; 1
     6be:	80 93 27 03 	sts	0x0327, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6c2:	84 e9       	ldi	r24, 0x94	; 148
     6c4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     6c8:	0b c0       	rjmp	.+22     	; 0x6e0 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6ca:	85 ea       	ldi	r24, 0xA5	; 165
     6cc:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     6d0:	07 c0       	rjmp	.+14     	; 0x6e0 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     6d2:	80 91 b9 00 	lds	r24, 0x00B9
     6d6:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     6da:	84 e0       	ldi	r24, 0x04	; 4
     6dc:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     6e0:	ff 91       	pop	r31
     6e2:	ef 91       	pop	r30
     6e4:	bf 91       	pop	r27
     6e6:	af 91       	pop	r26
     6e8:	9f 91       	pop	r25
     6ea:	8f 91       	pop	r24
     6ec:	3f 91       	pop	r19
     6ee:	2f 91       	pop	r18
     6f0:	0f 90       	pop	r0
     6f2:	0b be       	out	0x3b, r0	; 59
     6f4:	0f 90       	pop	r0
     6f6:	0f be       	out	0x3f, r0	; 63
     6f8:	0f 90       	pop	r0
     6fa:	1f 90       	pop	r1
     6fc:	18 95       	reti

000006fe <__subsf3>:
     6fe:	50 58       	subi	r21, 0x80	; 128

00000700 <__addsf3>:
     700:	bb 27       	eor	r27, r27
     702:	aa 27       	eor	r26, r26
     704:	0e d0       	rcall	.+28     	; 0x722 <__addsf3x>
     706:	75 c1       	rjmp	.+746    	; 0x9f2 <__fp_round>
     708:	66 d1       	rcall	.+716    	; 0x9d6 <__fp_pscA>
     70a:	30 f0       	brcs	.+12     	; 0x718 <__addsf3+0x18>
     70c:	6b d1       	rcall	.+726    	; 0x9e4 <__fp_pscB>
     70e:	20 f0       	brcs	.+8      	; 0x718 <__addsf3+0x18>
     710:	31 f4       	brne	.+12     	; 0x71e <__addsf3+0x1e>
     712:	9f 3f       	cpi	r25, 0xFF	; 255
     714:	11 f4       	brne	.+4      	; 0x71a <__addsf3+0x1a>
     716:	1e f4       	brtc	.+6      	; 0x71e <__addsf3+0x1e>
     718:	5b c1       	rjmp	.+694    	; 0x9d0 <__fp_nan>
     71a:	0e f4       	brtc	.+2      	; 0x71e <__addsf3+0x1e>
     71c:	e0 95       	com	r30
     71e:	e7 fb       	bst	r30, 7
     720:	51 c1       	rjmp	.+674    	; 0x9c4 <__fp_inf>

00000722 <__addsf3x>:
     722:	e9 2f       	mov	r30, r25
     724:	77 d1       	rcall	.+750    	; 0xa14 <__fp_split3>
     726:	80 f3       	brcs	.-32     	; 0x708 <__addsf3+0x8>
     728:	ba 17       	cp	r27, r26
     72a:	62 07       	cpc	r22, r18
     72c:	73 07       	cpc	r23, r19
     72e:	84 07       	cpc	r24, r20
     730:	95 07       	cpc	r25, r21
     732:	18 f0       	brcs	.+6      	; 0x73a <__addsf3x+0x18>
     734:	71 f4       	brne	.+28     	; 0x752 <__addsf3x+0x30>
     736:	9e f5       	brtc	.+102    	; 0x79e <__addsf3x+0x7c>
     738:	8f c1       	rjmp	.+798    	; 0xa58 <__fp_zero>
     73a:	0e f4       	brtc	.+2      	; 0x73e <__addsf3x+0x1c>
     73c:	e0 95       	com	r30
     73e:	0b 2e       	mov	r0, r27
     740:	ba 2f       	mov	r27, r26
     742:	a0 2d       	mov	r26, r0
     744:	0b 01       	movw	r0, r22
     746:	b9 01       	movw	r22, r18
     748:	90 01       	movw	r18, r0
     74a:	0c 01       	movw	r0, r24
     74c:	ca 01       	movw	r24, r20
     74e:	a0 01       	movw	r20, r0
     750:	11 24       	eor	r1, r1
     752:	ff 27       	eor	r31, r31
     754:	59 1b       	sub	r21, r25
     756:	99 f0       	breq	.+38     	; 0x77e <__addsf3x+0x5c>
     758:	59 3f       	cpi	r21, 0xF9	; 249
     75a:	50 f4       	brcc	.+20     	; 0x770 <__addsf3x+0x4e>
     75c:	50 3e       	cpi	r21, 0xE0	; 224
     75e:	68 f1       	brcs	.+90     	; 0x7ba <__addsf3x+0x98>
     760:	1a 16       	cp	r1, r26
     762:	f0 40       	sbci	r31, 0x00	; 0
     764:	a2 2f       	mov	r26, r18
     766:	23 2f       	mov	r18, r19
     768:	34 2f       	mov	r19, r20
     76a:	44 27       	eor	r20, r20
     76c:	58 5f       	subi	r21, 0xF8	; 248
     76e:	f3 cf       	rjmp	.-26     	; 0x756 <__addsf3x+0x34>
     770:	46 95       	lsr	r20
     772:	37 95       	ror	r19
     774:	27 95       	ror	r18
     776:	a7 95       	ror	r26
     778:	f0 40       	sbci	r31, 0x00	; 0
     77a:	53 95       	inc	r21
     77c:	c9 f7       	brne	.-14     	; 0x770 <__addsf3x+0x4e>
     77e:	7e f4       	brtc	.+30     	; 0x79e <__addsf3x+0x7c>
     780:	1f 16       	cp	r1, r31
     782:	ba 0b       	sbc	r27, r26
     784:	62 0b       	sbc	r22, r18
     786:	73 0b       	sbc	r23, r19
     788:	84 0b       	sbc	r24, r20
     78a:	ba f0       	brmi	.+46     	; 0x7ba <__addsf3x+0x98>
     78c:	91 50       	subi	r25, 0x01	; 1
     78e:	a1 f0       	breq	.+40     	; 0x7b8 <__addsf3x+0x96>
     790:	ff 0f       	add	r31, r31
     792:	bb 1f       	adc	r27, r27
     794:	66 1f       	adc	r22, r22
     796:	77 1f       	adc	r23, r23
     798:	88 1f       	adc	r24, r24
     79a:	c2 f7       	brpl	.-16     	; 0x78c <__addsf3x+0x6a>
     79c:	0e c0       	rjmp	.+28     	; 0x7ba <__addsf3x+0x98>
     79e:	ba 0f       	add	r27, r26
     7a0:	62 1f       	adc	r22, r18
     7a2:	73 1f       	adc	r23, r19
     7a4:	84 1f       	adc	r24, r20
     7a6:	48 f4       	brcc	.+18     	; 0x7ba <__addsf3x+0x98>
     7a8:	87 95       	ror	r24
     7aa:	77 95       	ror	r23
     7ac:	67 95       	ror	r22
     7ae:	b7 95       	ror	r27
     7b0:	f7 95       	ror	r31
     7b2:	9e 3f       	cpi	r25, 0xFE	; 254
     7b4:	08 f0       	brcs	.+2      	; 0x7b8 <__addsf3x+0x96>
     7b6:	b3 cf       	rjmp	.-154    	; 0x71e <__addsf3+0x1e>
     7b8:	93 95       	inc	r25
     7ba:	88 0f       	add	r24, r24
     7bc:	08 f0       	brcs	.+2      	; 0x7c0 <__addsf3x+0x9e>
     7be:	99 27       	eor	r25, r25
     7c0:	ee 0f       	add	r30, r30
     7c2:	97 95       	ror	r25
     7c4:	87 95       	ror	r24
     7c6:	08 95       	ret

000007c8 <__cmpsf2>:
     7c8:	d9 d0       	rcall	.+434    	; 0x97c <__fp_cmp>
     7ca:	08 f4       	brcc	.+2      	; 0x7ce <__cmpsf2+0x6>
     7cc:	81 e0       	ldi	r24, 0x01	; 1
     7ce:	08 95       	ret

000007d0 <__divsf3>:
     7d0:	0c d0       	rcall	.+24     	; 0x7ea <__divsf3x>
     7d2:	0f c1       	rjmp	.+542    	; 0x9f2 <__fp_round>
     7d4:	07 d1       	rcall	.+526    	; 0x9e4 <__fp_pscB>
     7d6:	40 f0       	brcs	.+16     	; 0x7e8 <__divsf3+0x18>
     7d8:	fe d0       	rcall	.+508    	; 0x9d6 <__fp_pscA>
     7da:	30 f0       	brcs	.+12     	; 0x7e8 <__divsf3+0x18>
     7dc:	21 f4       	brne	.+8      	; 0x7e6 <__divsf3+0x16>
     7de:	5f 3f       	cpi	r21, 0xFF	; 255
     7e0:	19 f0       	breq	.+6      	; 0x7e8 <__divsf3+0x18>
     7e2:	f0 c0       	rjmp	.+480    	; 0x9c4 <__fp_inf>
     7e4:	51 11       	cpse	r21, r1
     7e6:	39 c1       	rjmp	.+626    	; 0xa5a <__fp_szero>
     7e8:	f3 c0       	rjmp	.+486    	; 0x9d0 <__fp_nan>

000007ea <__divsf3x>:
     7ea:	14 d1       	rcall	.+552    	; 0xa14 <__fp_split3>
     7ec:	98 f3       	brcs	.-26     	; 0x7d4 <__divsf3+0x4>

000007ee <__divsf3_pse>:
     7ee:	99 23       	and	r25, r25
     7f0:	c9 f3       	breq	.-14     	; 0x7e4 <__divsf3+0x14>
     7f2:	55 23       	and	r21, r21
     7f4:	b1 f3       	breq	.-20     	; 0x7e2 <__divsf3+0x12>
     7f6:	95 1b       	sub	r25, r21
     7f8:	55 0b       	sbc	r21, r21
     7fa:	bb 27       	eor	r27, r27
     7fc:	aa 27       	eor	r26, r26
     7fe:	62 17       	cp	r22, r18
     800:	73 07       	cpc	r23, r19
     802:	84 07       	cpc	r24, r20
     804:	38 f0       	brcs	.+14     	; 0x814 <__divsf3_pse+0x26>
     806:	9f 5f       	subi	r25, 0xFF	; 255
     808:	5f 4f       	sbci	r21, 0xFF	; 255
     80a:	22 0f       	add	r18, r18
     80c:	33 1f       	adc	r19, r19
     80e:	44 1f       	adc	r20, r20
     810:	aa 1f       	adc	r26, r26
     812:	a9 f3       	breq	.-22     	; 0x7fe <__divsf3_pse+0x10>
     814:	33 d0       	rcall	.+102    	; 0x87c <__divsf3_pse+0x8e>
     816:	0e 2e       	mov	r0, r30
     818:	3a f0       	brmi	.+14     	; 0x828 <__divsf3_pse+0x3a>
     81a:	e0 e8       	ldi	r30, 0x80	; 128
     81c:	30 d0       	rcall	.+96     	; 0x87e <__divsf3_pse+0x90>
     81e:	91 50       	subi	r25, 0x01	; 1
     820:	50 40       	sbci	r21, 0x00	; 0
     822:	e6 95       	lsr	r30
     824:	00 1c       	adc	r0, r0
     826:	ca f7       	brpl	.-14     	; 0x81a <__divsf3_pse+0x2c>
     828:	29 d0       	rcall	.+82     	; 0x87c <__divsf3_pse+0x8e>
     82a:	fe 2f       	mov	r31, r30
     82c:	27 d0       	rcall	.+78     	; 0x87c <__divsf3_pse+0x8e>
     82e:	66 0f       	add	r22, r22
     830:	77 1f       	adc	r23, r23
     832:	88 1f       	adc	r24, r24
     834:	bb 1f       	adc	r27, r27
     836:	26 17       	cp	r18, r22
     838:	37 07       	cpc	r19, r23
     83a:	48 07       	cpc	r20, r24
     83c:	ab 07       	cpc	r26, r27
     83e:	b0 e8       	ldi	r27, 0x80	; 128
     840:	09 f0       	breq	.+2      	; 0x844 <__divsf3_pse+0x56>
     842:	bb 0b       	sbc	r27, r27
     844:	80 2d       	mov	r24, r0
     846:	bf 01       	movw	r22, r30
     848:	ff 27       	eor	r31, r31
     84a:	93 58       	subi	r25, 0x83	; 131
     84c:	5f 4f       	sbci	r21, 0xFF	; 255
     84e:	2a f0       	brmi	.+10     	; 0x85a <__divsf3_pse+0x6c>
     850:	9e 3f       	cpi	r25, 0xFE	; 254
     852:	51 05       	cpc	r21, r1
     854:	68 f0       	brcs	.+26     	; 0x870 <__divsf3_pse+0x82>
     856:	b6 c0       	rjmp	.+364    	; 0x9c4 <__fp_inf>
     858:	00 c1       	rjmp	.+512    	; 0xa5a <__fp_szero>
     85a:	5f 3f       	cpi	r21, 0xFF	; 255
     85c:	ec f3       	brlt	.-6      	; 0x858 <__divsf3_pse+0x6a>
     85e:	98 3e       	cpi	r25, 0xE8	; 232
     860:	dc f3       	brlt	.-10     	; 0x858 <__divsf3_pse+0x6a>
     862:	86 95       	lsr	r24
     864:	77 95       	ror	r23
     866:	67 95       	ror	r22
     868:	b7 95       	ror	r27
     86a:	f7 95       	ror	r31
     86c:	9f 5f       	subi	r25, 0xFF	; 255
     86e:	c9 f7       	brne	.-14     	; 0x862 <__divsf3_pse+0x74>
     870:	88 0f       	add	r24, r24
     872:	91 1d       	adc	r25, r1
     874:	96 95       	lsr	r25
     876:	87 95       	ror	r24
     878:	97 f9       	bld	r25, 7
     87a:	08 95       	ret
     87c:	e1 e0       	ldi	r30, 0x01	; 1
     87e:	66 0f       	add	r22, r22
     880:	77 1f       	adc	r23, r23
     882:	88 1f       	adc	r24, r24
     884:	bb 1f       	adc	r27, r27
     886:	62 17       	cp	r22, r18
     888:	73 07       	cpc	r23, r19
     88a:	84 07       	cpc	r24, r20
     88c:	ba 07       	cpc	r27, r26
     88e:	20 f0       	brcs	.+8      	; 0x898 <__divsf3_pse+0xaa>
     890:	62 1b       	sub	r22, r18
     892:	73 0b       	sbc	r23, r19
     894:	84 0b       	sbc	r24, r20
     896:	ba 0b       	sbc	r27, r26
     898:	ee 1f       	adc	r30, r30
     89a:	88 f7       	brcc	.-30     	; 0x87e <__divsf3_pse+0x90>
     89c:	e0 95       	com	r30
     89e:	08 95       	ret

000008a0 <__fixsfsi>:
     8a0:	04 d0       	rcall	.+8      	; 0x8aa <__fixunssfsi>
     8a2:	68 94       	set
     8a4:	b1 11       	cpse	r27, r1
     8a6:	d9 c0       	rjmp	.+434    	; 0xa5a <__fp_szero>
     8a8:	08 95       	ret

000008aa <__fixunssfsi>:
     8aa:	bc d0       	rcall	.+376    	; 0xa24 <__fp_splitA>
     8ac:	88 f0       	brcs	.+34     	; 0x8d0 <__fixunssfsi+0x26>
     8ae:	9f 57       	subi	r25, 0x7F	; 127
     8b0:	90 f0       	brcs	.+36     	; 0x8d6 <__fixunssfsi+0x2c>
     8b2:	b9 2f       	mov	r27, r25
     8b4:	99 27       	eor	r25, r25
     8b6:	b7 51       	subi	r27, 0x17	; 23
     8b8:	a0 f0       	brcs	.+40     	; 0x8e2 <__fixunssfsi+0x38>
     8ba:	d1 f0       	breq	.+52     	; 0x8f0 <__fixunssfsi+0x46>
     8bc:	66 0f       	add	r22, r22
     8be:	77 1f       	adc	r23, r23
     8c0:	88 1f       	adc	r24, r24
     8c2:	99 1f       	adc	r25, r25
     8c4:	1a f0       	brmi	.+6      	; 0x8cc <__fixunssfsi+0x22>
     8c6:	ba 95       	dec	r27
     8c8:	c9 f7       	brne	.-14     	; 0x8bc <__fixunssfsi+0x12>
     8ca:	12 c0       	rjmp	.+36     	; 0x8f0 <__fixunssfsi+0x46>
     8cc:	b1 30       	cpi	r27, 0x01	; 1
     8ce:	81 f0       	breq	.+32     	; 0x8f0 <__fixunssfsi+0x46>
     8d0:	c3 d0       	rcall	.+390    	; 0xa58 <__fp_zero>
     8d2:	b1 e0       	ldi	r27, 0x01	; 1
     8d4:	08 95       	ret
     8d6:	c0 c0       	rjmp	.+384    	; 0xa58 <__fp_zero>
     8d8:	67 2f       	mov	r22, r23
     8da:	78 2f       	mov	r23, r24
     8dc:	88 27       	eor	r24, r24
     8de:	b8 5f       	subi	r27, 0xF8	; 248
     8e0:	39 f0       	breq	.+14     	; 0x8f0 <__fixunssfsi+0x46>
     8e2:	b9 3f       	cpi	r27, 0xF9	; 249
     8e4:	cc f3       	brlt	.-14     	; 0x8d8 <__fixunssfsi+0x2e>
     8e6:	86 95       	lsr	r24
     8e8:	77 95       	ror	r23
     8ea:	67 95       	ror	r22
     8ec:	b3 95       	inc	r27
     8ee:	d9 f7       	brne	.-10     	; 0x8e6 <__fixunssfsi+0x3c>
     8f0:	3e f4       	brtc	.+14     	; 0x900 <__fixunssfsi+0x56>
     8f2:	90 95       	com	r25
     8f4:	80 95       	com	r24
     8f6:	70 95       	com	r23
     8f8:	61 95       	neg	r22
     8fa:	7f 4f       	sbci	r23, 0xFF	; 255
     8fc:	8f 4f       	sbci	r24, 0xFF	; 255
     8fe:	9f 4f       	sbci	r25, 0xFF	; 255
     900:	08 95       	ret

00000902 <__floatunsisf>:
     902:	e8 94       	clt
     904:	09 c0       	rjmp	.+18     	; 0x918 <__floatsisf+0x12>

00000906 <__floatsisf>:
     906:	97 fb       	bst	r25, 7
     908:	3e f4       	brtc	.+14     	; 0x918 <__floatsisf+0x12>
     90a:	90 95       	com	r25
     90c:	80 95       	com	r24
     90e:	70 95       	com	r23
     910:	61 95       	neg	r22
     912:	7f 4f       	sbci	r23, 0xFF	; 255
     914:	8f 4f       	sbci	r24, 0xFF	; 255
     916:	9f 4f       	sbci	r25, 0xFF	; 255
     918:	99 23       	and	r25, r25
     91a:	a9 f0       	breq	.+42     	; 0x946 <__floatsisf+0x40>
     91c:	f9 2f       	mov	r31, r25
     91e:	96 e9       	ldi	r25, 0x96	; 150
     920:	bb 27       	eor	r27, r27
     922:	93 95       	inc	r25
     924:	f6 95       	lsr	r31
     926:	87 95       	ror	r24
     928:	77 95       	ror	r23
     92a:	67 95       	ror	r22
     92c:	b7 95       	ror	r27
     92e:	f1 11       	cpse	r31, r1
     930:	f8 cf       	rjmp	.-16     	; 0x922 <__floatsisf+0x1c>
     932:	fa f4       	brpl	.+62     	; 0x972 <__floatsisf+0x6c>
     934:	bb 0f       	add	r27, r27
     936:	11 f4       	brne	.+4      	; 0x93c <__floatsisf+0x36>
     938:	60 ff       	sbrs	r22, 0
     93a:	1b c0       	rjmp	.+54     	; 0x972 <__floatsisf+0x6c>
     93c:	6f 5f       	subi	r22, 0xFF	; 255
     93e:	7f 4f       	sbci	r23, 0xFF	; 255
     940:	8f 4f       	sbci	r24, 0xFF	; 255
     942:	9f 4f       	sbci	r25, 0xFF	; 255
     944:	16 c0       	rjmp	.+44     	; 0x972 <__floatsisf+0x6c>
     946:	88 23       	and	r24, r24
     948:	11 f0       	breq	.+4      	; 0x94e <__floatsisf+0x48>
     94a:	96 e9       	ldi	r25, 0x96	; 150
     94c:	11 c0       	rjmp	.+34     	; 0x970 <__floatsisf+0x6a>
     94e:	77 23       	and	r23, r23
     950:	21 f0       	breq	.+8      	; 0x95a <__floatsisf+0x54>
     952:	9e e8       	ldi	r25, 0x8E	; 142
     954:	87 2f       	mov	r24, r23
     956:	76 2f       	mov	r23, r22
     958:	05 c0       	rjmp	.+10     	; 0x964 <__floatsisf+0x5e>
     95a:	66 23       	and	r22, r22
     95c:	71 f0       	breq	.+28     	; 0x97a <__floatsisf+0x74>
     95e:	96 e8       	ldi	r25, 0x86	; 134
     960:	86 2f       	mov	r24, r22
     962:	70 e0       	ldi	r23, 0x00	; 0
     964:	60 e0       	ldi	r22, 0x00	; 0
     966:	2a f0       	brmi	.+10     	; 0x972 <__floatsisf+0x6c>
     968:	9a 95       	dec	r25
     96a:	66 0f       	add	r22, r22
     96c:	77 1f       	adc	r23, r23
     96e:	88 1f       	adc	r24, r24
     970:	da f7       	brpl	.-10     	; 0x968 <__floatsisf+0x62>
     972:	88 0f       	add	r24, r24
     974:	96 95       	lsr	r25
     976:	87 95       	ror	r24
     978:	97 f9       	bld	r25, 7
     97a:	08 95       	ret

0000097c <__fp_cmp>:
     97c:	99 0f       	add	r25, r25
     97e:	00 08       	sbc	r0, r0
     980:	55 0f       	add	r21, r21
     982:	aa 0b       	sbc	r26, r26
     984:	e0 e8       	ldi	r30, 0x80	; 128
     986:	fe ef       	ldi	r31, 0xFE	; 254
     988:	16 16       	cp	r1, r22
     98a:	17 06       	cpc	r1, r23
     98c:	e8 07       	cpc	r30, r24
     98e:	f9 07       	cpc	r31, r25
     990:	c0 f0       	brcs	.+48     	; 0x9c2 <__fp_cmp+0x46>
     992:	12 16       	cp	r1, r18
     994:	13 06       	cpc	r1, r19
     996:	e4 07       	cpc	r30, r20
     998:	f5 07       	cpc	r31, r21
     99a:	98 f0       	brcs	.+38     	; 0x9c2 <__fp_cmp+0x46>
     99c:	62 1b       	sub	r22, r18
     99e:	73 0b       	sbc	r23, r19
     9a0:	84 0b       	sbc	r24, r20
     9a2:	95 0b       	sbc	r25, r21
     9a4:	39 f4       	brne	.+14     	; 0x9b4 <__fp_cmp+0x38>
     9a6:	0a 26       	eor	r0, r26
     9a8:	61 f0       	breq	.+24     	; 0x9c2 <__fp_cmp+0x46>
     9aa:	23 2b       	or	r18, r19
     9ac:	24 2b       	or	r18, r20
     9ae:	25 2b       	or	r18, r21
     9b0:	21 f4       	brne	.+8      	; 0x9ba <__fp_cmp+0x3e>
     9b2:	08 95       	ret
     9b4:	0a 26       	eor	r0, r26
     9b6:	09 f4       	brne	.+2      	; 0x9ba <__fp_cmp+0x3e>
     9b8:	a1 40       	sbci	r26, 0x01	; 1
     9ba:	a6 95       	lsr	r26
     9bc:	8f ef       	ldi	r24, 0xFF	; 255
     9be:	81 1d       	adc	r24, r1
     9c0:	81 1d       	adc	r24, r1
     9c2:	08 95       	ret

000009c4 <__fp_inf>:
     9c4:	97 f9       	bld	r25, 7
     9c6:	9f 67       	ori	r25, 0x7F	; 127
     9c8:	80 e8       	ldi	r24, 0x80	; 128
     9ca:	70 e0       	ldi	r23, 0x00	; 0
     9cc:	60 e0       	ldi	r22, 0x00	; 0
     9ce:	08 95       	ret

000009d0 <__fp_nan>:
     9d0:	9f ef       	ldi	r25, 0xFF	; 255
     9d2:	80 ec       	ldi	r24, 0xC0	; 192
     9d4:	08 95       	ret

000009d6 <__fp_pscA>:
     9d6:	00 24       	eor	r0, r0
     9d8:	0a 94       	dec	r0
     9da:	16 16       	cp	r1, r22
     9dc:	17 06       	cpc	r1, r23
     9de:	18 06       	cpc	r1, r24
     9e0:	09 06       	cpc	r0, r25
     9e2:	08 95       	ret

000009e4 <__fp_pscB>:
     9e4:	00 24       	eor	r0, r0
     9e6:	0a 94       	dec	r0
     9e8:	12 16       	cp	r1, r18
     9ea:	13 06       	cpc	r1, r19
     9ec:	14 06       	cpc	r1, r20
     9ee:	05 06       	cpc	r0, r21
     9f0:	08 95       	ret

000009f2 <__fp_round>:
     9f2:	09 2e       	mov	r0, r25
     9f4:	03 94       	inc	r0
     9f6:	00 0c       	add	r0, r0
     9f8:	11 f4       	brne	.+4      	; 0x9fe <__fp_round+0xc>
     9fa:	88 23       	and	r24, r24
     9fc:	52 f0       	brmi	.+20     	; 0xa12 <__fp_round+0x20>
     9fe:	bb 0f       	add	r27, r27
     a00:	40 f4       	brcc	.+16     	; 0xa12 <__fp_round+0x20>
     a02:	bf 2b       	or	r27, r31
     a04:	11 f4       	brne	.+4      	; 0xa0a <__fp_round+0x18>
     a06:	60 ff       	sbrs	r22, 0
     a08:	04 c0       	rjmp	.+8      	; 0xa12 <__fp_round+0x20>
     a0a:	6f 5f       	subi	r22, 0xFF	; 255
     a0c:	7f 4f       	sbci	r23, 0xFF	; 255
     a0e:	8f 4f       	sbci	r24, 0xFF	; 255
     a10:	9f 4f       	sbci	r25, 0xFF	; 255
     a12:	08 95       	ret

00000a14 <__fp_split3>:
     a14:	57 fd       	sbrc	r21, 7
     a16:	90 58       	subi	r25, 0x80	; 128
     a18:	44 0f       	add	r20, r20
     a1a:	55 1f       	adc	r21, r21
     a1c:	59 f0       	breq	.+22     	; 0xa34 <__fp_splitA+0x10>
     a1e:	5f 3f       	cpi	r21, 0xFF	; 255
     a20:	71 f0       	breq	.+28     	; 0xa3e <__fp_splitA+0x1a>
     a22:	47 95       	ror	r20

00000a24 <__fp_splitA>:
     a24:	88 0f       	add	r24, r24
     a26:	97 fb       	bst	r25, 7
     a28:	99 1f       	adc	r25, r25
     a2a:	61 f0       	breq	.+24     	; 0xa44 <__fp_splitA+0x20>
     a2c:	9f 3f       	cpi	r25, 0xFF	; 255
     a2e:	79 f0       	breq	.+30     	; 0xa4e <__fp_splitA+0x2a>
     a30:	87 95       	ror	r24
     a32:	08 95       	ret
     a34:	12 16       	cp	r1, r18
     a36:	13 06       	cpc	r1, r19
     a38:	14 06       	cpc	r1, r20
     a3a:	55 1f       	adc	r21, r21
     a3c:	f2 cf       	rjmp	.-28     	; 0xa22 <__fp_split3+0xe>
     a3e:	46 95       	lsr	r20
     a40:	f1 df       	rcall	.-30     	; 0xa24 <__fp_splitA>
     a42:	08 c0       	rjmp	.+16     	; 0xa54 <__fp_splitA+0x30>
     a44:	16 16       	cp	r1, r22
     a46:	17 06       	cpc	r1, r23
     a48:	18 06       	cpc	r1, r24
     a4a:	99 1f       	adc	r25, r25
     a4c:	f1 cf       	rjmp	.-30     	; 0xa30 <__fp_splitA+0xc>
     a4e:	86 95       	lsr	r24
     a50:	71 05       	cpc	r23, r1
     a52:	61 05       	cpc	r22, r1
     a54:	08 94       	sec
     a56:	08 95       	ret

00000a58 <__fp_zero>:
     a58:	e8 94       	clt

00000a5a <__fp_szero>:
     a5a:	bb 27       	eor	r27, r27
     a5c:	66 27       	eor	r22, r22
     a5e:	77 27       	eor	r23, r23
     a60:	cb 01       	movw	r24, r22
     a62:	97 f9       	bld	r25, 7
     a64:	08 95       	ret

00000a66 <__gesf2>:
     a66:	8a df       	rcall	.-236    	; 0x97c <__fp_cmp>
     a68:	08 f4       	brcc	.+2      	; 0xa6c <__gesf2+0x6>
     a6a:	8f ef       	ldi	r24, 0xFF	; 255
     a6c:	08 95       	ret

00000a6e <__mulsf3>:
     a6e:	0b d0       	rcall	.+22     	; 0xa86 <__mulsf3x>
     a70:	c0 cf       	rjmp	.-128    	; 0x9f2 <__fp_round>
     a72:	b1 df       	rcall	.-158    	; 0x9d6 <__fp_pscA>
     a74:	28 f0       	brcs	.+10     	; 0xa80 <__mulsf3+0x12>
     a76:	b6 df       	rcall	.-148    	; 0x9e4 <__fp_pscB>
     a78:	18 f0       	brcs	.+6      	; 0xa80 <__mulsf3+0x12>
     a7a:	95 23       	and	r25, r21
     a7c:	09 f0       	breq	.+2      	; 0xa80 <__mulsf3+0x12>
     a7e:	a2 cf       	rjmp	.-188    	; 0x9c4 <__fp_inf>
     a80:	a7 cf       	rjmp	.-178    	; 0x9d0 <__fp_nan>
     a82:	11 24       	eor	r1, r1
     a84:	ea cf       	rjmp	.-44     	; 0xa5a <__fp_szero>

00000a86 <__mulsf3x>:
     a86:	c6 df       	rcall	.-116    	; 0xa14 <__fp_split3>
     a88:	a0 f3       	brcs	.-24     	; 0xa72 <__mulsf3+0x4>

00000a8a <__mulsf3_pse>:
     a8a:	95 9f       	mul	r25, r21
     a8c:	d1 f3       	breq	.-12     	; 0xa82 <__mulsf3+0x14>
     a8e:	95 0f       	add	r25, r21
     a90:	50 e0       	ldi	r21, 0x00	; 0
     a92:	55 1f       	adc	r21, r21
     a94:	62 9f       	mul	r22, r18
     a96:	f0 01       	movw	r30, r0
     a98:	72 9f       	mul	r23, r18
     a9a:	bb 27       	eor	r27, r27
     a9c:	f0 0d       	add	r31, r0
     a9e:	b1 1d       	adc	r27, r1
     aa0:	63 9f       	mul	r22, r19
     aa2:	aa 27       	eor	r26, r26
     aa4:	f0 0d       	add	r31, r0
     aa6:	b1 1d       	adc	r27, r1
     aa8:	aa 1f       	adc	r26, r26
     aaa:	64 9f       	mul	r22, r20
     aac:	66 27       	eor	r22, r22
     aae:	b0 0d       	add	r27, r0
     ab0:	a1 1d       	adc	r26, r1
     ab2:	66 1f       	adc	r22, r22
     ab4:	82 9f       	mul	r24, r18
     ab6:	22 27       	eor	r18, r18
     ab8:	b0 0d       	add	r27, r0
     aba:	a1 1d       	adc	r26, r1
     abc:	62 1f       	adc	r22, r18
     abe:	73 9f       	mul	r23, r19
     ac0:	b0 0d       	add	r27, r0
     ac2:	a1 1d       	adc	r26, r1
     ac4:	62 1f       	adc	r22, r18
     ac6:	83 9f       	mul	r24, r19
     ac8:	a0 0d       	add	r26, r0
     aca:	61 1d       	adc	r22, r1
     acc:	22 1f       	adc	r18, r18
     ace:	74 9f       	mul	r23, r20
     ad0:	33 27       	eor	r19, r19
     ad2:	a0 0d       	add	r26, r0
     ad4:	61 1d       	adc	r22, r1
     ad6:	23 1f       	adc	r18, r19
     ad8:	84 9f       	mul	r24, r20
     ada:	60 0d       	add	r22, r0
     adc:	21 1d       	adc	r18, r1
     ade:	82 2f       	mov	r24, r18
     ae0:	76 2f       	mov	r23, r22
     ae2:	6a 2f       	mov	r22, r26
     ae4:	11 24       	eor	r1, r1
     ae6:	9f 57       	subi	r25, 0x7F	; 127
     ae8:	50 40       	sbci	r21, 0x00	; 0
     aea:	8a f0       	brmi	.+34     	; 0xb0e <__mulsf3_pse+0x84>
     aec:	e1 f0       	breq	.+56     	; 0xb26 <__mulsf3_pse+0x9c>
     aee:	88 23       	and	r24, r24
     af0:	4a f0       	brmi	.+18     	; 0xb04 <__mulsf3_pse+0x7a>
     af2:	ee 0f       	add	r30, r30
     af4:	ff 1f       	adc	r31, r31
     af6:	bb 1f       	adc	r27, r27
     af8:	66 1f       	adc	r22, r22
     afa:	77 1f       	adc	r23, r23
     afc:	88 1f       	adc	r24, r24
     afe:	91 50       	subi	r25, 0x01	; 1
     b00:	50 40       	sbci	r21, 0x00	; 0
     b02:	a9 f7       	brne	.-22     	; 0xaee <__mulsf3_pse+0x64>
     b04:	9e 3f       	cpi	r25, 0xFE	; 254
     b06:	51 05       	cpc	r21, r1
     b08:	70 f0       	brcs	.+28     	; 0xb26 <__mulsf3_pse+0x9c>
     b0a:	5c cf       	rjmp	.-328    	; 0x9c4 <__fp_inf>
     b0c:	a6 cf       	rjmp	.-180    	; 0xa5a <__fp_szero>
     b0e:	5f 3f       	cpi	r21, 0xFF	; 255
     b10:	ec f3       	brlt	.-6      	; 0xb0c <__mulsf3_pse+0x82>
     b12:	98 3e       	cpi	r25, 0xE8	; 232
     b14:	dc f3       	brlt	.-10     	; 0xb0c <__mulsf3_pse+0x82>
     b16:	86 95       	lsr	r24
     b18:	77 95       	ror	r23
     b1a:	67 95       	ror	r22
     b1c:	b7 95       	ror	r27
     b1e:	f7 95       	ror	r31
     b20:	e7 95       	ror	r30
     b22:	9f 5f       	subi	r25, 0xFF	; 255
     b24:	c1 f7       	brne	.-16     	; 0xb16 <__mulsf3_pse+0x8c>
     b26:	fe 2b       	or	r31, r30
     b28:	88 0f       	add	r24, r24
     b2a:	91 1d       	adc	r25, r1
     b2c:	96 95       	lsr	r25
     b2e:	87 95       	ror	r24
     b30:	97 f9       	bld	r25, 7
     b32:	08 95       	ret

00000b34 <__tablejump2__>:
     b34:	ee 0f       	add	r30, r30
     b36:	ff 1f       	adc	r31, r31

00000b38 <__tablejump__>:
     b38:	05 90       	lpm	r0, Z+
     b3a:	f4 91       	lpm	r31, Z
     b3c:	e0 2d       	mov	r30, r0
     b3e:	19 94       	eijmp

00000b40 <fdevopen>:
     b40:	0f 93       	push	r16
     b42:	1f 93       	push	r17
     b44:	cf 93       	push	r28
     b46:	df 93       	push	r29
     b48:	ec 01       	movw	r28, r24
     b4a:	8b 01       	movw	r16, r22
     b4c:	00 97       	sbiw	r24, 0x00	; 0
     b4e:	31 f4       	brne	.+12     	; 0xb5c <fdevopen+0x1c>
     b50:	61 15       	cp	r22, r1
     b52:	71 05       	cpc	r23, r1
     b54:	19 f4       	brne	.+6      	; 0xb5c <fdevopen+0x1c>
     b56:	80 e0       	ldi	r24, 0x00	; 0
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	37 c0       	rjmp	.+110    	; 0xbca <fdevopen+0x8a>
     b5c:	6e e0       	ldi	r22, 0x0E	; 14
     b5e:	70 e0       	ldi	r23, 0x00	; 0
     b60:	81 e0       	ldi	r24, 0x01	; 1
     b62:	90 e0       	ldi	r25, 0x00	; 0
     b64:	63 d2       	rcall	.+1222   	; 0x102c <calloc>
     b66:	fc 01       	movw	r30, r24
     b68:	00 97       	sbiw	r24, 0x00	; 0
     b6a:	a9 f3       	breq	.-22     	; 0xb56 <fdevopen+0x16>
     b6c:	80 e8       	ldi	r24, 0x80	; 128
     b6e:	83 83       	std	Z+3, r24	; 0x03
     b70:	01 15       	cp	r16, r1
     b72:	11 05       	cpc	r17, r1
     b74:	71 f0       	breq	.+28     	; 0xb92 <fdevopen+0x52>
     b76:	13 87       	std	Z+11, r17	; 0x0b
     b78:	02 87       	std	Z+10, r16	; 0x0a
     b7a:	81 e8       	ldi	r24, 0x81	; 129
     b7c:	83 83       	std	Z+3, r24	; 0x03
     b7e:	80 91 2d 03 	lds	r24, 0x032D
     b82:	90 91 2e 03 	lds	r25, 0x032E
     b86:	89 2b       	or	r24, r25
     b88:	21 f4       	brne	.+8      	; 0xb92 <fdevopen+0x52>
     b8a:	f0 93 2e 03 	sts	0x032E, r31
     b8e:	e0 93 2d 03 	sts	0x032D, r30
     b92:	20 97       	sbiw	r28, 0x00	; 0
     b94:	c9 f0       	breq	.+50     	; 0xbc8 <fdevopen+0x88>
     b96:	d1 87       	std	Z+9, r29	; 0x09
     b98:	c0 87       	std	Z+8, r28	; 0x08
     b9a:	83 81       	ldd	r24, Z+3	; 0x03
     b9c:	82 60       	ori	r24, 0x02	; 2
     b9e:	83 83       	std	Z+3, r24	; 0x03
     ba0:	80 91 2f 03 	lds	r24, 0x032F
     ba4:	90 91 30 03 	lds	r25, 0x0330
     ba8:	89 2b       	or	r24, r25
     baa:	71 f4       	brne	.+28     	; 0xbc8 <fdevopen+0x88>
     bac:	f0 93 30 03 	sts	0x0330, r31
     bb0:	e0 93 2f 03 	sts	0x032F, r30
     bb4:	80 91 31 03 	lds	r24, 0x0331
     bb8:	90 91 32 03 	lds	r25, 0x0332
     bbc:	89 2b       	or	r24, r25
     bbe:	21 f4       	brne	.+8      	; 0xbc8 <fdevopen+0x88>
     bc0:	f0 93 32 03 	sts	0x0332, r31
     bc4:	e0 93 31 03 	sts	0x0331, r30
     bc8:	cf 01       	movw	r24, r30
     bca:	df 91       	pop	r29
     bcc:	cf 91       	pop	r28
     bce:	1f 91       	pop	r17
     bd0:	0f 91       	pop	r16
     bd2:	08 95       	ret

00000bd4 <printf>:
     bd4:	cf 93       	push	r28
     bd6:	df 93       	push	r29
     bd8:	cd b7       	in	r28, 0x3d	; 61
     bda:	de b7       	in	r29, 0x3e	; 62
     bdc:	fe 01       	movw	r30, r28
     bde:	36 96       	adiw	r30, 0x06	; 6
     be0:	61 91       	ld	r22, Z+
     be2:	71 91       	ld	r23, Z+
     be4:	af 01       	movw	r20, r30
     be6:	80 91 2f 03 	lds	r24, 0x032F
     bea:	90 91 30 03 	lds	r25, 0x0330
     bee:	30 d0       	rcall	.+96     	; 0xc50 <vfprintf>
     bf0:	df 91       	pop	r29
     bf2:	cf 91       	pop	r28
     bf4:	08 95       	ret

00000bf6 <puts>:
     bf6:	0f 93       	push	r16
     bf8:	1f 93       	push	r17
     bfa:	cf 93       	push	r28
     bfc:	df 93       	push	r29
     bfe:	e0 91 2f 03 	lds	r30, 0x032F
     c02:	f0 91 30 03 	lds	r31, 0x0330
     c06:	23 81       	ldd	r18, Z+3	; 0x03
     c08:	21 ff       	sbrs	r18, 1
     c0a:	1b c0       	rjmp	.+54     	; 0xc42 <puts+0x4c>
     c0c:	ec 01       	movw	r28, r24
     c0e:	00 e0       	ldi	r16, 0x00	; 0
     c10:	10 e0       	ldi	r17, 0x00	; 0
     c12:	89 91       	ld	r24, Y+
     c14:	60 91 2f 03 	lds	r22, 0x032F
     c18:	70 91 30 03 	lds	r23, 0x0330
     c1c:	db 01       	movw	r26, r22
     c1e:	18 96       	adiw	r26, 0x08	; 8
     c20:	ed 91       	ld	r30, X+
     c22:	fc 91       	ld	r31, X
     c24:	19 97       	sbiw	r26, 0x09	; 9
     c26:	88 23       	and	r24, r24
     c28:	31 f0       	breq	.+12     	; 0xc36 <puts+0x40>
     c2a:	19 95       	eicall
     c2c:	89 2b       	or	r24, r25
     c2e:	89 f3       	breq	.-30     	; 0xc12 <puts+0x1c>
     c30:	0f ef       	ldi	r16, 0xFF	; 255
     c32:	1f ef       	ldi	r17, 0xFF	; 255
     c34:	ee cf       	rjmp	.-36     	; 0xc12 <puts+0x1c>
     c36:	8a e0       	ldi	r24, 0x0A	; 10
     c38:	19 95       	eicall
     c3a:	89 2b       	or	r24, r25
     c3c:	11 f4       	brne	.+4      	; 0xc42 <puts+0x4c>
     c3e:	c8 01       	movw	r24, r16
     c40:	02 c0       	rjmp	.+4      	; 0xc46 <puts+0x50>
     c42:	8f ef       	ldi	r24, 0xFF	; 255
     c44:	9f ef       	ldi	r25, 0xFF	; 255
     c46:	df 91       	pop	r29
     c48:	cf 91       	pop	r28
     c4a:	1f 91       	pop	r17
     c4c:	0f 91       	pop	r16
     c4e:	08 95       	ret

00000c50 <vfprintf>:
     c50:	2f 92       	push	r2
     c52:	3f 92       	push	r3
     c54:	4f 92       	push	r4
     c56:	5f 92       	push	r5
     c58:	6f 92       	push	r6
     c5a:	7f 92       	push	r7
     c5c:	8f 92       	push	r8
     c5e:	9f 92       	push	r9
     c60:	af 92       	push	r10
     c62:	bf 92       	push	r11
     c64:	cf 92       	push	r12
     c66:	df 92       	push	r13
     c68:	ef 92       	push	r14
     c6a:	ff 92       	push	r15
     c6c:	0f 93       	push	r16
     c6e:	1f 93       	push	r17
     c70:	cf 93       	push	r28
     c72:	df 93       	push	r29
     c74:	cd b7       	in	r28, 0x3d	; 61
     c76:	de b7       	in	r29, 0x3e	; 62
     c78:	2c 97       	sbiw	r28, 0x0c	; 12
     c7a:	0f b6       	in	r0, 0x3f	; 63
     c7c:	f8 94       	cli
     c7e:	de bf       	out	0x3e, r29	; 62
     c80:	0f be       	out	0x3f, r0	; 63
     c82:	cd bf       	out	0x3d, r28	; 61
     c84:	7c 01       	movw	r14, r24
     c86:	6b 01       	movw	r12, r22
     c88:	8a 01       	movw	r16, r20
     c8a:	fc 01       	movw	r30, r24
     c8c:	17 82       	std	Z+7, r1	; 0x07
     c8e:	16 82       	std	Z+6, r1	; 0x06
     c90:	83 81       	ldd	r24, Z+3	; 0x03
     c92:	81 ff       	sbrs	r24, 1
     c94:	b0 c1       	rjmp	.+864    	; 0xff6 <vfprintf+0x3a6>
     c96:	ce 01       	movw	r24, r28
     c98:	01 96       	adiw	r24, 0x01	; 1
     c9a:	4c 01       	movw	r8, r24
     c9c:	f7 01       	movw	r30, r14
     c9e:	93 81       	ldd	r25, Z+3	; 0x03
     ca0:	f6 01       	movw	r30, r12
     ca2:	93 fd       	sbrc	r25, 3
     ca4:	85 91       	lpm	r24, Z+
     ca6:	93 ff       	sbrs	r25, 3
     ca8:	81 91       	ld	r24, Z+
     caa:	6f 01       	movw	r12, r30
     cac:	88 23       	and	r24, r24
     cae:	09 f4       	brne	.+2      	; 0xcb2 <vfprintf+0x62>
     cb0:	9e c1       	rjmp	.+828    	; 0xfee <vfprintf+0x39e>
     cb2:	85 32       	cpi	r24, 0x25	; 37
     cb4:	39 f4       	brne	.+14     	; 0xcc4 <vfprintf+0x74>
     cb6:	93 fd       	sbrc	r25, 3
     cb8:	85 91       	lpm	r24, Z+
     cba:	93 ff       	sbrs	r25, 3
     cbc:	81 91       	ld	r24, Z+
     cbe:	6f 01       	movw	r12, r30
     cc0:	85 32       	cpi	r24, 0x25	; 37
     cc2:	21 f4       	brne	.+8      	; 0xccc <vfprintf+0x7c>
     cc4:	b7 01       	movw	r22, r14
     cc6:	90 e0       	ldi	r25, 0x00	; 0
     cc8:	0f d3       	rcall	.+1566   	; 0x12e8 <fputc>
     cca:	e8 cf       	rjmp	.-48     	; 0xc9c <vfprintf+0x4c>
     ccc:	51 2c       	mov	r5, r1
     cce:	31 2c       	mov	r3, r1
     cd0:	20 e0       	ldi	r18, 0x00	; 0
     cd2:	20 32       	cpi	r18, 0x20	; 32
     cd4:	a0 f4       	brcc	.+40     	; 0xcfe <vfprintf+0xae>
     cd6:	8b 32       	cpi	r24, 0x2B	; 43
     cd8:	69 f0       	breq	.+26     	; 0xcf4 <vfprintf+0xa4>
     cda:	30 f4       	brcc	.+12     	; 0xce8 <vfprintf+0x98>
     cdc:	80 32       	cpi	r24, 0x20	; 32
     cde:	59 f0       	breq	.+22     	; 0xcf6 <vfprintf+0xa6>
     ce0:	83 32       	cpi	r24, 0x23	; 35
     ce2:	69 f4       	brne	.+26     	; 0xcfe <vfprintf+0xae>
     ce4:	20 61       	ori	r18, 0x10	; 16
     ce6:	2c c0       	rjmp	.+88     	; 0xd40 <vfprintf+0xf0>
     ce8:	8d 32       	cpi	r24, 0x2D	; 45
     cea:	39 f0       	breq	.+14     	; 0xcfa <vfprintf+0xaa>
     cec:	80 33       	cpi	r24, 0x30	; 48
     cee:	39 f4       	brne	.+14     	; 0xcfe <vfprintf+0xae>
     cf0:	21 60       	ori	r18, 0x01	; 1
     cf2:	26 c0       	rjmp	.+76     	; 0xd40 <vfprintf+0xf0>
     cf4:	22 60       	ori	r18, 0x02	; 2
     cf6:	24 60       	ori	r18, 0x04	; 4
     cf8:	23 c0       	rjmp	.+70     	; 0xd40 <vfprintf+0xf0>
     cfa:	28 60       	ori	r18, 0x08	; 8
     cfc:	21 c0       	rjmp	.+66     	; 0xd40 <vfprintf+0xf0>
     cfe:	27 fd       	sbrc	r18, 7
     d00:	27 c0       	rjmp	.+78     	; 0xd50 <vfprintf+0x100>
     d02:	30 ed       	ldi	r19, 0xD0	; 208
     d04:	38 0f       	add	r19, r24
     d06:	3a 30       	cpi	r19, 0x0A	; 10
     d08:	78 f4       	brcc	.+30     	; 0xd28 <vfprintf+0xd8>
     d0a:	26 ff       	sbrs	r18, 6
     d0c:	06 c0       	rjmp	.+12     	; 0xd1a <vfprintf+0xca>
     d0e:	fa e0       	ldi	r31, 0x0A	; 10
     d10:	5f 9e       	mul	r5, r31
     d12:	30 0d       	add	r19, r0
     d14:	11 24       	eor	r1, r1
     d16:	53 2e       	mov	r5, r19
     d18:	13 c0       	rjmp	.+38     	; 0xd40 <vfprintf+0xf0>
     d1a:	8a e0       	ldi	r24, 0x0A	; 10
     d1c:	38 9e       	mul	r3, r24
     d1e:	30 0d       	add	r19, r0
     d20:	11 24       	eor	r1, r1
     d22:	33 2e       	mov	r3, r19
     d24:	20 62       	ori	r18, 0x20	; 32
     d26:	0c c0       	rjmp	.+24     	; 0xd40 <vfprintf+0xf0>
     d28:	8e 32       	cpi	r24, 0x2E	; 46
     d2a:	21 f4       	brne	.+8      	; 0xd34 <vfprintf+0xe4>
     d2c:	26 fd       	sbrc	r18, 6
     d2e:	5f c1       	rjmp	.+702    	; 0xfee <vfprintf+0x39e>
     d30:	20 64       	ori	r18, 0x40	; 64
     d32:	06 c0       	rjmp	.+12     	; 0xd40 <vfprintf+0xf0>
     d34:	8c 36       	cpi	r24, 0x6C	; 108
     d36:	11 f4       	brne	.+4      	; 0xd3c <vfprintf+0xec>
     d38:	20 68       	ori	r18, 0x80	; 128
     d3a:	02 c0       	rjmp	.+4      	; 0xd40 <vfprintf+0xf0>
     d3c:	88 36       	cpi	r24, 0x68	; 104
     d3e:	41 f4       	brne	.+16     	; 0xd50 <vfprintf+0x100>
     d40:	f6 01       	movw	r30, r12
     d42:	93 fd       	sbrc	r25, 3
     d44:	85 91       	lpm	r24, Z+
     d46:	93 ff       	sbrs	r25, 3
     d48:	81 91       	ld	r24, Z+
     d4a:	6f 01       	movw	r12, r30
     d4c:	81 11       	cpse	r24, r1
     d4e:	c1 cf       	rjmp	.-126    	; 0xcd2 <vfprintf+0x82>
     d50:	98 2f       	mov	r25, r24
     d52:	9f 7d       	andi	r25, 0xDF	; 223
     d54:	95 54       	subi	r25, 0x45	; 69
     d56:	93 30       	cpi	r25, 0x03	; 3
     d58:	28 f4       	brcc	.+10     	; 0xd64 <vfprintf+0x114>
     d5a:	0c 5f       	subi	r16, 0xFC	; 252
     d5c:	1f 4f       	sbci	r17, 0xFF	; 255
     d5e:	ff e3       	ldi	r31, 0x3F	; 63
     d60:	f9 83       	std	Y+1, r31	; 0x01
     d62:	0d c0       	rjmp	.+26     	; 0xd7e <vfprintf+0x12e>
     d64:	83 36       	cpi	r24, 0x63	; 99
     d66:	31 f0       	breq	.+12     	; 0xd74 <vfprintf+0x124>
     d68:	83 37       	cpi	r24, 0x73	; 115
     d6a:	71 f0       	breq	.+28     	; 0xd88 <vfprintf+0x138>
     d6c:	83 35       	cpi	r24, 0x53	; 83
     d6e:	09 f0       	breq	.+2      	; 0xd72 <vfprintf+0x122>
     d70:	57 c0       	rjmp	.+174    	; 0xe20 <vfprintf+0x1d0>
     d72:	21 c0       	rjmp	.+66     	; 0xdb6 <vfprintf+0x166>
     d74:	f8 01       	movw	r30, r16
     d76:	80 81       	ld	r24, Z
     d78:	89 83       	std	Y+1, r24	; 0x01
     d7a:	0e 5f       	subi	r16, 0xFE	; 254
     d7c:	1f 4f       	sbci	r17, 0xFF	; 255
     d7e:	44 24       	eor	r4, r4
     d80:	43 94       	inc	r4
     d82:	51 2c       	mov	r5, r1
     d84:	54 01       	movw	r10, r8
     d86:	14 c0       	rjmp	.+40     	; 0xdb0 <vfprintf+0x160>
     d88:	38 01       	movw	r6, r16
     d8a:	f2 e0       	ldi	r31, 0x02	; 2
     d8c:	6f 0e       	add	r6, r31
     d8e:	71 1c       	adc	r7, r1
     d90:	f8 01       	movw	r30, r16
     d92:	a0 80       	ld	r10, Z
     d94:	b1 80       	ldd	r11, Z+1	; 0x01
     d96:	26 ff       	sbrs	r18, 6
     d98:	03 c0       	rjmp	.+6      	; 0xda0 <vfprintf+0x150>
     d9a:	65 2d       	mov	r22, r5
     d9c:	70 e0       	ldi	r23, 0x00	; 0
     d9e:	02 c0       	rjmp	.+4      	; 0xda4 <vfprintf+0x154>
     da0:	6f ef       	ldi	r22, 0xFF	; 255
     da2:	7f ef       	ldi	r23, 0xFF	; 255
     da4:	c5 01       	movw	r24, r10
     da6:	2c 87       	std	Y+12, r18	; 0x0c
     da8:	94 d2       	rcall	.+1320   	; 0x12d2 <strnlen>
     daa:	2c 01       	movw	r4, r24
     dac:	83 01       	movw	r16, r6
     dae:	2c 85       	ldd	r18, Y+12	; 0x0c
     db0:	2f 77       	andi	r18, 0x7F	; 127
     db2:	22 2e       	mov	r2, r18
     db4:	16 c0       	rjmp	.+44     	; 0xde2 <vfprintf+0x192>
     db6:	38 01       	movw	r6, r16
     db8:	f2 e0       	ldi	r31, 0x02	; 2
     dba:	6f 0e       	add	r6, r31
     dbc:	71 1c       	adc	r7, r1
     dbe:	f8 01       	movw	r30, r16
     dc0:	a0 80       	ld	r10, Z
     dc2:	b1 80       	ldd	r11, Z+1	; 0x01
     dc4:	26 ff       	sbrs	r18, 6
     dc6:	03 c0       	rjmp	.+6      	; 0xdce <vfprintf+0x17e>
     dc8:	65 2d       	mov	r22, r5
     dca:	70 e0       	ldi	r23, 0x00	; 0
     dcc:	02 c0       	rjmp	.+4      	; 0xdd2 <vfprintf+0x182>
     dce:	6f ef       	ldi	r22, 0xFF	; 255
     dd0:	7f ef       	ldi	r23, 0xFF	; 255
     dd2:	c5 01       	movw	r24, r10
     dd4:	2c 87       	std	Y+12, r18	; 0x0c
     dd6:	6b d2       	rcall	.+1238   	; 0x12ae <strnlen_P>
     dd8:	2c 01       	movw	r4, r24
     dda:	2c 85       	ldd	r18, Y+12	; 0x0c
     ddc:	20 68       	ori	r18, 0x80	; 128
     dde:	22 2e       	mov	r2, r18
     de0:	83 01       	movw	r16, r6
     de2:	23 fc       	sbrc	r2, 3
     de4:	19 c0       	rjmp	.+50     	; 0xe18 <vfprintf+0x1c8>
     de6:	83 2d       	mov	r24, r3
     de8:	90 e0       	ldi	r25, 0x00	; 0
     dea:	48 16       	cp	r4, r24
     dec:	59 06       	cpc	r5, r25
     dee:	a0 f4       	brcc	.+40     	; 0xe18 <vfprintf+0x1c8>
     df0:	b7 01       	movw	r22, r14
     df2:	80 e2       	ldi	r24, 0x20	; 32
     df4:	90 e0       	ldi	r25, 0x00	; 0
     df6:	78 d2       	rcall	.+1264   	; 0x12e8 <fputc>
     df8:	3a 94       	dec	r3
     dfa:	f5 cf       	rjmp	.-22     	; 0xde6 <vfprintf+0x196>
     dfc:	f5 01       	movw	r30, r10
     dfe:	27 fc       	sbrc	r2, 7
     e00:	85 91       	lpm	r24, Z+
     e02:	27 fe       	sbrs	r2, 7
     e04:	81 91       	ld	r24, Z+
     e06:	5f 01       	movw	r10, r30
     e08:	b7 01       	movw	r22, r14
     e0a:	90 e0       	ldi	r25, 0x00	; 0
     e0c:	6d d2       	rcall	.+1242   	; 0x12e8 <fputc>
     e0e:	31 10       	cpse	r3, r1
     e10:	3a 94       	dec	r3
     e12:	f1 e0       	ldi	r31, 0x01	; 1
     e14:	4f 1a       	sub	r4, r31
     e16:	51 08       	sbc	r5, r1
     e18:	41 14       	cp	r4, r1
     e1a:	51 04       	cpc	r5, r1
     e1c:	79 f7       	brne	.-34     	; 0xdfc <vfprintf+0x1ac>
     e1e:	de c0       	rjmp	.+444    	; 0xfdc <vfprintf+0x38c>
     e20:	84 36       	cpi	r24, 0x64	; 100
     e22:	11 f0       	breq	.+4      	; 0xe28 <vfprintf+0x1d8>
     e24:	89 36       	cpi	r24, 0x69	; 105
     e26:	31 f5       	brne	.+76     	; 0xe74 <vfprintf+0x224>
     e28:	f8 01       	movw	r30, r16
     e2a:	27 ff       	sbrs	r18, 7
     e2c:	07 c0       	rjmp	.+14     	; 0xe3c <vfprintf+0x1ec>
     e2e:	60 81       	ld	r22, Z
     e30:	71 81       	ldd	r23, Z+1	; 0x01
     e32:	82 81       	ldd	r24, Z+2	; 0x02
     e34:	93 81       	ldd	r25, Z+3	; 0x03
     e36:	0c 5f       	subi	r16, 0xFC	; 252
     e38:	1f 4f       	sbci	r17, 0xFF	; 255
     e3a:	08 c0       	rjmp	.+16     	; 0xe4c <vfprintf+0x1fc>
     e3c:	60 81       	ld	r22, Z
     e3e:	71 81       	ldd	r23, Z+1	; 0x01
     e40:	88 27       	eor	r24, r24
     e42:	77 fd       	sbrc	r23, 7
     e44:	80 95       	com	r24
     e46:	98 2f       	mov	r25, r24
     e48:	0e 5f       	subi	r16, 0xFE	; 254
     e4a:	1f 4f       	sbci	r17, 0xFF	; 255
     e4c:	2f 76       	andi	r18, 0x6F	; 111
     e4e:	b2 2e       	mov	r11, r18
     e50:	97 ff       	sbrs	r25, 7
     e52:	09 c0       	rjmp	.+18     	; 0xe66 <vfprintf+0x216>
     e54:	90 95       	com	r25
     e56:	80 95       	com	r24
     e58:	70 95       	com	r23
     e5a:	61 95       	neg	r22
     e5c:	7f 4f       	sbci	r23, 0xFF	; 255
     e5e:	8f 4f       	sbci	r24, 0xFF	; 255
     e60:	9f 4f       	sbci	r25, 0xFF	; 255
     e62:	20 68       	ori	r18, 0x80	; 128
     e64:	b2 2e       	mov	r11, r18
     e66:	2a e0       	ldi	r18, 0x0A	; 10
     e68:	30 e0       	ldi	r19, 0x00	; 0
     e6a:	a4 01       	movw	r20, r8
     e6c:	6f d2       	rcall	.+1246   	; 0x134c <__ultoa_invert>
     e6e:	a8 2e       	mov	r10, r24
     e70:	a8 18       	sub	r10, r8
     e72:	43 c0       	rjmp	.+134    	; 0xefa <vfprintf+0x2aa>
     e74:	85 37       	cpi	r24, 0x75	; 117
     e76:	29 f4       	brne	.+10     	; 0xe82 <vfprintf+0x232>
     e78:	2f 7e       	andi	r18, 0xEF	; 239
     e7a:	b2 2e       	mov	r11, r18
     e7c:	2a e0       	ldi	r18, 0x0A	; 10
     e7e:	30 e0       	ldi	r19, 0x00	; 0
     e80:	25 c0       	rjmp	.+74     	; 0xecc <vfprintf+0x27c>
     e82:	f2 2f       	mov	r31, r18
     e84:	f9 7f       	andi	r31, 0xF9	; 249
     e86:	bf 2e       	mov	r11, r31
     e88:	8f 36       	cpi	r24, 0x6F	; 111
     e8a:	c1 f0       	breq	.+48     	; 0xebc <vfprintf+0x26c>
     e8c:	18 f4       	brcc	.+6      	; 0xe94 <vfprintf+0x244>
     e8e:	88 35       	cpi	r24, 0x58	; 88
     e90:	79 f0       	breq	.+30     	; 0xeb0 <vfprintf+0x260>
     e92:	ad c0       	rjmp	.+346    	; 0xfee <vfprintf+0x39e>
     e94:	80 37       	cpi	r24, 0x70	; 112
     e96:	19 f0       	breq	.+6      	; 0xe9e <vfprintf+0x24e>
     e98:	88 37       	cpi	r24, 0x78	; 120
     e9a:	21 f0       	breq	.+8      	; 0xea4 <vfprintf+0x254>
     e9c:	a8 c0       	rjmp	.+336    	; 0xfee <vfprintf+0x39e>
     e9e:	2f 2f       	mov	r18, r31
     ea0:	20 61       	ori	r18, 0x10	; 16
     ea2:	b2 2e       	mov	r11, r18
     ea4:	b4 fe       	sbrs	r11, 4
     ea6:	0d c0       	rjmp	.+26     	; 0xec2 <vfprintf+0x272>
     ea8:	8b 2d       	mov	r24, r11
     eaa:	84 60       	ori	r24, 0x04	; 4
     eac:	b8 2e       	mov	r11, r24
     eae:	09 c0       	rjmp	.+18     	; 0xec2 <vfprintf+0x272>
     eb0:	24 ff       	sbrs	r18, 4
     eb2:	0a c0       	rjmp	.+20     	; 0xec8 <vfprintf+0x278>
     eb4:	9f 2f       	mov	r25, r31
     eb6:	96 60       	ori	r25, 0x06	; 6
     eb8:	b9 2e       	mov	r11, r25
     eba:	06 c0       	rjmp	.+12     	; 0xec8 <vfprintf+0x278>
     ebc:	28 e0       	ldi	r18, 0x08	; 8
     ebe:	30 e0       	ldi	r19, 0x00	; 0
     ec0:	05 c0       	rjmp	.+10     	; 0xecc <vfprintf+0x27c>
     ec2:	20 e1       	ldi	r18, 0x10	; 16
     ec4:	30 e0       	ldi	r19, 0x00	; 0
     ec6:	02 c0       	rjmp	.+4      	; 0xecc <vfprintf+0x27c>
     ec8:	20 e1       	ldi	r18, 0x10	; 16
     eca:	32 e0       	ldi	r19, 0x02	; 2
     ecc:	f8 01       	movw	r30, r16
     ece:	b7 fe       	sbrs	r11, 7
     ed0:	07 c0       	rjmp	.+14     	; 0xee0 <vfprintf+0x290>
     ed2:	60 81       	ld	r22, Z
     ed4:	71 81       	ldd	r23, Z+1	; 0x01
     ed6:	82 81       	ldd	r24, Z+2	; 0x02
     ed8:	93 81       	ldd	r25, Z+3	; 0x03
     eda:	0c 5f       	subi	r16, 0xFC	; 252
     edc:	1f 4f       	sbci	r17, 0xFF	; 255
     ede:	06 c0       	rjmp	.+12     	; 0xeec <vfprintf+0x29c>
     ee0:	60 81       	ld	r22, Z
     ee2:	71 81       	ldd	r23, Z+1	; 0x01
     ee4:	80 e0       	ldi	r24, 0x00	; 0
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	0e 5f       	subi	r16, 0xFE	; 254
     eea:	1f 4f       	sbci	r17, 0xFF	; 255
     eec:	a4 01       	movw	r20, r8
     eee:	2e d2       	rcall	.+1116   	; 0x134c <__ultoa_invert>
     ef0:	a8 2e       	mov	r10, r24
     ef2:	a8 18       	sub	r10, r8
     ef4:	fb 2d       	mov	r31, r11
     ef6:	ff 77       	andi	r31, 0x7F	; 127
     ef8:	bf 2e       	mov	r11, r31
     efa:	b6 fe       	sbrs	r11, 6
     efc:	0b c0       	rjmp	.+22     	; 0xf14 <vfprintf+0x2c4>
     efe:	2b 2d       	mov	r18, r11
     f00:	2e 7f       	andi	r18, 0xFE	; 254
     f02:	a5 14       	cp	r10, r5
     f04:	50 f4       	brcc	.+20     	; 0xf1a <vfprintf+0x2ca>
     f06:	b4 fe       	sbrs	r11, 4
     f08:	0a c0       	rjmp	.+20     	; 0xf1e <vfprintf+0x2ce>
     f0a:	b2 fc       	sbrc	r11, 2
     f0c:	08 c0       	rjmp	.+16     	; 0xf1e <vfprintf+0x2ce>
     f0e:	2b 2d       	mov	r18, r11
     f10:	2e 7e       	andi	r18, 0xEE	; 238
     f12:	05 c0       	rjmp	.+10     	; 0xf1e <vfprintf+0x2ce>
     f14:	7a 2c       	mov	r7, r10
     f16:	2b 2d       	mov	r18, r11
     f18:	03 c0       	rjmp	.+6      	; 0xf20 <vfprintf+0x2d0>
     f1a:	7a 2c       	mov	r7, r10
     f1c:	01 c0       	rjmp	.+2      	; 0xf20 <vfprintf+0x2d0>
     f1e:	75 2c       	mov	r7, r5
     f20:	24 ff       	sbrs	r18, 4
     f22:	0d c0       	rjmp	.+26     	; 0xf3e <vfprintf+0x2ee>
     f24:	fe 01       	movw	r30, r28
     f26:	ea 0d       	add	r30, r10
     f28:	f1 1d       	adc	r31, r1
     f2a:	80 81       	ld	r24, Z
     f2c:	80 33       	cpi	r24, 0x30	; 48
     f2e:	11 f4       	brne	.+4      	; 0xf34 <vfprintf+0x2e4>
     f30:	29 7e       	andi	r18, 0xE9	; 233
     f32:	09 c0       	rjmp	.+18     	; 0xf46 <vfprintf+0x2f6>
     f34:	22 ff       	sbrs	r18, 2
     f36:	06 c0       	rjmp	.+12     	; 0xf44 <vfprintf+0x2f4>
     f38:	73 94       	inc	r7
     f3a:	73 94       	inc	r7
     f3c:	04 c0       	rjmp	.+8      	; 0xf46 <vfprintf+0x2f6>
     f3e:	82 2f       	mov	r24, r18
     f40:	86 78       	andi	r24, 0x86	; 134
     f42:	09 f0       	breq	.+2      	; 0xf46 <vfprintf+0x2f6>
     f44:	73 94       	inc	r7
     f46:	23 fd       	sbrc	r18, 3
     f48:	12 c0       	rjmp	.+36     	; 0xf6e <vfprintf+0x31e>
     f4a:	20 ff       	sbrs	r18, 0
     f4c:	06 c0       	rjmp	.+12     	; 0xf5a <vfprintf+0x30a>
     f4e:	5a 2c       	mov	r5, r10
     f50:	73 14       	cp	r7, r3
     f52:	18 f4       	brcc	.+6      	; 0xf5a <vfprintf+0x30a>
     f54:	53 0c       	add	r5, r3
     f56:	57 18       	sub	r5, r7
     f58:	73 2c       	mov	r7, r3
     f5a:	73 14       	cp	r7, r3
     f5c:	60 f4       	brcc	.+24     	; 0xf76 <vfprintf+0x326>
     f5e:	b7 01       	movw	r22, r14
     f60:	80 e2       	ldi	r24, 0x20	; 32
     f62:	90 e0       	ldi	r25, 0x00	; 0
     f64:	2c 87       	std	Y+12, r18	; 0x0c
     f66:	c0 d1       	rcall	.+896    	; 0x12e8 <fputc>
     f68:	73 94       	inc	r7
     f6a:	2c 85       	ldd	r18, Y+12	; 0x0c
     f6c:	f6 cf       	rjmp	.-20     	; 0xf5a <vfprintf+0x30a>
     f6e:	73 14       	cp	r7, r3
     f70:	10 f4       	brcc	.+4      	; 0xf76 <vfprintf+0x326>
     f72:	37 18       	sub	r3, r7
     f74:	01 c0       	rjmp	.+2      	; 0xf78 <vfprintf+0x328>
     f76:	31 2c       	mov	r3, r1
     f78:	24 ff       	sbrs	r18, 4
     f7a:	11 c0       	rjmp	.+34     	; 0xf9e <vfprintf+0x34e>
     f7c:	b7 01       	movw	r22, r14
     f7e:	80 e3       	ldi	r24, 0x30	; 48
     f80:	90 e0       	ldi	r25, 0x00	; 0
     f82:	2c 87       	std	Y+12, r18	; 0x0c
     f84:	b1 d1       	rcall	.+866    	; 0x12e8 <fputc>
     f86:	2c 85       	ldd	r18, Y+12	; 0x0c
     f88:	22 ff       	sbrs	r18, 2
     f8a:	16 c0       	rjmp	.+44     	; 0xfb8 <vfprintf+0x368>
     f8c:	21 ff       	sbrs	r18, 1
     f8e:	03 c0       	rjmp	.+6      	; 0xf96 <vfprintf+0x346>
     f90:	88 e5       	ldi	r24, 0x58	; 88
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	02 c0       	rjmp	.+4      	; 0xf9a <vfprintf+0x34a>
     f96:	88 e7       	ldi	r24, 0x78	; 120
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	b7 01       	movw	r22, r14
     f9c:	0c c0       	rjmp	.+24     	; 0xfb6 <vfprintf+0x366>
     f9e:	82 2f       	mov	r24, r18
     fa0:	86 78       	andi	r24, 0x86	; 134
     fa2:	51 f0       	breq	.+20     	; 0xfb8 <vfprintf+0x368>
     fa4:	21 fd       	sbrc	r18, 1
     fa6:	02 c0       	rjmp	.+4      	; 0xfac <vfprintf+0x35c>
     fa8:	80 e2       	ldi	r24, 0x20	; 32
     faa:	01 c0       	rjmp	.+2      	; 0xfae <vfprintf+0x35e>
     fac:	8b e2       	ldi	r24, 0x2B	; 43
     fae:	27 fd       	sbrc	r18, 7
     fb0:	8d e2       	ldi	r24, 0x2D	; 45
     fb2:	b7 01       	movw	r22, r14
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	98 d1       	rcall	.+816    	; 0x12e8 <fputc>
     fb8:	a5 14       	cp	r10, r5
     fba:	30 f4       	brcc	.+12     	; 0xfc8 <vfprintf+0x378>
     fbc:	b7 01       	movw	r22, r14
     fbe:	80 e3       	ldi	r24, 0x30	; 48
     fc0:	90 e0       	ldi	r25, 0x00	; 0
     fc2:	92 d1       	rcall	.+804    	; 0x12e8 <fputc>
     fc4:	5a 94       	dec	r5
     fc6:	f8 cf       	rjmp	.-16     	; 0xfb8 <vfprintf+0x368>
     fc8:	aa 94       	dec	r10
     fca:	f4 01       	movw	r30, r8
     fcc:	ea 0d       	add	r30, r10
     fce:	f1 1d       	adc	r31, r1
     fd0:	80 81       	ld	r24, Z
     fd2:	b7 01       	movw	r22, r14
     fd4:	90 e0       	ldi	r25, 0x00	; 0
     fd6:	88 d1       	rcall	.+784    	; 0x12e8 <fputc>
     fd8:	a1 10       	cpse	r10, r1
     fda:	f6 cf       	rjmp	.-20     	; 0xfc8 <vfprintf+0x378>
     fdc:	33 20       	and	r3, r3
     fde:	09 f4       	brne	.+2      	; 0xfe2 <vfprintf+0x392>
     fe0:	5d ce       	rjmp	.-838    	; 0xc9c <vfprintf+0x4c>
     fe2:	b7 01       	movw	r22, r14
     fe4:	80 e2       	ldi	r24, 0x20	; 32
     fe6:	90 e0       	ldi	r25, 0x00	; 0
     fe8:	7f d1       	rcall	.+766    	; 0x12e8 <fputc>
     fea:	3a 94       	dec	r3
     fec:	f7 cf       	rjmp	.-18     	; 0xfdc <vfprintf+0x38c>
     fee:	f7 01       	movw	r30, r14
     ff0:	86 81       	ldd	r24, Z+6	; 0x06
     ff2:	97 81       	ldd	r25, Z+7	; 0x07
     ff4:	02 c0       	rjmp	.+4      	; 0xffa <vfprintf+0x3aa>
     ff6:	8f ef       	ldi	r24, 0xFF	; 255
     ff8:	9f ef       	ldi	r25, 0xFF	; 255
     ffa:	2c 96       	adiw	r28, 0x0c	; 12
     ffc:	0f b6       	in	r0, 0x3f	; 63
     ffe:	f8 94       	cli
    1000:	de bf       	out	0x3e, r29	; 62
    1002:	0f be       	out	0x3f, r0	; 63
    1004:	cd bf       	out	0x3d, r28	; 61
    1006:	df 91       	pop	r29
    1008:	cf 91       	pop	r28
    100a:	1f 91       	pop	r17
    100c:	0f 91       	pop	r16
    100e:	ff 90       	pop	r15
    1010:	ef 90       	pop	r14
    1012:	df 90       	pop	r13
    1014:	cf 90       	pop	r12
    1016:	bf 90       	pop	r11
    1018:	af 90       	pop	r10
    101a:	9f 90       	pop	r9
    101c:	8f 90       	pop	r8
    101e:	7f 90       	pop	r7
    1020:	6f 90       	pop	r6
    1022:	5f 90       	pop	r5
    1024:	4f 90       	pop	r4
    1026:	3f 90       	pop	r3
    1028:	2f 90       	pop	r2
    102a:	08 95       	ret

0000102c <calloc>:
    102c:	0f 93       	push	r16
    102e:	1f 93       	push	r17
    1030:	cf 93       	push	r28
    1032:	df 93       	push	r29
    1034:	86 9f       	mul	r24, r22
    1036:	80 01       	movw	r16, r0
    1038:	87 9f       	mul	r24, r23
    103a:	10 0d       	add	r17, r0
    103c:	96 9f       	mul	r25, r22
    103e:	10 0d       	add	r17, r0
    1040:	11 24       	eor	r1, r1
    1042:	c8 01       	movw	r24, r16
    1044:	0d d0       	rcall	.+26     	; 0x1060 <malloc>
    1046:	ec 01       	movw	r28, r24
    1048:	00 97       	sbiw	r24, 0x00	; 0
    104a:	21 f0       	breq	.+8      	; 0x1054 <calloc+0x28>
    104c:	a8 01       	movw	r20, r16
    104e:	60 e0       	ldi	r22, 0x00	; 0
    1050:	70 e0       	ldi	r23, 0x00	; 0
    1052:	38 d1       	rcall	.+624    	; 0x12c4 <memset>
    1054:	ce 01       	movw	r24, r28
    1056:	df 91       	pop	r29
    1058:	cf 91       	pop	r28
    105a:	1f 91       	pop	r17
    105c:	0f 91       	pop	r16
    105e:	08 95       	ret

00001060 <malloc>:
    1060:	cf 93       	push	r28
    1062:	df 93       	push	r29
    1064:	82 30       	cpi	r24, 0x02	; 2
    1066:	91 05       	cpc	r25, r1
    1068:	10 f4       	brcc	.+4      	; 0x106e <malloc+0xe>
    106a:	82 e0       	ldi	r24, 0x02	; 2
    106c:	90 e0       	ldi	r25, 0x00	; 0
    106e:	e0 91 35 03 	lds	r30, 0x0335
    1072:	f0 91 36 03 	lds	r31, 0x0336
    1076:	20 e0       	ldi	r18, 0x00	; 0
    1078:	30 e0       	ldi	r19, 0x00	; 0
    107a:	a0 e0       	ldi	r26, 0x00	; 0
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	30 97       	sbiw	r30, 0x00	; 0
    1080:	39 f1       	breq	.+78     	; 0x10d0 <malloc+0x70>
    1082:	40 81       	ld	r20, Z
    1084:	51 81       	ldd	r21, Z+1	; 0x01
    1086:	48 17       	cp	r20, r24
    1088:	59 07       	cpc	r21, r25
    108a:	b8 f0       	brcs	.+46     	; 0x10ba <malloc+0x5a>
    108c:	48 17       	cp	r20, r24
    108e:	59 07       	cpc	r21, r25
    1090:	71 f4       	brne	.+28     	; 0x10ae <malloc+0x4e>
    1092:	82 81       	ldd	r24, Z+2	; 0x02
    1094:	93 81       	ldd	r25, Z+3	; 0x03
    1096:	10 97       	sbiw	r26, 0x00	; 0
    1098:	29 f0       	breq	.+10     	; 0x10a4 <malloc+0x44>
    109a:	13 96       	adiw	r26, 0x03	; 3
    109c:	9c 93       	st	X, r25
    109e:	8e 93       	st	-X, r24
    10a0:	12 97       	sbiw	r26, 0x02	; 2
    10a2:	2c c0       	rjmp	.+88     	; 0x10fc <malloc+0x9c>
    10a4:	90 93 36 03 	sts	0x0336, r25
    10a8:	80 93 35 03 	sts	0x0335, r24
    10ac:	27 c0       	rjmp	.+78     	; 0x10fc <malloc+0x9c>
    10ae:	21 15       	cp	r18, r1
    10b0:	31 05       	cpc	r19, r1
    10b2:	31 f0       	breq	.+12     	; 0x10c0 <malloc+0x60>
    10b4:	42 17       	cp	r20, r18
    10b6:	53 07       	cpc	r21, r19
    10b8:	18 f0       	brcs	.+6      	; 0x10c0 <malloc+0x60>
    10ba:	a9 01       	movw	r20, r18
    10bc:	db 01       	movw	r26, r22
    10be:	01 c0       	rjmp	.+2      	; 0x10c2 <malloc+0x62>
    10c0:	ef 01       	movw	r28, r30
    10c2:	9a 01       	movw	r18, r20
    10c4:	bd 01       	movw	r22, r26
    10c6:	df 01       	movw	r26, r30
    10c8:	02 80       	ldd	r0, Z+2	; 0x02
    10ca:	f3 81       	ldd	r31, Z+3	; 0x03
    10cc:	e0 2d       	mov	r30, r0
    10ce:	d7 cf       	rjmp	.-82     	; 0x107e <malloc+0x1e>
    10d0:	21 15       	cp	r18, r1
    10d2:	31 05       	cpc	r19, r1
    10d4:	f9 f0       	breq	.+62     	; 0x1114 <malloc+0xb4>
    10d6:	28 1b       	sub	r18, r24
    10d8:	39 0b       	sbc	r19, r25
    10da:	24 30       	cpi	r18, 0x04	; 4
    10dc:	31 05       	cpc	r19, r1
    10de:	80 f4       	brcc	.+32     	; 0x1100 <malloc+0xa0>
    10e0:	8a 81       	ldd	r24, Y+2	; 0x02
    10e2:	9b 81       	ldd	r25, Y+3	; 0x03
    10e4:	61 15       	cp	r22, r1
    10e6:	71 05       	cpc	r23, r1
    10e8:	21 f0       	breq	.+8      	; 0x10f2 <malloc+0x92>
    10ea:	fb 01       	movw	r30, r22
    10ec:	93 83       	std	Z+3, r25	; 0x03
    10ee:	82 83       	std	Z+2, r24	; 0x02
    10f0:	04 c0       	rjmp	.+8      	; 0x10fa <malloc+0x9a>
    10f2:	90 93 36 03 	sts	0x0336, r25
    10f6:	80 93 35 03 	sts	0x0335, r24
    10fa:	fe 01       	movw	r30, r28
    10fc:	32 96       	adiw	r30, 0x02	; 2
    10fe:	44 c0       	rjmp	.+136    	; 0x1188 <malloc+0x128>
    1100:	fe 01       	movw	r30, r28
    1102:	e2 0f       	add	r30, r18
    1104:	f3 1f       	adc	r31, r19
    1106:	81 93       	st	Z+, r24
    1108:	91 93       	st	Z+, r25
    110a:	22 50       	subi	r18, 0x02	; 2
    110c:	31 09       	sbc	r19, r1
    110e:	39 83       	std	Y+1, r19	; 0x01
    1110:	28 83       	st	Y, r18
    1112:	3a c0       	rjmp	.+116    	; 0x1188 <malloc+0x128>
    1114:	20 91 33 03 	lds	r18, 0x0333
    1118:	30 91 34 03 	lds	r19, 0x0334
    111c:	23 2b       	or	r18, r19
    111e:	41 f4       	brne	.+16     	; 0x1130 <malloc+0xd0>
    1120:	20 91 02 02 	lds	r18, 0x0202
    1124:	30 91 03 02 	lds	r19, 0x0203
    1128:	30 93 34 03 	sts	0x0334, r19
    112c:	20 93 33 03 	sts	0x0333, r18
    1130:	20 91 00 02 	lds	r18, 0x0200
    1134:	30 91 01 02 	lds	r19, 0x0201
    1138:	21 15       	cp	r18, r1
    113a:	31 05       	cpc	r19, r1
    113c:	41 f4       	brne	.+16     	; 0x114e <malloc+0xee>
    113e:	2d b7       	in	r18, 0x3d	; 61
    1140:	3e b7       	in	r19, 0x3e	; 62
    1142:	40 91 04 02 	lds	r20, 0x0204
    1146:	50 91 05 02 	lds	r21, 0x0205
    114a:	24 1b       	sub	r18, r20
    114c:	35 0b       	sbc	r19, r21
    114e:	e0 91 33 03 	lds	r30, 0x0333
    1152:	f0 91 34 03 	lds	r31, 0x0334
    1156:	e2 17       	cp	r30, r18
    1158:	f3 07       	cpc	r31, r19
    115a:	a0 f4       	brcc	.+40     	; 0x1184 <malloc+0x124>
    115c:	2e 1b       	sub	r18, r30
    115e:	3f 0b       	sbc	r19, r31
    1160:	28 17       	cp	r18, r24
    1162:	39 07       	cpc	r19, r25
    1164:	78 f0       	brcs	.+30     	; 0x1184 <malloc+0x124>
    1166:	ac 01       	movw	r20, r24
    1168:	4e 5f       	subi	r20, 0xFE	; 254
    116a:	5f 4f       	sbci	r21, 0xFF	; 255
    116c:	24 17       	cp	r18, r20
    116e:	35 07       	cpc	r19, r21
    1170:	48 f0       	brcs	.+18     	; 0x1184 <malloc+0x124>
    1172:	4e 0f       	add	r20, r30
    1174:	5f 1f       	adc	r21, r31
    1176:	50 93 34 03 	sts	0x0334, r21
    117a:	40 93 33 03 	sts	0x0333, r20
    117e:	81 93       	st	Z+, r24
    1180:	91 93       	st	Z+, r25
    1182:	02 c0       	rjmp	.+4      	; 0x1188 <malloc+0x128>
    1184:	e0 e0       	ldi	r30, 0x00	; 0
    1186:	f0 e0       	ldi	r31, 0x00	; 0
    1188:	cf 01       	movw	r24, r30
    118a:	df 91       	pop	r29
    118c:	cf 91       	pop	r28
    118e:	08 95       	ret

00001190 <free>:
    1190:	cf 93       	push	r28
    1192:	df 93       	push	r29
    1194:	00 97       	sbiw	r24, 0x00	; 0
    1196:	09 f4       	brne	.+2      	; 0x119a <free+0xa>
    1198:	87 c0       	rjmp	.+270    	; 0x12a8 <free+0x118>
    119a:	fc 01       	movw	r30, r24
    119c:	32 97       	sbiw	r30, 0x02	; 2
    119e:	13 82       	std	Z+3, r1	; 0x03
    11a0:	12 82       	std	Z+2, r1	; 0x02
    11a2:	c0 91 35 03 	lds	r28, 0x0335
    11a6:	d0 91 36 03 	lds	r29, 0x0336
    11aa:	20 97       	sbiw	r28, 0x00	; 0
    11ac:	81 f4       	brne	.+32     	; 0x11ce <free+0x3e>
    11ae:	20 81       	ld	r18, Z
    11b0:	31 81       	ldd	r19, Z+1	; 0x01
    11b2:	28 0f       	add	r18, r24
    11b4:	39 1f       	adc	r19, r25
    11b6:	80 91 33 03 	lds	r24, 0x0333
    11ba:	90 91 34 03 	lds	r25, 0x0334
    11be:	82 17       	cp	r24, r18
    11c0:	93 07       	cpc	r25, r19
    11c2:	79 f5       	brne	.+94     	; 0x1222 <free+0x92>
    11c4:	f0 93 34 03 	sts	0x0334, r31
    11c8:	e0 93 33 03 	sts	0x0333, r30
    11cc:	6d c0       	rjmp	.+218    	; 0x12a8 <free+0x118>
    11ce:	de 01       	movw	r26, r28
    11d0:	20 e0       	ldi	r18, 0x00	; 0
    11d2:	30 e0       	ldi	r19, 0x00	; 0
    11d4:	ae 17       	cp	r26, r30
    11d6:	bf 07       	cpc	r27, r31
    11d8:	50 f4       	brcc	.+20     	; 0x11ee <free+0x5e>
    11da:	12 96       	adiw	r26, 0x02	; 2
    11dc:	4d 91       	ld	r20, X+
    11de:	5c 91       	ld	r21, X
    11e0:	13 97       	sbiw	r26, 0x03	; 3
    11e2:	9d 01       	movw	r18, r26
    11e4:	41 15       	cp	r20, r1
    11e6:	51 05       	cpc	r21, r1
    11e8:	09 f1       	breq	.+66     	; 0x122c <free+0x9c>
    11ea:	da 01       	movw	r26, r20
    11ec:	f3 cf       	rjmp	.-26     	; 0x11d4 <free+0x44>
    11ee:	b3 83       	std	Z+3, r27	; 0x03
    11f0:	a2 83       	std	Z+2, r26	; 0x02
    11f2:	40 81       	ld	r20, Z
    11f4:	51 81       	ldd	r21, Z+1	; 0x01
    11f6:	84 0f       	add	r24, r20
    11f8:	95 1f       	adc	r25, r21
    11fa:	8a 17       	cp	r24, r26
    11fc:	9b 07       	cpc	r25, r27
    11fe:	71 f4       	brne	.+28     	; 0x121c <free+0x8c>
    1200:	8d 91       	ld	r24, X+
    1202:	9c 91       	ld	r25, X
    1204:	11 97       	sbiw	r26, 0x01	; 1
    1206:	84 0f       	add	r24, r20
    1208:	95 1f       	adc	r25, r21
    120a:	02 96       	adiw	r24, 0x02	; 2
    120c:	91 83       	std	Z+1, r25	; 0x01
    120e:	80 83       	st	Z, r24
    1210:	12 96       	adiw	r26, 0x02	; 2
    1212:	8d 91       	ld	r24, X+
    1214:	9c 91       	ld	r25, X
    1216:	13 97       	sbiw	r26, 0x03	; 3
    1218:	93 83       	std	Z+3, r25	; 0x03
    121a:	82 83       	std	Z+2, r24	; 0x02
    121c:	21 15       	cp	r18, r1
    121e:	31 05       	cpc	r19, r1
    1220:	29 f4       	brne	.+10     	; 0x122c <free+0x9c>
    1222:	f0 93 36 03 	sts	0x0336, r31
    1226:	e0 93 35 03 	sts	0x0335, r30
    122a:	3e c0       	rjmp	.+124    	; 0x12a8 <free+0x118>
    122c:	d9 01       	movw	r26, r18
    122e:	13 96       	adiw	r26, 0x03	; 3
    1230:	fc 93       	st	X, r31
    1232:	ee 93       	st	-X, r30
    1234:	12 97       	sbiw	r26, 0x02	; 2
    1236:	4d 91       	ld	r20, X+
    1238:	5d 91       	ld	r21, X+
    123a:	a4 0f       	add	r26, r20
    123c:	b5 1f       	adc	r27, r21
    123e:	ea 17       	cp	r30, r26
    1240:	fb 07       	cpc	r31, r27
    1242:	79 f4       	brne	.+30     	; 0x1262 <free+0xd2>
    1244:	80 81       	ld	r24, Z
    1246:	91 81       	ldd	r25, Z+1	; 0x01
    1248:	84 0f       	add	r24, r20
    124a:	95 1f       	adc	r25, r21
    124c:	02 96       	adiw	r24, 0x02	; 2
    124e:	d9 01       	movw	r26, r18
    1250:	11 96       	adiw	r26, 0x01	; 1
    1252:	9c 93       	st	X, r25
    1254:	8e 93       	st	-X, r24
    1256:	82 81       	ldd	r24, Z+2	; 0x02
    1258:	93 81       	ldd	r25, Z+3	; 0x03
    125a:	13 96       	adiw	r26, 0x03	; 3
    125c:	9c 93       	st	X, r25
    125e:	8e 93       	st	-X, r24
    1260:	12 97       	sbiw	r26, 0x02	; 2
    1262:	e0 e0       	ldi	r30, 0x00	; 0
    1264:	f0 e0       	ldi	r31, 0x00	; 0
    1266:	8a 81       	ldd	r24, Y+2	; 0x02
    1268:	9b 81       	ldd	r25, Y+3	; 0x03
    126a:	00 97       	sbiw	r24, 0x00	; 0
    126c:	19 f0       	breq	.+6      	; 0x1274 <free+0xe4>
    126e:	fe 01       	movw	r30, r28
    1270:	ec 01       	movw	r28, r24
    1272:	f9 cf       	rjmp	.-14     	; 0x1266 <free+0xd6>
    1274:	ce 01       	movw	r24, r28
    1276:	02 96       	adiw	r24, 0x02	; 2
    1278:	28 81       	ld	r18, Y
    127a:	39 81       	ldd	r19, Y+1	; 0x01
    127c:	82 0f       	add	r24, r18
    127e:	93 1f       	adc	r25, r19
    1280:	20 91 33 03 	lds	r18, 0x0333
    1284:	30 91 34 03 	lds	r19, 0x0334
    1288:	28 17       	cp	r18, r24
    128a:	39 07       	cpc	r19, r25
    128c:	69 f4       	brne	.+26     	; 0x12a8 <free+0x118>
    128e:	30 97       	sbiw	r30, 0x00	; 0
    1290:	29 f4       	brne	.+10     	; 0x129c <free+0x10c>
    1292:	10 92 36 03 	sts	0x0336, r1
    1296:	10 92 35 03 	sts	0x0335, r1
    129a:	02 c0       	rjmp	.+4      	; 0x12a0 <free+0x110>
    129c:	13 82       	std	Z+3, r1	; 0x03
    129e:	12 82       	std	Z+2, r1	; 0x02
    12a0:	d0 93 34 03 	sts	0x0334, r29
    12a4:	c0 93 33 03 	sts	0x0333, r28
    12a8:	df 91       	pop	r29
    12aa:	cf 91       	pop	r28
    12ac:	08 95       	ret

000012ae <strnlen_P>:
    12ae:	fc 01       	movw	r30, r24
    12b0:	05 90       	lpm	r0, Z+
    12b2:	61 50       	subi	r22, 0x01	; 1
    12b4:	70 40       	sbci	r23, 0x00	; 0
    12b6:	01 10       	cpse	r0, r1
    12b8:	d8 f7       	brcc	.-10     	; 0x12b0 <strnlen_P+0x2>
    12ba:	80 95       	com	r24
    12bc:	90 95       	com	r25
    12be:	8e 0f       	add	r24, r30
    12c0:	9f 1f       	adc	r25, r31
    12c2:	08 95       	ret

000012c4 <memset>:
    12c4:	dc 01       	movw	r26, r24
    12c6:	01 c0       	rjmp	.+2      	; 0x12ca <memset+0x6>
    12c8:	6d 93       	st	X+, r22
    12ca:	41 50       	subi	r20, 0x01	; 1
    12cc:	50 40       	sbci	r21, 0x00	; 0
    12ce:	e0 f7       	brcc	.-8      	; 0x12c8 <memset+0x4>
    12d0:	08 95       	ret

000012d2 <strnlen>:
    12d2:	fc 01       	movw	r30, r24
    12d4:	61 50       	subi	r22, 0x01	; 1
    12d6:	70 40       	sbci	r23, 0x00	; 0
    12d8:	01 90       	ld	r0, Z+
    12da:	01 10       	cpse	r0, r1
    12dc:	d8 f7       	brcc	.-10     	; 0x12d4 <strnlen+0x2>
    12de:	80 95       	com	r24
    12e0:	90 95       	com	r25
    12e2:	8e 0f       	add	r24, r30
    12e4:	9f 1f       	adc	r25, r31
    12e6:	08 95       	ret

000012e8 <fputc>:
    12e8:	0f 93       	push	r16
    12ea:	1f 93       	push	r17
    12ec:	cf 93       	push	r28
    12ee:	df 93       	push	r29
    12f0:	18 2f       	mov	r17, r24
    12f2:	09 2f       	mov	r16, r25
    12f4:	eb 01       	movw	r28, r22
    12f6:	8b 81       	ldd	r24, Y+3	; 0x03
    12f8:	81 fd       	sbrc	r24, 1
    12fa:	03 c0       	rjmp	.+6      	; 0x1302 <fputc+0x1a>
    12fc:	8f ef       	ldi	r24, 0xFF	; 255
    12fe:	9f ef       	ldi	r25, 0xFF	; 255
    1300:	20 c0       	rjmp	.+64     	; 0x1342 <fputc+0x5a>
    1302:	82 ff       	sbrs	r24, 2
    1304:	10 c0       	rjmp	.+32     	; 0x1326 <fputc+0x3e>
    1306:	4e 81       	ldd	r20, Y+6	; 0x06
    1308:	5f 81       	ldd	r21, Y+7	; 0x07
    130a:	2c 81       	ldd	r18, Y+4	; 0x04
    130c:	3d 81       	ldd	r19, Y+5	; 0x05
    130e:	42 17       	cp	r20, r18
    1310:	53 07       	cpc	r21, r19
    1312:	7c f4       	brge	.+30     	; 0x1332 <fputc+0x4a>
    1314:	e8 81       	ld	r30, Y
    1316:	f9 81       	ldd	r31, Y+1	; 0x01
    1318:	9f 01       	movw	r18, r30
    131a:	2f 5f       	subi	r18, 0xFF	; 255
    131c:	3f 4f       	sbci	r19, 0xFF	; 255
    131e:	39 83       	std	Y+1, r19	; 0x01
    1320:	28 83       	st	Y, r18
    1322:	10 83       	st	Z, r17
    1324:	06 c0       	rjmp	.+12     	; 0x1332 <fputc+0x4a>
    1326:	e8 85       	ldd	r30, Y+8	; 0x08
    1328:	f9 85       	ldd	r31, Y+9	; 0x09
    132a:	81 2f       	mov	r24, r17
    132c:	19 95       	eicall
    132e:	89 2b       	or	r24, r25
    1330:	29 f7       	brne	.-54     	; 0x12fc <fputc+0x14>
    1332:	2e 81       	ldd	r18, Y+6	; 0x06
    1334:	3f 81       	ldd	r19, Y+7	; 0x07
    1336:	2f 5f       	subi	r18, 0xFF	; 255
    1338:	3f 4f       	sbci	r19, 0xFF	; 255
    133a:	3f 83       	std	Y+7, r19	; 0x07
    133c:	2e 83       	std	Y+6, r18	; 0x06
    133e:	81 2f       	mov	r24, r17
    1340:	90 2f       	mov	r25, r16
    1342:	df 91       	pop	r29
    1344:	cf 91       	pop	r28
    1346:	1f 91       	pop	r17
    1348:	0f 91       	pop	r16
    134a:	08 95       	ret

0000134c <__ultoa_invert>:
    134c:	fa 01       	movw	r30, r20
    134e:	aa 27       	eor	r26, r26
    1350:	28 30       	cpi	r18, 0x08	; 8
    1352:	51 f1       	breq	.+84     	; 0x13a8 <__ultoa_invert+0x5c>
    1354:	20 31       	cpi	r18, 0x10	; 16
    1356:	81 f1       	breq	.+96     	; 0x13b8 <__ultoa_invert+0x6c>
    1358:	e8 94       	clt
    135a:	6f 93       	push	r22
    135c:	6e 7f       	andi	r22, 0xFE	; 254
    135e:	6e 5f       	subi	r22, 0xFE	; 254
    1360:	7f 4f       	sbci	r23, 0xFF	; 255
    1362:	8f 4f       	sbci	r24, 0xFF	; 255
    1364:	9f 4f       	sbci	r25, 0xFF	; 255
    1366:	af 4f       	sbci	r26, 0xFF	; 255
    1368:	b1 e0       	ldi	r27, 0x01	; 1
    136a:	3e d0       	rcall	.+124    	; 0x13e8 <__ultoa_invert+0x9c>
    136c:	b4 e0       	ldi	r27, 0x04	; 4
    136e:	3c d0       	rcall	.+120    	; 0x13e8 <__ultoa_invert+0x9c>
    1370:	67 0f       	add	r22, r23
    1372:	78 1f       	adc	r23, r24
    1374:	89 1f       	adc	r24, r25
    1376:	9a 1f       	adc	r25, r26
    1378:	a1 1d       	adc	r26, r1
    137a:	68 0f       	add	r22, r24
    137c:	79 1f       	adc	r23, r25
    137e:	8a 1f       	adc	r24, r26
    1380:	91 1d       	adc	r25, r1
    1382:	a1 1d       	adc	r26, r1
    1384:	6a 0f       	add	r22, r26
    1386:	71 1d       	adc	r23, r1
    1388:	81 1d       	adc	r24, r1
    138a:	91 1d       	adc	r25, r1
    138c:	a1 1d       	adc	r26, r1
    138e:	20 d0       	rcall	.+64     	; 0x13d0 <__ultoa_invert+0x84>
    1390:	09 f4       	brne	.+2      	; 0x1394 <__ultoa_invert+0x48>
    1392:	68 94       	set
    1394:	3f 91       	pop	r19
    1396:	2a e0       	ldi	r18, 0x0A	; 10
    1398:	26 9f       	mul	r18, r22
    139a:	11 24       	eor	r1, r1
    139c:	30 19       	sub	r19, r0
    139e:	30 5d       	subi	r19, 0xD0	; 208
    13a0:	31 93       	st	Z+, r19
    13a2:	de f6       	brtc	.-74     	; 0x135a <__ultoa_invert+0xe>
    13a4:	cf 01       	movw	r24, r30
    13a6:	08 95       	ret
    13a8:	46 2f       	mov	r20, r22
    13aa:	47 70       	andi	r20, 0x07	; 7
    13ac:	40 5d       	subi	r20, 0xD0	; 208
    13ae:	41 93       	st	Z+, r20
    13b0:	b3 e0       	ldi	r27, 0x03	; 3
    13b2:	0f d0       	rcall	.+30     	; 0x13d2 <__ultoa_invert+0x86>
    13b4:	c9 f7       	brne	.-14     	; 0x13a8 <__ultoa_invert+0x5c>
    13b6:	f6 cf       	rjmp	.-20     	; 0x13a4 <__ultoa_invert+0x58>
    13b8:	46 2f       	mov	r20, r22
    13ba:	4f 70       	andi	r20, 0x0F	; 15
    13bc:	40 5d       	subi	r20, 0xD0	; 208
    13be:	4a 33       	cpi	r20, 0x3A	; 58
    13c0:	18 f0       	brcs	.+6      	; 0x13c8 <__ultoa_invert+0x7c>
    13c2:	49 5d       	subi	r20, 0xD9	; 217
    13c4:	31 fd       	sbrc	r19, 1
    13c6:	40 52       	subi	r20, 0x20	; 32
    13c8:	41 93       	st	Z+, r20
    13ca:	02 d0       	rcall	.+4      	; 0x13d0 <__ultoa_invert+0x84>
    13cc:	a9 f7       	brne	.-22     	; 0x13b8 <__ultoa_invert+0x6c>
    13ce:	ea cf       	rjmp	.-44     	; 0x13a4 <__ultoa_invert+0x58>
    13d0:	b4 e0       	ldi	r27, 0x04	; 4
    13d2:	a6 95       	lsr	r26
    13d4:	97 95       	ror	r25
    13d6:	87 95       	ror	r24
    13d8:	77 95       	ror	r23
    13da:	67 95       	ror	r22
    13dc:	ba 95       	dec	r27
    13de:	c9 f7       	brne	.-14     	; 0x13d2 <__ultoa_invert+0x86>
    13e0:	00 97       	sbiw	r24, 0x00	; 0
    13e2:	61 05       	cpc	r22, r1
    13e4:	71 05       	cpc	r23, r1
    13e6:	08 95       	ret
    13e8:	9b 01       	movw	r18, r22
    13ea:	ac 01       	movw	r20, r24
    13ec:	0a 2e       	mov	r0, r26
    13ee:	06 94       	lsr	r0
    13f0:	57 95       	ror	r21
    13f2:	47 95       	ror	r20
    13f4:	37 95       	ror	r19
    13f6:	27 95       	ror	r18
    13f8:	ba 95       	dec	r27
    13fa:	c9 f7       	brne	.-14     	; 0x13ee <__ultoa_invert+0xa2>
    13fc:	62 0f       	add	r22, r18
    13fe:	73 1f       	adc	r23, r19
    1400:	84 1f       	adc	r24, r20
    1402:	95 1f       	adc	r25, r21
    1404:	a0 1d       	adc	r26, r0
    1406:	08 95       	ret

00001408 <_exit>:
    1408:	f8 94       	cli

0000140a <__stop_program>:
    140a:	ff cf       	rjmp	.-2      	; 0x140a <__stop_program>
