// Seed: 4193751953
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd91,
    parameter id_1 = 32'd89
) (
    input  tri  _id_0,
    input  tri  _id_1,
    output tri0 id_2
);
  assign id_2 = -1'b0;
  tri0 [1 : id_0  -  id_1] id_4, id_5, id_6, id_7;
  assign id_7 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_5,
      id_4,
      id_5,
      id_6,
      id_7,
      id_7
  );
  wire id_9;
  logic [1 : id_1] id_10 = id_8 ==? id_9;
  wire id_11;
endmodule
