#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001aaf39daa10 .scope module, "show_wave" "show_wave" 2 9;
 .timescale -9 -9;
L_000001aaf3a9f5a0 .functor BUFZ 1, L_000001aaf3a4e2d0, C4<0>, C4<0>, C4<0>;
v000001aaf3a48270_0 .var "CLR", 0 0;
v000001aaf3a46fb0_0 .var "DATA_IN", 7 0;
v000001aaf3a47eb0_0 .net "DATA_OUT", 7 0, L_000001aaf3a4d0b0;  1 drivers
v000001aaf3a48e50_0 .net "MISO", 0 0, L_000001aaf3a9f5a0;  1 drivers
v000001aaf3a484f0_0 .net "MOSI", 0 0, L_000001aaf3a4e2d0;  1 drivers
v000001aaf3a46d30_0 .var "RE", 0 0;
v000001aaf3a47370_0 .var "READ", 0 0;
v000001aaf3a472d0_0 .net "R_EMPTY_STATE", 0 0, L_000001aaf3a4c930;  1 drivers
v000001aaf3a48d10_0 .net "R_FULL_STATE", 0 0, L_000001aaf3a4ccf0;  1 drivers
v000001aaf3a486d0_0 .net "S_EMPTY_STATE", 0 0, L_000001aaf3a4f630;  1 drivers
v000001aaf3a477d0_0 .net "S_FULL_STATE", 0 0, L_000001aaf3a4e370;  1 drivers
v000001aaf3a47690_0 .var "TE", 0 0;
v000001aaf3a47050_0 .var "WRITE", 0 0;
v000001aaf3a48130_0 .net "clk_out", 0 0, L_000001aaf3a47410;  1 drivers
S_000001aaf39e0d90 .scope module, "clk_gen_ins" "clk_gen" 2 25, 3 2 0, S_000001aaf39daa10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "clk";
v000001aaf39d3320_0 .var "c", 7 0;
v000001aaf39d3500_0 .net "clk", 0 0, L_000001aaf3a47410;  alias, 1 drivers
L_000001aaf3a47410 .part v000001aaf39d3320_0, 0, 1;
S_000001aaf39642d0 .scope module, "receiver_test" "receiver" 2 37, 4 94 0, S_000001aaf39daa10;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLR";
    .port_info 1 /INPUT 1 "READ";
    .port_info 2 /INPUT 1 "RE";
    .port_info 3 /INPUT 1 "MISO";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 8 "DATA";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
v000001aaf3a0c6e0_0 .net "CLK", 0 0, L_000001aaf3a47410;  alias, 1 drivers
v000001aaf3a0ce60_0 .net "CLR", 0 0, v000001aaf3a48270_0;  1 drivers
v000001aaf3a0cf00_0 .var "COUNT_RECEIVED", 3 0;
v000001aaf3a0d220_0 .net "DATA", 7 0, L_000001aaf3a4d0b0;  alias, 1 drivers
v000001aaf3a0dcc0_0 .net "EMPTY_STATE", 0 0, L_000001aaf3a4c930;  alias, 1 drivers
v000001aaf3a0c640_0 .net "FULL_STATE", 0 0, L_000001aaf3a4ccf0;  alias, 1 drivers
L_000001aaf3a4fab0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001aaf3a0d7c0_0 .net "HIGH", 0 0, L_000001aaf3a4fab0;  1 drivers
L_000001aaf3a4fa68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001aaf3a0dae0_0 .net "LOW", 0 0, L_000001aaf3a4fa68;  1 drivers
v000001aaf3a0db80_0 .net "MISO", 0 0, L_000001aaf3a9f5a0;  alias, 1 drivers
v000001aaf3a0c780_0 .net "P_DATA_OUT", 7 0, L_000001aaf3a4cbb0;  1 drivers
v000001aaf3a0dc20_0 .net "RE", 0 0, v000001aaf3a46d30_0;  1 drivers
v000001aaf3a0c8c0_0 .net "READ", 0 0, v000001aaf3a47370_0;  1 drivers
v000001aaf3a0c500_0 .var "SHIFT_CLK", 0 0;
L_000001aaf3a4fb40 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001aaf3a0c140_0 .net/2u *"_ivl_12", 3 0, L_000001aaf3a4fb40;  1 drivers
v000001aaf3a0d900_0 .net *"_ivl_14", 0 0, L_000001aaf3a4cb10;  1 drivers
v000001aaf3a0caa0_0 .net *"_ivl_18", 31 0, L_000001aaf3a4cd90;  1 drivers
L_000001aaf3a4fb88 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aaf3a0c3c0_0 .net *"_ivl_21", 30 0, L_000001aaf3a4fb88;  1 drivers
L_000001aaf3a4fbd0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001aaf3a0c960_0 .net/2u *"_ivl_22", 31 0, L_000001aaf3a4fbd0;  1 drivers
v000001aaf3a0c1e0_0 .net *"_ivl_24", 0 0, L_000001aaf3a4ce30;  1 drivers
o000001aaf3a124b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001aaf3a0dea0_0 name=_ivl_26
v000001aaf3a0cfa0_0 .var *"_ivl_34", 0 0; Local signal
L_000001aaf3a4faf8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001aaf3a0d4a0_0 .net/2u *"_ivl_6", 3 0, L_000001aaf3a4faf8;  1 drivers
v000001aaf3a0ca00_0 .net *"_ivl_8", 0 0, L_000001aaf3a4cc50;  1 drivers
E_000001aaf39d8230 .event anyedge, v000001aaf39d3500_0;
E_000001aaf39d8a30 .event anyedge, v000001aaf3a0c8c0_0, v000001aaf39d2420_0, v000001aaf39d1b60_0;
L_000001aaf3a4cc50 .cmp/eq 4, v000001aaf3a0cf00_0, L_000001aaf3a4faf8;
L_000001aaf3a4c930 .functor MUXZ 1, L_000001aaf3a4fa68, L_000001aaf3a4fab0, L_000001aaf3a4cc50, C4<>;
L_000001aaf3a4cb10 .cmp/eq 4, v000001aaf3a0cf00_0, L_000001aaf3a4fb40;
L_000001aaf3a4ccf0 .functor MUXZ 1, L_000001aaf3a4fa68, L_000001aaf3a4fab0, L_000001aaf3a4cb10, C4<>;
L_000001aaf3a4cd90 .concat [ 1 31 0 0], v000001aaf3a47370_0, L_000001aaf3a4fb88;
L_000001aaf3a4ce30 .cmp/eq 32, L_000001aaf3a4cd90, L_000001aaf3a4fbd0;
L_000001aaf3a4d0b0 .functor MUXZ 8, o000001aaf3a124b8, L_000001aaf3a4cbb0, L_000001aaf3a4ce30, C4<>;
S_000001aaf3964460 .scope module, "receiver_shift_register" "SHIFT_REGISTER_8BIT" 4 113, 5 17 0, S_000001aaf39642d0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v000001aaf3a0df40_0 .net "CLK", 0 0, v000001aaf3a0c500_0;  1 drivers
v000001aaf3a0d720_0 .net "CLR", 0 0, v000001aaf3a48270_0;  alias, 1 drivers
o000001aaf3a120c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001aaf3a0c320_0 .net "P_DATA_IN", 7 0, o000001aaf3a120c8;  0 drivers
v000001aaf3a0da40_0 .net "P_DATA_OUT", 7 0, L_000001aaf3a4cbb0;  alias, 1 drivers
v000001aaf3a0c5a0_0 .net "SH_LD", 0 0, L_000001aaf3a4fab0;  alias, 1 drivers
v000001aaf3a0c820_0 .net "S_DATA_IN", 0 0, L_000001aaf3a9f5a0;  alias, 1 drivers
L_000001aaf3a4b990 .part o000001aaf3a120c8, 4, 4;
L_000001aaf3a4c750 .part o000001aaf3a120c8, 0, 4;
L_000001aaf3a4c890 .part L_000001aaf3a4cbb0, 4, 1;
L_000001aaf3a4cbb0 .concat8 [ 4 4 0 0], L_000001aaf3a4bc10, L_000001aaf3a4eff0;
S_000001aaf396ab50 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 5 26, 6 17 0, S_000001aaf3964460;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_000001aaf3a98420 .functor NOT 1, L_000001aaf3a4fab0, C4<0>, C4<0>, C4<0>;
L_000001aaf3a97af0 .functor NOT 1, v000001aaf3a48270_0, C4<0>, C4<0>, C4<0>;
L_000001aaf3a987a0 .functor AND 1, L_000001aaf3a98420, L_000001aaf3a4da10, C4<1>, C4<1>;
L_000001aaf3a982d0 .functor NOR 1, L_000001aaf3a4fab0, L_000001aaf3a4bb70, C4<0>, C4<0>;
L_000001aaf3a98030 .functor AND 1, L_000001aaf3a98420, L_000001aaf3a4d290, C4<1>, C4<1>;
L_000001aaf3a98810 .functor NOR 1, L_000001aaf3a4fab0, L_000001aaf3a4ba30, C4<0>, C4<0>;
L_000001aaf3a97b60 .functor AND 1, L_000001aaf3a98420, L_000001aaf3a4d010, C4<1>, C4<1>;
L_000001aaf3a979a0 .functor NOR 1, L_000001aaf3a4fab0, L_000001aaf3a4d8d0, C4<0>, C4<0>;
L_000001aaf3a98180 .functor AND 1, L_000001aaf3a98420, L_000001aaf3a4d330, C4<1>, C4<1>;
L_000001aaf3a98880 .functor NOR 1, L_000001aaf3a4fab0, L_000001aaf3a4d6f0, C4<0>, C4<0>;
L_000001aaf3a98340 .functor AND 1, L_000001aaf3a4c9d0, L_000001aaf3a97af0, C4<1>, C4<1>;
L_000001aaf3a98650 .functor OR 1, L_000001aaf3a4c110, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a980a0 .functor AND 1, L_000001aaf3a4d510, L_000001aaf3a97af0, C4<1>, C4<1>;
L_000001aaf3a97a10 .functor OR 1, L_000001aaf3a4d970, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a97bd0 .functor AND 1, L_000001aaf3a4dd30, L_000001aaf3a97af0, C4<1>, C4<1>;
L_000001aaf3a98490 .functor OR 1, L_000001aaf3a4de70, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a986c0 .functor AND 1, L_000001aaf3a4dab0, L_000001aaf3a97af0, C4<1>, C4<1>;
L_000001aaf3a983b0 .functor OR 1, L_000001aaf3a4e0f0, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a97cb0 .functor BUFZ 4, L_000001aaf3a4b990, C4<0000>, C4<0000>, C4<0000>;
v000001aaf39d2240_0 .net "CLK", 0 0, v000001aaf3a0c500_0;  alias, 1 drivers
v000001aaf39d2420_0 .net "CLR", 0 0, v000001aaf3a48270_0;  alias, 1 drivers
v000001aaf39c5fa0_0 .net "D_CLR", 3 0, L_000001aaf3a4ced0;  1 drivers
v000001aaf39c6860_0 .net "D_DATA", 3 0, L_000001aaf3a97cb0;  1 drivers
v000001aaf39c5820_0 .net "D_PRE", 3 0, L_000001aaf3a4bad0;  1 drivers
v000001aaf39b44f0_0 .net "P_DATA_IN", 3 0, L_000001aaf3a4b990;  1 drivers
v000001aaf39a7630_0 .net "P_DATA_OUT", 3 0, L_000001aaf3a4eff0;  1 drivers
v000001aaf3a09980_0 .net "SH_LD", 0 0, L_000001aaf3a4fab0;  alias, 1 drivers
v000001aaf3a081c0_0 .net "S_CLR", 3 0, L_000001aaf3a4ddd0;  1 drivers
v000001aaf3a08440_0 .net "S_DATA_IN", 0 0, L_000001aaf3a9f5a0;  alias, 1 drivers
v000001aaf3a08da0_0 .net "S_PRE", 3 0, L_000001aaf3a4d150;  1 drivers
v000001aaf3a09700_0 .net *"_ivl_101", 0 0, L_000001aaf3a98490;  1 drivers
v000001aaf3a09160_0 .net *"_ivl_104", 0 0, L_000001aaf3a4de70;  1 drivers
v000001aaf3a09c00_0 .net *"_ivl_106", 0 0, L_000001aaf3a986c0;  1 drivers
v000001aaf3a084e0_0 .net *"_ivl_110", 0 0, L_000001aaf3a4dab0;  1 drivers
v000001aaf3a09a20_0 .net *"_ivl_112", 0 0, L_000001aaf3a983b0;  1 drivers
v000001aaf3a086c0_0 .net *"_ivl_116", 0 0, L_000001aaf3a4e0f0;  1 drivers
v000001aaf3a09ac0_0 .net *"_ivl_34", 0 0, L_000001aaf3a987a0;  1 drivers
v000001aaf3a09f20_0 .net *"_ivl_37", 0 0, L_000001aaf3a4da10;  1 drivers
v000001aaf3a09840_0 .net *"_ivl_39", 0 0, L_000001aaf3a982d0;  1 drivers
v000001aaf3a088a0_0 .net *"_ivl_42", 0 0, L_000001aaf3a4bb70;  1 drivers
v000001aaf3a095c0_0 .net *"_ivl_44", 0 0, L_000001aaf3a98030;  1 drivers
v000001aaf3a08940_0 .net *"_ivl_47", 0 0, L_000001aaf3a4d290;  1 drivers
v000001aaf3a097a0_0 .net *"_ivl_49", 0 0, L_000001aaf3a98810;  1 drivers
v000001aaf3a093e0_0 .net *"_ivl_52", 0 0, L_000001aaf3a4ba30;  1 drivers
v000001aaf3a090c0_0 .net *"_ivl_54", 0 0, L_000001aaf3a97b60;  1 drivers
v000001aaf3a098e0_0 .net *"_ivl_57", 0 0, L_000001aaf3a4d010;  1 drivers
v000001aaf3a089e0_0 .net *"_ivl_59", 0 0, L_000001aaf3a979a0;  1 drivers
v000001aaf3a09020_0 .net *"_ivl_62", 0 0, L_000001aaf3a4d8d0;  1 drivers
v000001aaf3a09200_0 .net *"_ivl_64", 0 0, L_000001aaf3a98180;  1 drivers
v000001aaf3a08800_0 .net *"_ivl_68", 0 0, L_000001aaf3a4d330;  1 drivers
v000001aaf3a09b60_0 .net *"_ivl_70", 0 0, L_000001aaf3a98880;  1 drivers
v000001aaf3a08760_0 .net *"_ivl_74", 0 0, L_000001aaf3a4d6f0;  1 drivers
v000001aaf3a09340_0 .net *"_ivl_76", 0 0, L_000001aaf3a98340;  1 drivers
v000001aaf3a08080_0 .net *"_ivl_79", 0 0, L_000001aaf3a4c9d0;  1 drivers
v000001aaf3a08580_0 .net *"_ivl_81", 0 0, L_000001aaf3a98650;  1 drivers
v000001aaf3a08300_0 .net *"_ivl_84", 0 0, L_000001aaf3a4c110;  1 drivers
v000001aaf3a09ca0_0 .net *"_ivl_86", 0 0, L_000001aaf3a980a0;  1 drivers
v000001aaf3a08d00_0 .net *"_ivl_89", 0 0, L_000001aaf3a4d510;  1 drivers
v000001aaf3a083a0_0 .net *"_ivl_91", 0 0, L_000001aaf3a97a10;  1 drivers
v000001aaf3a08120_0 .net *"_ivl_94", 0 0, L_000001aaf3a4d970;  1 drivers
v000001aaf3a08260_0 .net *"_ivl_96", 0 0, L_000001aaf3a97bd0;  1 drivers
v000001aaf3a08e40_0 .net *"_ivl_99", 0 0, L_000001aaf3a4dd30;  1 drivers
v000001aaf3a09e80_0 .net "notCLR", 0 0, L_000001aaf3a97af0;  1 drivers
v000001aaf3a08a80_0 .net "notSH_LD", 0 0, L_000001aaf3a98420;  1 drivers
L_000001aaf3a4f6d0 .part L_000001aaf3a4ced0, 0, 1;
L_000001aaf3a4eaf0 .part L_000001aaf3a4bad0, 0, 1;
L_000001aaf3a4e410 .part L_000001aaf3a4eff0, 3, 1;
L_000001aaf3a4e9b0 .part L_000001aaf3a4ced0, 1, 1;
L_000001aaf3a4eb90 .part L_000001aaf3a4bad0, 1, 1;
L_000001aaf3a4ec30 .part L_000001aaf3a4eff0, 2, 1;
L_000001aaf3a4ecd0 .part L_000001aaf3a4ced0, 2, 1;
L_000001aaf3a4ee10 .part L_000001aaf3a4bad0, 2, 1;
L_000001aaf3a4eff0 .concat8 [ 1 1 1 1], v000001aaf39d2560_0, v000001aaf39d1c00_0, v000001aaf39d3780_0, v000001aaf39d2100_0;
L_000001aaf3a4ef50 .part L_000001aaf3a4eff0, 1, 1;
L_000001aaf3a4f090 .part L_000001aaf3a4ced0, 3, 1;
L_000001aaf3a4f1d0 .part L_000001aaf3a4bad0, 3, 1;
L_000001aaf3a4da10 .part L_000001aaf3a97cb0, 3, 1;
L_000001aaf3a4bb70 .part L_000001aaf3a97cb0, 3, 1;
L_000001aaf3a4d290 .part L_000001aaf3a97cb0, 2, 1;
L_000001aaf3a4ba30 .part L_000001aaf3a97cb0, 2, 1;
L_000001aaf3a4d010 .part L_000001aaf3a97cb0, 1, 1;
L_000001aaf3a4d8d0 .part L_000001aaf3a97cb0, 1, 1;
L_000001aaf3a4d150 .concat8 [ 1 1 1 1], L_000001aaf3a987a0, L_000001aaf3a98030, L_000001aaf3a97b60, L_000001aaf3a98180;
L_000001aaf3a4d330 .part L_000001aaf3a97cb0, 0, 1;
L_000001aaf3a4ddd0 .concat8 [ 1 1 1 1], L_000001aaf3a982d0, L_000001aaf3a98810, L_000001aaf3a979a0, L_000001aaf3a98880;
L_000001aaf3a4d6f0 .part L_000001aaf3a97cb0, 0, 1;
L_000001aaf3a4c9d0 .part L_000001aaf3a4d150, 0, 1;
L_000001aaf3a4c110 .part L_000001aaf3a4ddd0, 0, 1;
L_000001aaf3a4d510 .part L_000001aaf3a4d150, 1, 1;
L_000001aaf3a4d970 .part L_000001aaf3a4ddd0, 1, 1;
L_000001aaf3a4dd30 .part L_000001aaf3a4d150, 2, 1;
L_000001aaf3a4de70 .part L_000001aaf3a4ddd0, 2, 1;
L_000001aaf3a4bad0 .concat8 [ 1 1 1 1], L_000001aaf3a98340, L_000001aaf3a980a0, L_000001aaf3a97bd0, L_000001aaf3a986c0;
L_000001aaf3a4dab0 .part L_000001aaf3a4d150, 3, 1;
L_000001aaf3a4ced0 .concat8 [ 1 1 1 1], L_000001aaf3a98650, L_000001aaf3a97a10, L_000001aaf3a98490, L_000001aaf3a983b0;
L_000001aaf3a4e0f0 .part L_000001aaf3a4ddd0, 3, 1;
S_000001aaf396ace0 .scope module, "dff0" "d_ff" 6 34, 7 9 0, S_000001aaf396ab50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf39d1b60_0 .net "CLK", 0 0, v000001aaf3a0c500_0;  alias, 1 drivers
v000001aaf39d35a0_0 .net "CLR", 0 0, L_000001aaf3a4f6d0;  1 drivers
v000001aaf39d2ec0_0 .net "DATA", 0 0, L_000001aaf3a9f5a0;  alias, 1 drivers
v000001aaf39d3640_0 .net "PRE", 0 0, L_000001aaf3a4eaf0;  1 drivers
v000001aaf39d2100_0 .var "Q", 0 0;
E_000001aaf39d7db0 .event anyedge, v000001aaf39d3640_0, v000001aaf39d35a0_0, v000001aaf39d1b60_0;
S_000001aaf3970b60 .scope module, "dff1" "d_ff" 6 35, 7 9 0, S_000001aaf396ab50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf39d2740_0 .net "CLK", 0 0, v000001aaf3a0c500_0;  alias, 1 drivers
v000001aaf39d29c0_0 .net "CLR", 0 0, L_000001aaf3a4e9b0;  1 drivers
v000001aaf39d1ca0_0 .net "DATA", 0 0, L_000001aaf3a4e410;  1 drivers
v000001aaf39d36e0_0 .net "PRE", 0 0, L_000001aaf3a4eb90;  1 drivers
v000001aaf39d3780_0 .var "Q", 0 0;
E_000001aaf39d7cb0 .event anyedge, v000001aaf39d36e0_0, v000001aaf39d29c0_0, v000001aaf39d1b60_0;
S_000001aaf3970cf0 .scope module, "dff2" "d_ff" 6 36, 7 9 0, S_000001aaf396ab50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf39d3140_0 .net "CLK", 0 0, v000001aaf3a0c500_0;  alias, 1 drivers
v000001aaf39d2880_0 .net "CLR", 0 0, L_000001aaf3a4ecd0;  1 drivers
v000001aaf39d2a60_0 .net "DATA", 0 0, L_000001aaf3a4ec30;  1 drivers
v000001aaf39d2380_0 .net "PRE", 0 0, L_000001aaf3a4ee10;  1 drivers
v000001aaf39d1c00_0 .var "Q", 0 0;
E_000001aaf39d7e30 .event anyedge, v000001aaf39d2380_0, v000001aaf39d2880_0, v000001aaf39d1b60_0;
S_000001aaf3961b90 .scope module, "dff3" "d_ff" 6 37, 7 9 0, S_000001aaf396ab50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf39d1de0_0 .net "CLK", 0 0, v000001aaf3a0c500_0;  alias, 1 drivers
v000001aaf39d1e80_0 .net "CLR", 0 0, L_000001aaf3a4f090;  1 drivers
v000001aaf39d2060_0 .net "DATA", 0 0, L_000001aaf3a4ef50;  1 drivers
v000001aaf39d2f60_0 .net "PRE", 0 0, L_000001aaf3a4f1d0;  1 drivers
v000001aaf39d2560_0 .var "Q", 0 0;
E_000001aaf39d82b0 .event anyedge, v000001aaf39d2f60_0, v000001aaf39d1e80_0, v000001aaf39d1b60_0;
S_000001aaf390d940 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 5 34, 6 17 0, S_000001aaf3964460;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_000001aaf3a98730 .functor NOT 1, L_000001aaf3a4fab0, C4<0>, C4<0>, C4<0>;
L_000001aaf3a97a80 .functor NOT 1, v000001aaf3a48270_0, C4<0>, C4<0>, C4<0>;
L_000001aaf3a98500 .functor AND 1, L_000001aaf3a98730, L_000001aaf3a4bd50, C4<1>, C4<1>;
L_000001aaf3a98110 .functor NOR 1, L_000001aaf3a4fab0, L_000001aaf3a4c1b0, C4<0>, C4<0>;
L_000001aaf3a97d90 .functor AND 1, L_000001aaf3a98730, L_000001aaf3a4dfb0, C4<1>, C4<1>;
L_000001aaf3a98570 .functor NOR 1, L_000001aaf3a4fab0, L_000001aaf3a4bfd0, C4<0>, C4<0>;
L_000001aaf3a97c40 .functor AND 1, L_000001aaf3a98730, L_000001aaf3a4cf70, C4<1>, C4<1>;
L_000001aaf3a97d20 .functor NOR 1, L_000001aaf3a4fab0, L_000001aaf3a4c250, C4<0>, C4<0>;
L_000001aaf3a97e00 .functor AND 1, L_000001aaf3a98730, L_000001aaf3a4dc90, C4<1>, C4<1>;
L_000001aaf3a985e0 .functor NOR 1, L_000001aaf3a4fab0, L_000001aaf3a4dbf0, C4<0>, C4<0>;
L_000001aaf3a97e70 .functor AND 1, L_000001aaf3a4c570, L_000001aaf3a97a80, C4<1>, C4<1>;
L_000001aaf3a98260 .functor OR 1, L_000001aaf3a4e050, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a97f50 .functor AND 1, L_000001aaf3a4c610, L_000001aaf3a97a80, C4<1>, C4<1>;
L_000001aaf3a97ee0 .functor OR 1, L_000001aaf3a4bdf0, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a97fc0 .functor AND 1, L_000001aaf3a4c070, L_000001aaf3a97a80, C4<1>, C4<1>;
L_000001aaf3a981f0 .functor OR 1, L_000001aaf3a4c2f0, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a9edc0 .functor AND 1, L_000001aaf3a4c430, L_000001aaf3a97a80, C4<1>, C4<1>;
L_000001aaf3a9ef80 .functor OR 1, L_000001aaf3a4c6b0, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a9f300 .functor BUFZ 4, L_000001aaf3a4c750, C4<0000>, C4<0000>, C4<0000>;
v000001aaf3a0b7b0_0 .net "CLK", 0 0, v000001aaf3a0c500_0;  alias, 1 drivers
v000001aaf3a0a4f0_0 .net "CLR", 0 0, v000001aaf3a48270_0;  alias, 1 drivers
v000001aaf3a0ae50_0 .net "D_CLR", 3 0, L_000001aaf3a4bf30;  1 drivers
v000001aaf3a0bc10_0 .net "D_DATA", 3 0, L_000001aaf3a9f300;  1 drivers
v000001aaf3a0b0d0_0 .net "D_PRE", 3 0, L_000001aaf3a4be90;  1 drivers
v000001aaf3a0a630_0 .net "P_DATA_IN", 3 0, L_000001aaf3a4c750;  1 drivers
v000001aaf3a0a590_0 .net "P_DATA_OUT", 3 0, L_000001aaf3a4bc10;  1 drivers
v000001aaf3a0b710_0 .net "SH_LD", 0 0, L_000001aaf3a4fab0;  alias, 1 drivers
v000001aaf3a0a9f0_0 .net "S_CLR", 3 0, L_000001aaf3a4d830;  1 drivers
v000001aaf3a0b210_0 .net "S_DATA_IN", 0 0, L_000001aaf3a4c890;  1 drivers
v000001aaf3a0adb0_0 .net "S_PRE", 3 0, L_000001aaf3a4d470;  1 drivers
v000001aaf3a0a950_0 .net *"_ivl_101", 0 0, L_000001aaf3a981f0;  1 drivers
v000001aaf3a0a1d0_0 .net *"_ivl_104", 0 0, L_000001aaf3a4c2f0;  1 drivers
v000001aaf3a0a6d0_0 .net *"_ivl_106", 0 0, L_000001aaf3a9edc0;  1 drivers
v000001aaf3a0bad0_0 .net *"_ivl_110", 0 0, L_000001aaf3a4c430;  1 drivers
v000001aaf3a0b8f0_0 .net *"_ivl_112", 0 0, L_000001aaf3a9ef80;  1 drivers
v000001aaf3a0bd50_0 .net *"_ivl_116", 0 0, L_000001aaf3a4c6b0;  1 drivers
v000001aaf3a0b530_0 .net *"_ivl_34", 0 0, L_000001aaf3a98500;  1 drivers
v000001aaf3a0b170_0 .net *"_ivl_37", 0 0, L_000001aaf3a4bd50;  1 drivers
v000001aaf3a0ad10_0 .net *"_ivl_39", 0 0, L_000001aaf3a98110;  1 drivers
v000001aaf3a0a090_0 .net *"_ivl_42", 0 0, L_000001aaf3a4c1b0;  1 drivers
v000001aaf3a0a770_0 .net *"_ivl_44", 0 0, L_000001aaf3a97d90;  1 drivers
v000001aaf3a0ac70_0 .net *"_ivl_47", 0 0, L_000001aaf3a4dfb0;  1 drivers
v000001aaf3a0b2b0_0 .net *"_ivl_49", 0 0, L_000001aaf3a98570;  1 drivers
v000001aaf3a0a310_0 .net *"_ivl_52", 0 0, L_000001aaf3a4bfd0;  1 drivers
v000001aaf3a0a8b0_0 .net *"_ivl_54", 0 0, L_000001aaf3a97c40;  1 drivers
v000001aaf3a0bb70_0 .net *"_ivl_57", 0 0, L_000001aaf3a4cf70;  1 drivers
v000001aaf3a0bdf0_0 .net *"_ivl_59", 0 0, L_000001aaf3a97d20;  1 drivers
v000001aaf3a0b3f0_0 .net *"_ivl_62", 0 0, L_000001aaf3a4c250;  1 drivers
v000001aaf3a0af90_0 .net *"_ivl_64", 0 0, L_000001aaf3a97e00;  1 drivers
v000001aaf3a0b490_0 .net *"_ivl_68", 0 0, L_000001aaf3a4dc90;  1 drivers
v000001aaf3a0b990_0 .net *"_ivl_70", 0 0, L_000001aaf3a985e0;  1 drivers
v000001aaf3a0a270_0 .net *"_ivl_74", 0 0, L_000001aaf3a4dbf0;  1 drivers
v000001aaf3a0ba30_0 .net *"_ivl_76", 0 0, L_000001aaf3a97e70;  1 drivers
v000001aaf3a0be90_0 .net *"_ivl_79", 0 0, L_000001aaf3a4c570;  1 drivers
v000001aaf3a0a3b0_0 .net *"_ivl_81", 0 0, L_000001aaf3a98260;  1 drivers
v000001aaf3a0a810_0 .net *"_ivl_84", 0 0, L_000001aaf3a4e050;  1 drivers
v000001aaf3a0aa90_0 .net *"_ivl_86", 0 0, L_000001aaf3a97f50;  1 drivers
v000001aaf3a0ab30_0 .net *"_ivl_89", 0 0, L_000001aaf3a4c610;  1 drivers
v000001aaf3a0abd0_0 .net *"_ivl_91", 0 0, L_000001aaf3a97ee0;  1 drivers
v000001aaf3a0aef0_0 .net *"_ivl_94", 0 0, L_000001aaf3a4bdf0;  1 drivers
v000001aaf3a0b030_0 .net *"_ivl_96", 0 0, L_000001aaf3a97fc0;  1 drivers
v000001aaf3a0c0a0_0 .net *"_ivl_99", 0 0, L_000001aaf3a4c070;  1 drivers
v000001aaf3a0cbe0_0 .net "notCLR", 0 0, L_000001aaf3a97a80;  1 drivers
v000001aaf3a0d180_0 .net "notSH_LD", 0 0, L_000001aaf3a98730;  1 drivers
L_000001aaf3a4d3d0 .part L_000001aaf3a4bf30, 0, 1;
L_000001aaf3a4c7f0 .part L_000001aaf3a4be90, 0, 1;
L_000001aaf3a4c390 .part L_000001aaf3a4bc10, 3, 1;
L_000001aaf3a4df10 .part L_000001aaf3a4bf30, 1, 1;
L_000001aaf3a4d5b0 .part L_000001aaf3a4be90, 1, 1;
L_000001aaf3a4d790 .part L_000001aaf3a4bc10, 2, 1;
L_000001aaf3a4db50 .part L_000001aaf3a4bf30, 2, 1;
L_000001aaf3a4c4d0 .part L_000001aaf3a4be90, 2, 1;
L_000001aaf3a4bc10 .concat8 [ 1 1 1 1], v000001aaf3a0b5d0_0, v000001aaf3a0b670_0, v000001aaf3a08ee0_0, v000001aaf3a08b20_0;
L_000001aaf3a4bcb0 .part L_000001aaf3a4bc10, 1, 1;
L_000001aaf3a4d650 .part L_000001aaf3a4bf30, 3, 1;
L_000001aaf3a4ca70 .part L_000001aaf3a4be90, 3, 1;
L_000001aaf3a4bd50 .part L_000001aaf3a9f300, 3, 1;
L_000001aaf3a4c1b0 .part L_000001aaf3a9f300, 3, 1;
L_000001aaf3a4dfb0 .part L_000001aaf3a9f300, 2, 1;
L_000001aaf3a4bfd0 .part L_000001aaf3a9f300, 2, 1;
L_000001aaf3a4cf70 .part L_000001aaf3a9f300, 1, 1;
L_000001aaf3a4c250 .part L_000001aaf3a9f300, 1, 1;
L_000001aaf3a4d470 .concat8 [ 1 1 1 1], L_000001aaf3a98500, L_000001aaf3a97d90, L_000001aaf3a97c40, L_000001aaf3a97e00;
L_000001aaf3a4dc90 .part L_000001aaf3a9f300, 0, 1;
L_000001aaf3a4d830 .concat8 [ 1 1 1 1], L_000001aaf3a98110, L_000001aaf3a98570, L_000001aaf3a97d20, L_000001aaf3a985e0;
L_000001aaf3a4dbf0 .part L_000001aaf3a9f300, 0, 1;
L_000001aaf3a4c570 .part L_000001aaf3a4d470, 0, 1;
L_000001aaf3a4e050 .part L_000001aaf3a4d830, 0, 1;
L_000001aaf3a4c610 .part L_000001aaf3a4d470, 1, 1;
L_000001aaf3a4bdf0 .part L_000001aaf3a4d830, 1, 1;
L_000001aaf3a4c070 .part L_000001aaf3a4d470, 2, 1;
L_000001aaf3a4c2f0 .part L_000001aaf3a4d830, 2, 1;
L_000001aaf3a4be90 .concat8 [ 1 1 1 1], L_000001aaf3a97e70, L_000001aaf3a97f50, L_000001aaf3a97fc0, L_000001aaf3a9edc0;
L_000001aaf3a4c430 .part L_000001aaf3a4d470, 3, 1;
L_000001aaf3a4bf30 .concat8 [ 1 1 1 1], L_000001aaf3a98260, L_000001aaf3a97ee0, L_000001aaf3a981f0, L_000001aaf3a9ef80;
L_000001aaf3a4c6b0 .part L_000001aaf3a4d830, 3, 1;
S_000001aaf390dad0 .scope module, "dff0" "d_ff" 6 34, 7 9 0, S_000001aaf390d940;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf3a09660_0 .net "CLK", 0 0, v000001aaf3a0c500_0;  alias, 1 drivers
v000001aaf3a09520_0 .net "CLR", 0 0, L_000001aaf3a4d3d0;  1 drivers
v000001aaf3a08620_0 .net "DATA", 0 0, L_000001aaf3a4c890;  alias, 1 drivers
v000001aaf3a09d40_0 .net "PRE", 0 0, L_000001aaf3a4c7f0;  1 drivers
v000001aaf3a08b20_0 .var "Q", 0 0;
E_000001aaf39d7ab0 .event anyedge, v000001aaf3a09d40_0, v000001aaf3a09520_0, v000001aaf39d1b60_0;
S_000001aaf3922de0 .scope module, "dff1" "d_ff" 6 35, 7 9 0, S_000001aaf390d940;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf3a08bc0_0 .net "CLK", 0 0, v000001aaf3a0c500_0;  alias, 1 drivers
v000001aaf3a08c60_0 .net "CLR", 0 0, L_000001aaf3a4df10;  1 drivers
v000001aaf3a09de0_0 .net "DATA", 0 0, L_000001aaf3a4c390;  1 drivers
v000001aaf3a09480_0 .net "PRE", 0 0, L_000001aaf3a4d5b0;  1 drivers
v000001aaf3a08ee0_0 .var "Q", 0 0;
E_000001aaf39d84f0 .event anyedge, v000001aaf3a09480_0, v000001aaf3a08c60_0, v000001aaf39d1b60_0;
S_000001aaf3922f70 .scope module, "dff2" "d_ff" 6 36, 7 9 0, S_000001aaf390d940;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf3a08f80_0 .net "CLK", 0 0, v000001aaf3a0c500_0;  alias, 1 drivers
v000001aaf3a092a0_0 .net "CLR", 0 0, L_000001aaf3a4db50;  1 drivers
v000001aaf3a0b850_0 .net "DATA", 0 0, L_000001aaf3a4d790;  1 drivers
v000001aaf3a0bcb0_0 .net "PRE", 0 0, L_000001aaf3a4c4d0;  1 drivers
v000001aaf3a0b670_0 .var "Q", 0 0;
E_000001aaf39d8530 .event anyedge, v000001aaf3a0bcb0_0, v000001aaf3a092a0_0, v000001aaf39d1b60_0;
S_000001aaf3a410a0 .scope module, "dff3" "d_ff" 6 37, 7 9 0, S_000001aaf390d940;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf3a0a130_0 .net "CLK", 0 0, v000001aaf3a0c500_0;  alias, 1 drivers
v000001aaf3a0b350_0 .net "CLR", 0 0, L_000001aaf3a4d650;  1 drivers
v000001aaf3a0bf30_0 .net "DATA", 0 0, L_000001aaf3a4bcb0;  1 drivers
v000001aaf3a0a450_0 .net "PRE", 0 0, L_000001aaf3a4ca70;  1 drivers
v000001aaf3a0b5d0_0 .var "Q", 0 0;
E_000001aaf39d8670 .event anyedge, v000001aaf3a0a450_0, v000001aaf3a0b350_0, v000001aaf39d1b60_0;
S_000001aaf3a41440 .scope module, "sender_test" "sender" 2 27, 4 25 0, S_000001aaf39daa10;
 .timescale -10 -10;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "WRITE";
    .port_info 3 /INPUT 1 "TE";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 1 "MOSI";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
L_000001aaf3a4b150 .functor NOT 1, v000001aaf3a47050_0, C4<0>, C4<0>, C4<0>;
L_000001aaf3a4f990 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001aaf3a4b3f0 .functor XNOR 1, v000001aaf3a47690_0, L_000001aaf3a4f990, C4<0>, C4<0>;
v000001aaf3a495d0_0 .net "CLK", 0 0, L_000001aaf3a47410;  alias, 1 drivers
v000001aaf3a49a30_0 .net "CLR", 0 0, v000001aaf3a48270_0;  alias, 1 drivers
v000001aaf3a49670_0 .var "COUNT_SENT", 3 0;
v000001aaf3a49350_0 .net "DATA", 7 0, v000001aaf3a46fb0_0;  1 drivers
v000001aaf3a497b0_0 .net "EMPTY_STATE", 0 0, L_000001aaf3a4f630;  alias, 1 drivers
v000001aaf3a4a390_0 .net "FULL_STATE", 0 0, L_000001aaf3a4e370;  alias, 1 drivers
v000001aaf3a492b0_0 .net "HIGH", 0 0, L_000001aaf3a4f990;  1 drivers
L_000001aaf3a4f948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001aaf3a49530_0 .net "LOW", 0 0, L_000001aaf3a4f948;  1 drivers
v000001aaf3a49cb0_0 .net "MOSI", 0 0, L_000001aaf3a4e2d0;  alias, 1 drivers
v000001aaf3a49710_0 .net "P_DATA_OUT", 7 0, L_000001aaf3a4f4f0;  1 drivers
v000001aaf3a49d50_0 .var "SHIFT_CLK", 0 0;
v000001aaf3a4a430_0 .net "TE", 0 0, v000001aaf3a47690_0;  1 drivers
v000001aaf3a4a570_0 .net "WRITE", 0 0, v000001aaf3a47050_0;  1 drivers
L_000001aaf3a4f9d8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001aaf3a4a7f0_0 .net/2u *"_ivl_12", 3 0, L_000001aaf3a4f9d8;  1 drivers
v000001aaf3a493f0_0 .net *"_ivl_14", 0 0, L_000001aaf3a4f3b0;  1 drivers
L_000001aaf3a4fa20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001aaf3a49850_0 .net/2u *"_ivl_18", 3 0, L_000001aaf3a4fa20;  1 drivers
v000001aaf3a498f0_0 .net *"_ivl_20", 0 0, L_000001aaf3a4e910;  1 drivers
v000001aaf3a49990_0 .var *"_ivl_28", 0 0; Local signal
v000001aaf3a49c10_0 .net *"_ivl_6", 0 0, L_000001aaf3a4b3f0;  1 drivers
v000001aaf3a49df0_0 .net *"_ivl_9", 0 0, L_000001aaf3a4f810;  1 drivers
E_000001aaf39d8270 .event anyedge, v000001aaf3a4a570_0, v000001aaf39d2420_0, v000001aaf3a0c280_0;
L_000001aaf3a4f810 .part L_000001aaf3a4f4f0, 0, 1;
L_000001aaf3a4e2d0 .functor MUXZ 1, L_000001aaf3a4f948, L_000001aaf3a4f810, L_000001aaf3a4b3f0, C4<>;
L_000001aaf3a4f3b0 .cmp/eq 4, v000001aaf3a49670_0, L_000001aaf3a4f9d8;
L_000001aaf3a4f630 .functor MUXZ 1, L_000001aaf3a4f948, L_000001aaf3a4f990, L_000001aaf3a4f3b0, C4<>;
L_000001aaf3a4e910 .cmp/eq 4, v000001aaf3a49670_0, L_000001aaf3a4fa20;
L_000001aaf3a4e370 .functor MUXZ 1, L_000001aaf3a4f948, L_000001aaf3a4f990, L_000001aaf3a4e910, C4<>;
S_000001aaf3a415d0 .scope module, "sender_shift_register" "SHIFT_REGISTER_8BIT" 4 44, 5 17 0, S_000001aaf3a41440;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v000001aaf3a49fd0_0 .net "CLK", 0 0, v000001aaf3a49d50_0;  1 drivers
v000001aaf3a4a070_0 .net "CLR", 0 0, v000001aaf3a48270_0;  alias, 1 drivers
v000001aaf3a4a2f0_0 .net "P_DATA_IN", 7 0, v000001aaf3a46fb0_0;  alias, 1 drivers
v000001aaf3a49b70_0 .net "P_DATA_OUT", 7 0, L_000001aaf3a4f4f0;  alias, 1 drivers
v000001aaf3a4a250_0 .net "SH_LD", 0 0, L_000001aaf3a4b150;  1 drivers
v000001aaf3a4a1b0_0 .net "S_DATA_IN", 0 0, L_000001aaf3a4f948;  alias, 1 drivers
L_000001aaf3a48810 .part v000001aaf3a46fb0_0, 4, 4;
L_000001aaf3a4e230 .part v000001aaf3a46fb0_0, 0, 4;
L_000001aaf3a4e870 .part L_000001aaf3a4f4f0, 4, 1;
L_000001aaf3a4f4f0 .concat8 [ 4 4 0 0], L_000001aaf3a48590, L_000001aaf3a48a90;
S_000001aaf3a41760 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 5 26, 6 17 0, S_000001aaf3a415d0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_000001aaf39c91c0 .functor NOT 1, L_000001aaf3a4b150, C4<0>, C4<0>, C4<0>;
L_000001aaf39c9230 .functor NOT 1, v000001aaf3a48270_0, C4<0>, C4<0>, C4<0>;
L_000001aaf39c9310 .functor AND 1, L_000001aaf39c91c0, L_000001aaf3a47d70, C4<1>, C4<1>;
L_000001aaf39c8a50 .functor NOR 1, L_000001aaf3a4b150, L_000001aaf3a47e10, C4<0>, C4<0>;
L_000001aaf39abf60 .functor AND 1, L_000001aaf39c91c0, L_000001aaf3a490d0, C4<1>, C4<1>;
L_000001aaf3a4b770 .functor NOR 1, L_000001aaf3a4b150, L_000001aaf3a48c70, C4<0>, C4<0>;
L_000001aaf3a4b1c0 .functor AND 1, L_000001aaf39c91c0, L_000001aaf3a47910, C4<1>, C4<1>;
L_000001aaf3a4b000 .functor NOR 1, L_000001aaf3a4b150, L_000001aaf3a475f0, C4<0>, C4<0>;
L_000001aaf3a4ab30 .functor AND 1, L_000001aaf39c91c0, L_000001aaf3a47730, C4<1>, C4<1>;
L_000001aaf3a4add0 .functor NOR 1, L_000001aaf3a4b150, L_000001aaf3a46b50, C4<0>, C4<0>;
L_000001aaf3a4b850 .functor AND 1, L_000001aaf3a47870, L_000001aaf39c9230, C4<1>, C4<1>;
L_000001aaf3a4b7e0 .functor OR 1, L_000001aaf3a46dd0, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a4a970 .functor AND 1, L_000001aaf3a46c90, L_000001aaf39c9230, C4<1>, C4<1>;
L_000001aaf3a4b460 .functor OR 1, L_000001aaf3a470f0, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a4b620 .functor AND 1, L_000001aaf3a47b90, L_000001aaf39c9230, C4<1>, C4<1>;
L_000001aaf3a4aa50 .functor OR 1, L_000001aaf3a46e70, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a4b4d0 .functor AND 1, L_000001aaf3a48ef0, L_000001aaf39c9230, C4<1>, C4<1>;
L_000001aaf3a4acf0 .functor OR 1, L_000001aaf3a47c30, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a4a9e0 .functor BUFZ 4, L_000001aaf3a48810, C4<0000>, C4<0000>, C4<0000>;
v000001aaf3a43e00_0 .net "CLK", 0 0, v000001aaf3a49d50_0;  alias, 1 drivers
v000001aaf3a43040_0 .net "CLR", 0 0, v000001aaf3a48270_0;  alias, 1 drivers
v000001aaf3a450c0_0 .net "D_CLR", 3 0, L_000001aaf3a48950;  1 drivers
v000001aaf3a43400_0 .net "D_DATA", 3 0, L_000001aaf3a4a9e0;  1 drivers
v000001aaf3a444e0_0 .net "D_PRE", 3 0, L_000001aaf3a46f10;  1 drivers
v000001aaf3a43360_0 .net "P_DATA_IN", 3 0, L_000001aaf3a48810;  1 drivers
v000001aaf3a45020_0 .net "P_DATA_OUT", 3 0, L_000001aaf3a48a90;  1 drivers
v000001aaf3a44da0_0 .net "SH_LD", 0 0, L_000001aaf3a4b150;  alias, 1 drivers
v000001aaf3a43ea0_0 .net "S_CLR", 3 0, L_000001aaf3a48db0;  1 drivers
v000001aaf3a44080_0 .net "S_DATA_IN", 0 0, L_000001aaf3a4f948;  alias, 1 drivers
v000001aaf3a43540_0 .net "S_PRE", 3 0, L_000001aaf3a47f50;  1 drivers
v000001aaf3a43d60_0 .net *"_ivl_101", 0 0, L_000001aaf3a4aa50;  1 drivers
v000001aaf3a43f40_0 .net *"_ivl_104", 0 0, L_000001aaf3a46e70;  1 drivers
v000001aaf3a434a0_0 .net *"_ivl_106", 0 0, L_000001aaf3a4b4d0;  1 drivers
v000001aaf3a448a0_0 .net *"_ivl_110", 0 0, L_000001aaf3a48ef0;  1 drivers
v000001aaf3a43220_0 .net *"_ivl_112", 0 0, L_000001aaf3a4acf0;  1 drivers
v000001aaf3a441c0_0 .net *"_ivl_116", 0 0, L_000001aaf3a47c30;  1 drivers
v000001aaf3a44120_0 .net *"_ivl_34", 0 0, L_000001aaf39c9310;  1 drivers
v000001aaf3a43b80_0 .net *"_ivl_37", 0 0, L_000001aaf3a47d70;  1 drivers
v000001aaf3a43720_0 .net *"_ivl_39", 0 0, L_000001aaf39c8a50;  1 drivers
v000001aaf3a44620_0 .net *"_ivl_42", 0 0, L_000001aaf3a47e10;  1 drivers
v000001aaf3a43c20_0 .net *"_ivl_44", 0 0, L_000001aaf39abf60;  1 drivers
v000001aaf3a42fa0_0 .net *"_ivl_47", 0 0, L_000001aaf3a490d0;  1 drivers
v000001aaf3a43cc0_0 .net *"_ivl_49", 0 0, L_000001aaf3a4b770;  1 drivers
v000001aaf3a44580_0 .net *"_ivl_52", 0 0, L_000001aaf3a48c70;  1 drivers
v000001aaf3a43fe0_0 .net *"_ivl_54", 0 0, L_000001aaf3a4b1c0;  1 drivers
v000001aaf3a435e0_0 .net *"_ivl_57", 0 0, L_000001aaf3a47910;  1 drivers
v000001aaf3a43680_0 .net *"_ivl_59", 0 0, L_000001aaf3a4b000;  1 drivers
v000001aaf3a432c0_0 .net *"_ivl_62", 0 0, L_000001aaf3a475f0;  1 drivers
v000001aaf3a42c80_0 .net *"_ivl_64", 0 0, L_000001aaf3a4ab30;  1 drivers
v000001aaf3a44b20_0 .net *"_ivl_68", 0 0, L_000001aaf3a47730;  1 drivers
v000001aaf3a44260_0 .net *"_ivl_70", 0 0, L_000001aaf3a4add0;  1 drivers
v000001aaf3a42960_0 .net *"_ivl_74", 0 0, L_000001aaf3a46b50;  1 drivers
v000001aaf3a44300_0 .net *"_ivl_76", 0 0, L_000001aaf3a4b850;  1 drivers
v000001aaf3a437c0_0 .net *"_ivl_79", 0 0, L_000001aaf3a47870;  1 drivers
v000001aaf3a443a0_0 .net *"_ivl_81", 0 0, L_000001aaf3a4b7e0;  1 drivers
v000001aaf3a42a00_0 .net *"_ivl_84", 0 0, L_000001aaf3a46dd0;  1 drivers
v000001aaf3a44f80_0 .net *"_ivl_86", 0 0, L_000001aaf3a4a970;  1 drivers
v000001aaf3a44940_0 .net *"_ivl_89", 0 0, L_000001aaf3a46c90;  1 drivers
v000001aaf3a430e0_0 .net *"_ivl_91", 0 0, L_000001aaf3a4b460;  1 drivers
v000001aaf3a44440_0 .net *"_ivl_94", 0 0, L_000001aaf3a470f0;  1 drivers
v000001aaf3a43860_0 .net *"_ivl_96", 0 0, L_000001aaf3a4b620;  1 drivers
v000001aaf3a44c60_0 .net *"_ivl_99", 0 0, L_000001aaf3a47b90;  1 drivers
v000001aaf3a43900_0 .net "notCLR", 0 0, L_000001aaf39c9230;  1 drivers
v000001aaf3a449e0_0 .net "notSH_LD", 0 0, L_000001aaf39c91c0;  1 drivers
L_000001aaf3a489f0 .part L_000001aaf3a48950, 0, 1;
L_000001aaf3a488b0 .part L_000001aaf3a46f10, 0, 1;
L_000001aaf3a47a50 .part L_000001aaf3a48a90, 3, 1;
L_000001aaf3a474b0 .part L_000001aaf3a48950, 1, 1;
L_000001aaf3a48310 .part L_000001aaf3a46f10, 1, 1;
L_000001aaf3a47af0 .part L_000001aaf3a48a90, 2, 1;
L_000001aaf3a48bd0 .part L_000001aaf3a48950, 2, 1;
L_000001aaf3a47190 .part L_000001aaf3a46f10, 2, 1;
L_000001aaf3a48a90 .concat8 [ 1 1 1 1], v000001aaf3a43a40_0, v000001aaf3a0d9a0_0, v000001aaf3a0d2c0_0, v000001aaf3a0cb40_0;
L_000001aaf3a479b0 .part L_000001aaf3a48a90, 1, 1;
L_000001aaf3a48b30 .part L_000001aaf3a48950, 3, 1;
L_000001aaf3a47550 .part L_000001aaf3a46f10, 3, 1;
L_000001aaf3a47d70 .part L_000001aaf3a4a9e0, 3, 1;
L_000001aaf3a47e10 .part L_000001aaf3a4a9e0, 3, 1;
L_000001aaf3a490d0 .part L_000001aaf3a4a9e0, 2, 1;
L_000001aaf3a48c70 .part L_000001aaf3a4a9e0, 2, 1;
L_000001aaf3a47910 .part L_000001aaf3a4a9e0, 1, 1;
L_000001aaf3a475f0 .part L_000001aaf3a4a9e0, 1, 1;
L_000001aaf3a47f50 .concat8 [ 1 1 1 1], L_000001aaf39c9310, L_000001aaf39abf60, L_000001aaf3a4b1c0, L_000001aaf3a4ab30;
L_000001aaf3a47730 .part L_000001aaf3a4a9e0, 0, 1;
L_000001aaf3a48db0 .concat8 [ 1 1 1 1], L_000001aaf39c8a50, L_000001aaf3a4b770, L_000001aaf3a4b000, L_000001aaf3a4add0;
L_000001aaf3a46b50 .part L_000001aaf3a4a9e0, 0, 1;
L_000001aaf3a47870 .part L_000001aaf3a47f50, 0, 1;
L_000001aaf3a46dd0 .part L_000001aaf3a48db0, 0, 1;
L_000001aaf3a46c90 .part L_000001aaf3a47f50, 1, 1;
L_000001aaf3a470f0 .part L_000001aaf3a48db0, 1, 1;
L_000001aaf3a47b90 .part L_000001aaf3a47f50, 2, 1;
L_000001aaf3a46e70 .part L_000001aaf3a48db0, 2, 1;
L_000001aaf3a46f10 .concat8 [ 1 1 1 1], L_000001aaf3a4b850, L_000001aaf3a4a970, L_000001aaf3a4b620, L_000001aaf3a4b4d0;
L_000001aaf3a48ef0 .part L_000001aaf3a47f50, 3, 1;
L_000001aaf3a48950 .concat8 [ 1 1 1 1], L_000001aaf3a4b7e0, L_000001aaf3a4b460, L_000001aaf3a4aa50, L_000001aaf3a4acf0;
L_000001aaf3a47c30 .part L_000001aaf3a48db0, 3, 1;
S_000001aaf3a422a0 .scope module, "dff0" "d_ff" 6 34, 7 9 0, S_000001aaf3a41760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf3a0c280_0 .net "CLK", 0 0, v000001aaf3a49d50_0;  alias, 1 drivers
v000001aaf3a0d400_0 .net "CLR", 0 0, L_000001aaf3a489f0;  1 drivers
v000001aaf3a0dd60_0 .net "DATA", 0 0, L_000001aaf3a4f948;  alias, 1 drivers
v000001aaf3a0c460_0 .net "PRE", 0 0, L_000001aaf3a488b0;  1 drivers
v000001aaf3a0cb40_0 .var "Q", 0 0;
E_000001aaf39d7b70 .event anyedge, v000001aaf3a0c460_0, v000001aaf3a0d400_0, v000001aaf3a0c280_0;
S_000001aaf3a41df0 .scope module, "dff1" "d_ff" 6 35, 7 9 0, S_000001aaf3a41760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf3a0de00_0 .net "CLK", 0 0, v000001aaf3a49d50_0;  alias, 1 drivers
v000001aaf3a0cc80_0 .net "CLR", 0 0, L_000001aaf3a474b0;  1 drivers
v000001aaf3a0d860_0 .net "DATA", 0 0, L_000001aaf3a47a50;  1 drivers
v000001aaf3a0cd20_0 .net "PRE", 0 0, L_000001aaf3a48310;  1 drivers
v000001aaf3a0d2c0_0 .var "Q", 0 0;
E_000001aaf39d97b0 .event anyedge, v000001aaf3a0cd20_0, v000001aaf3a0cc80_0, v000001aaf3a0c280_0;
S_000001aaf3a42750 .scope module, "dff2" "d_ff" 6 36, 7 9 0, S_000001aaf3a41760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf3a0d540_0 .net "CLK", 0 0, v000001aaf3a49d50_0;  alias, 1 drivers
v000001aaf3a0cdc0_0 .net "CLR", 0 0, L_000001aaf3a48bd0;  1 drivers
v000001aaf3a0d040_0 .net "DATA", 0 0, L_000001aaf3a47af0;  1 drivers
v000001aaf3a0d0e0_0 .net "PRE", 0 0, L_000001aaf3a47190;  1 drivers
v000001aaf3a0d9a0_0 .var "Q", 0 0;
E_000001aaf39d90b0 .event anyedge, v000001aaf3a0d0e0_0, v000001aaf3a0cdc0_0, v000001aaf3a0c280_0;
S_000001aaf3a41940 .scope module, "dff3" "d_ff" 6 37, 7 9 0, S_000001aaf3a41760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf3a0d5e0_0 .net "CLK", 0 0, v000001aaf3a49d50_0;  alias, 1 drivers
v000001aaf3a0d360_0 .net "CLR", 0 0, L_000001aaf3a48b30;  1 drivers
v000001aaf3a0d680_0 .net "DATA", 0 0, L_000001aaf3a479b0;  1 drivers
v000001aaf3a42f00_0 .net "PRE", 0 0, L_000001aaf3a47550;  1 drivers
v000001aaf3a43a40_0 .var "Q", 0 0;
E_000001aaf39d8c70 .event anyedge, v000001aaf3a42f00_0, v000001aaf3a0d360_0, v000001aaf3a0c280_0;
S_000001aaf3a42110 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 5 34, 6 17 0, S_000001aaf3a415d0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_000001aaf3a4b070 .functor NOT 1, L_000001aaf3a4b150, C4<0>, C4<0>, C4<0>;
L_000001aaf3a4b0e0 .functor NOT 1, v000001aaf3a48270_0, C4<0>, C4<0>, C4<0>;
L_000001aaf3a4ad60 .functor AND 1, L_000001aaf3a4b070, L_000001aaf3a48770, C4<1>, C4<1>;
L_000001aaf3a4b2a0 .functor NOR 1, L_000001aaf3a4b150, L_000001aaf3a46970, C4<0>, C4<0>;
L_000001aaf3a4ae40 .functor AND 1, L_000001aaf3a4b070, L_000001aaf3a46a10, C4<1>, C4<1>;
L_000001aaf3a4b690 .functor NOR 1, L_000001aaf3a4b150, L_000001aaf3a46ab0, C4<0>, C4<0>;
L_000001aaf3a4b310 .functor AND 1, L_000001aaf3a4b070, L_000001aaf3a4e730, C4<1>, C4<1>;
L_000001aaf3a4aac0 .functor NOR 1, L_000001aaf3a4b150, L_000001aaf3a4ea50, C4<0>, C4<0>;
L_000001aaf3a4b230 .functor AND 1, L_000001aaf3a4b070, L_000001aaf3a4f130, C4<1>, C4<1>;
L_000001aaf3a4aba0 .functor NOR 1, L_000001aaf3a4b150, L_000001aaf3a4e550, C4<0>, C4<0>;
L_000001aaf3a4aeb0 .functor AND 1, L_000001aaf3a4eeb0, L_000001aaf3a4b0e0, C4<1>, C4<1>;
L_000001aaf3a4b700 .functor OR 1, L_000001aaf3a4f270, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a4ac80 .functor AND 1, L_000001aaf3a4e190, L_000001aaf3a4b0e0, C4<1>, C4<1>;
L_000001aaf3a4af90 .functor OR 1, L_000001aaf3a4f450, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a4b380 .functor AND 1, L_000001aaf3a4ed70, L_000001aaf3a4b0e0, C4<1>, C4<1>;
L_000001aaf3a4ac10 .functor OR 1, L_000001aaf3a4f770, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a4af20 .functor AND 1, L_000001aaf3a4e5f0, L_000001aaf3a4b0e0, C4<1>, C4<1>;
L_000001aaf3a4b5b0 .functor OR 1, L_000001aaf3a4e7d0, v000001aaf3a48270_0, C4<0>, C4<0>;
L_000001aaf3a4b540 .functor BUFZ 4, L_000001aaf3a4e230, C4<0000>, C4<0000>, C4<0000>;
v000001aaf3a45200_0 .net "CLK", 0 0, v000001aaf3a49d50_0;  alias, 1 drivers
v000001aaf3a467e0_0 .net "CLR", 0 0, v000001aaf3a48270_0;  alias, 1 drivers
v000001aaf3a464c0_0 .net "D_CLR", 3 0, L_000001aaf3a4e4b0;  1 drivers
v000001aaf3a452a0_0 .net "D_DATA", 3 0, L_000001aaf3a4b540;  1 drivers
v000001aaf3a46380_0 .net "D_PRE", 3 0, L_000001aaf3a4f310;  1 drivers
v000001aaf3a45b60_0 .net "P_DATA_IN", 3 0, L_000001aaf3a4e230;  1 drivers
v000001aaf3a45480_0 .net "P_DATA_OUT", 3 0, L_000001aaf3a48590;  1 drivers
v000001aaf3a45c00_0 .net "SH_LD", 0 0, L_000001aaf3a4b150;  alias, 1 drivers
v000001aaf3a466a0_0 .net "S_CLR", 3 0, L_000001aaf3a4e690;  1 drivers
v000001aaf3a45e80_0 .net "S_DATA_IN", 0 0, L_000001aaf3a4e870;  1 drivers
v000001aaf3a46420_0 .net "S_PRE", 3 0, L_000001aaf3a4f590;  1 drivers
v000001aaf3a45520_0 .net *"_ivl_101", 0 0, L_000001aaf3a4ac10;  1 drivers
v000001aaf3a455c0_0 .net *"_ivl_104", 0 0, L_000001aaf3a4f770;  1 drivers
v000001aaf3a461a0_0 .net *"_ivl_106", 0 0, L_000001aaf3a4af20;  1 drivers
v000001aaf3a46560_0 .net *"_ivl_110", 0 0, L_000001aaf3a4e5f0;  1 drivers
v000001aaf3a45f20_0 .net *"_ivl_112", 0 0, L_000001aaf3a4b5b0;  1 drivers
v000001aaf3a45340_0 .net *"_ivl_116", 0 0, L_000001aaf3a4e7d0;  1 drivers
v000001aaf3a45d40_0 .net *"_ivl_34", 0 0, L_000001aaf3a4ad60;  1 drivers
v000001aaf3a45660_0 .net *"_ivl_37", 0 0, L_000001aaf3a48770;  1 drivers
v000001aaf3a45fc0_0 .net *"_ivl_39", 0 0, L_000001aaf3a4b2a0;  1 drivers
v000001aaf3a45160_0 .net *"_ivl_42", 0 0, L_000001aaf3a46970;  1 drivers
v000001aaf3a453e0_0 .net *"_ivl_44", 0 0, L_000001aaf3a4ae40;  1 drivers
v000001aaf3a45700_0 .net *"_ivl_47", 0 0, L_000001aaf3a46a10;  1 drivers
v000001aaf3a45ca0_0 .net *"_ivl_49", 0 0, L_000001aaf3a4b690;  1 drivers
v000001aaf3a46600_0 .net *"_ivl_52", 0 0, L_000001aaf3a46ab0;  1 drivers
v000001aaf3a46060_0 .net *"_ivl_54", 0 0, L_000001aaf3a4b310;  1 drivers
v000001aaf3a45840_0 .net *"_ivl_57", 0 0, L_000001aaf3a4e730;  1 drivers
v000001aaf3a46100_0 .net *"_ivl_59", 0 0, L_000001aaf3a4aac0;  1 drivers
v000001aaf3a45ac0_0 .net *"_ivl_62", 0 0, L_000001aaf3a4ea50;  1 drivers
v000001aaf3a458e0_0 .net *"_ivl_64", 0 0, L_000001aaf3a4b230;  1 drivers
v000001aaf3a45980_0 .net *"_ivl_68", 0 0, L_000001aaf3a4f130;  1 drivers
v000001aaf3a462e0_0 .net *"_ivl_70", 0 0, L_000001aaf3a4aba0;  1 drivers
v000001aaf3a46740_0 .net *"_ivl_74", 0 0, L_000001aaf3a4e550;  1 drivers
v000001aaf3a45a20_0 .net *"_ivl_76", 0 0, L_000001aaf3a4aeb0;  1 drivers
v000001aaf3a49210_0 .net *"_ivl_79", 0 0, L_000001aaf3a4eeb0;  1 drivers
v000001aaf3a49ad0_0 .net *"_ivl_81", 0 0, L_000001aaf3a4b700;  1 drivers
v000001aaf3a4a110_0 .net *"_ivl_84", 0 0, L_000001aaf3a4f270;  1 drivers
v000001aaf3a4a610_0 .net *"_ivl_86", 0 0, L_000001aaf3a4ac80;  1 drivers
v000001aaf3a4a6b0_0 .net *"_ivl_89", 0 0, L_000001aaf3a4e190;  1 drivers
v000001aaf3a49170_0 .net *"_ivl_91", 0 0, L_000001aaf3a4af90;  1 drivers
v000001aaf3a49490_0 .net *"_ivl_94", 0 0, L_000001aaf3a4f450;  1 drivers
v000001aaf3a4a4d0_0 .net *"_ivl_96", 0 0, L_000001aaf3a4b380;  1 drivers
v000001aaf3a49f30_0 .net *"_ivl_99", 0 0, L_000001aaf3a4ed70;  1 drivers
v000001aaf3a49e90_0 .net "notCLR", 0 0, L_000001aaf3a4b0e0;  1 drivers
v000001aaf3a4a750_0 .net "notSH_LD", 0 0, L_000001aaf3a4b070;  1 drivers
L_000001aaf3a47cd0 .part L_000001aaf3a4e4b0, 0, 1;
L_000001aaf3a46bf0 .part L_000001aaf3a4f310, 0, 1;
L_000001aaf3a47230 .part L_000001aaf3a48590, 3, 1;
L_000001aaf3a483b0 .part L_000001aaf3a4e4b0, 1, 1;
L_000001aaf3a47ff0 .part L_000001aaf3a4f310, 1, 1;
L_000001aaf3a48090 .part L_000001aaf3a48590, 2, 1;
L_000001aaf3a481d0 .part L_000001aaf3a4e4b0, 2, 1;
L_000001aaf3a48450 .part L_000001aaf3a4f310, 2, 1;
L_000001aaf3a48590 .concat8 [ 1 1 1 1], v000001aaf3a46240_0, v000001aaf3a42d20_0, v000001aaf3a44bc0_0, v000001aaf3a43ae0_0;
L_000001aaf3a48f90 .part L_000001aaf3a48590, 1, 1;
L_000001aaf3a48630 .part L_000001aaf3a4e4b0, 3, 1;
L_000001aaf3a49030 .part L_000001aaf3a4f310, 3, 1;
L_000001aaf3a48770 .part L_000001aaf3a4b540, 3, 1;
L_000001aaf3a46970 .part L_000001aaf3a4b540, 3, 1;
L_000001aaf3a46a10 .part L_000001aaf3a4b540, 2, 1;
L_000001aaf3a46ab0 .part L_000001aaf3a4b540, 2, 1;
L_000001aaf3a4e730 .part L_000001aaf3a4b540, 1, 1;
L_000001aaf3a4ea50 .part L_000001aaf3a4b540, 1, 1;
L_000001aaf3a4f590 .concat8 [ 1 1 1 1], L_000001aaf3a4ad60, L_000001aaf3a4ae40, L_000001aaf3a4b310, L_000001aaf3a4b230;
L_000001aaf3a4f130 .part L_000001aaf3a4b540, 0, 1;
L_000001aaf3a4e690 .concat8 [ 1 1 1 1], L_000001aaf3a4b2a0, L_000001aaf3a4b690, L_000001aaf3a4aac0, L_000001aaf3a4aba0;
L_000001aaf3a4e550 .part L_000001aaf3a4b540, 0, 1;
L_000001aaf3a4eeb0 .part L_000001aaf3a4f590, 0, 1;
L_000001aaf3a4f270 .part L_000001aaf3a4e690, 0, 1;
L_000001aaf3a4e190 .part L_000001aaf3a4f590, 1, 1;
L_000001aaf3a4f450 .part L_000001aaf3a4e690, 1, 1;
L_000001aaf3a4ed70 .part L_000001aaf3a4f590, 2, 1;
L_000001aaf3a4f770 .part L_000001aaf3a4e690, 2, 1;
L_000001aaf3a4f310 .concat8 [ 1 1 1 1], L_000001aaf3a4aeb0, L_000001aaf3a4ac80, L_000001aaf3a4b380, L_000001aaf3a4af20;
L_000001aaf3a4e5f0 .part L_000001aaf3a4f590, 3, 1;
L_000001aaf3a4e4b0 .concat8 [ 1 1 1 1], L_000001aaf3a4b700, L_000001aaf3a4af90, L_000001aaf3a4ac10, L_000001aaf3a4b5b0;
L_000001aaf3a4e7d0 .part L_000001aaf3a4e690, 3, 1;
S_000001aaf3a41ad0 .scope module, "dff0" "d_ff" 6 34, 7 9 0, S_000001aaf3a42110;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf3a439a0_0 .net "CLK", 0 0, v000001aaf3a49d50_0;  alias, 1 drivers
v000001aaf3a42aa0_0 .net "CLR", 0 0, L_000001aaf3a47cd0;  1 drivers
v000001aaf3a44d00_0 .net "DATA", 0 0, L_000001aaf3a4e870;  alias, 1 drivers
v000001aaf3a446c0_0 .net "PRE", 0 0, L_000001aaf3a46bf0;  1 drivers
v000001aaf3a43ae0_0 .var "Q", 0 0;
E_000001aaf39d9030 .event anyedge, v000001aaf3a446c0_0, v000001aaf3a42aa0_0, v000001aaf3a0c280_0;
S_000001aaf3a42430 .scope module, "dff1" "d_ff" 6 35, 7 9 0, S_000001aaf3a42110;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf3a42e60_0 .net "CLK", 0 0, v000001aaf3a49d50_0;  alias, 1 drivers
v000001aaf3a44760_0 .net "CLR", 0 0, L_000001aaf3a483b0;  1 drivers
v000001aaf3a44800_0 .net "DATA", 0 0, L_000001aaf3a47230;  1 drivers
v000001aaf3a44a80_0 .net "PRE", 0 0, L_000001aaf3a47ff0;  1 drivers
v000001aaf3a44bc0_0 .var "Q", 0 0;
E_000001aaf39d8f30 .event anyedge, v000001aaf3a44a80_0, v000001aaf3a44760_0, v000001aaf3a0c280_0;
S_000001aaf3a41c60 .scope module, "dff2" "d_ff" 6 36, 7 9 0, S_000001aaf3a42110;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf3a42b40_0 .net "CLK", 0 0, v000001aaf3a49d50_0;  alias, 1 drivers
v000001aaf3a42be0_0 .net "CLR", 0 0, L_000001aaf3a481d0;  1 drivers
v000001aaf3a44e40_0 .net "DATA", 0 0, L_000001aaf3a48090;  1 drivers
v000001aaf3a44ee0_0 .net "PRE", 0 0, L_000001aaf3a48450;  1 drivers
v000001aaf3a42d20_0 .var "Q", 0 0;
E_000001aaf39d9770 .event anyedge, v000001aaf3a44ee0_0, v000001aaf3a42be0_0, v000001aaf3a0c280_0;
S_000001aaf3a41f80 .scope module, "dff3" "d_ff" 6 37, 7 9 0, S_000001aaf3a42110;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001aaf3a43180_0 .net "CLK", 0 0, v000001aaf3a49d50_0;  alias, 1 drivers
v000001aaf3a42dc0_0 .net "CLR", 0 0, L_000001aaf3a48630;  1 drivers
v000001aaf3a457a0_0 .net "DATA", 0 0, L_000001aaf3a48f90;  1 drivers
v000001aaf3a45de0_0 .net "PRE", 0 0, L_000001aaf3a49030;  1 drivers
v000001aaf3a46240_0 .var "Q", 0 0;
E_000001aaf39d9470 .event anyedge, v000001aaf3a45de0_0, v000001aaf3a42dc0_0, v000001aaf3a0c280_0;
    .scope S_000001aaf39e0d90;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aaf39d3320_0, 0, 8;
T_0.0 ;
    %load/vec4 v000001aaf39d3320_0;
    %cmpi/u 255, 0, 8;
    %jmp/0xz T_0.1, 5;
    %delay 50, 0;
    %load/vec4 v000001aaf39d3320_0;
    %addi 1, 0, 8;
    %store/vec4 v000001aaf39d3320_0, 0, 8;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_000001aaf3a422a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a0cb40_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001aaf3a422a0;
T_2 ;
    %wait E_000001aaf39d7b70;
    %load/vec4 v000001aaf3a0d400_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v000001aaf3a0c460_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001aaf3a0c280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.3, 8;
    %load/vec4 v000001aaf3a0dd60_0;
    %jmp/1 T_2.4, 8;
T_2.3 ; End of true expr.
    %load/vec4 v000001aaf3a0cb40_0;
    %jmp/0 T_2.4, 8;
 ; End of false expr.
    %blend;
T_2.4;
    %store/vec4 v000001aaf3a0cb40_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001aaf3a0d400_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.7, 4;
    %load/vec4 v000001aaf3a0c460_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a0cb40_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000001aaf3a0d400_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.10, 4;
    %load/vec4 v000001aaf3a0c460_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a0cb40_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf3a0cb40_0;
    %store/vec4 v000001aaf3a0cb40_0, 0, 1;
T_2.9 ;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001aaf3a41df0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a0d2c0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001aaf3a41df0;
T_4 ;
    %wait E_000001aaf39d97b0;
    %load/vec4 v000001aaf3a0cc80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v000001aaf3a0cd20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001aaf3a0de00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.3, 8;
    %load/vec4 v000001aaf3a0d860_0;
    %jmp/1 T_4.4, 8;
T_4.3 ; End of true expr.
    %load/vec4 v000001aaf3a0d2c0_0;
    %jmp/0 T_4.4, 8;
 ; End of false expr.
    %blend;
T_4.4;
    %store/vec4 v000001aaf3a0d2c0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001aaf3a0cc80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.7, 4;
    %load/vec4 v000001aaf3a0cd20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a0d2c0_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v000001aaf3a0cc80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.10, 4;
    %load/vec4 v000001aaf3a0cd20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a0d2c0_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf3a0d2c0_0;
    %store/vec4 v000001aaf3a0d2c0_0, 0, 1;
T_4.9 ;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001aaf3a42750;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a0d9a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001aaf3a42750;
T_6 ;
    %wait E_000001aaf39d90b0;
    %load/vec4 v000001aaf3a0cdc0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.2, 4;
    %load/vec4 v000001aaf3a0d0e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001aaf3a0d540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.3, 8;
    %load/vec4 v000001aaf3a0d040_0;
    %jmp/1 T_6.4, 8;
T_6.3 ; End of true expr.
    %load/vec4 v000001aaf3a0d9a0_0;
    %jmp/0 T_6.4, 8;
 ; End of false expr.
    %blend;
T_6.4;
    %store/vec4 v000001aaf3a0d9a0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001aaf3a0cdc0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.7, 4;
    %load/vec4 v000001aaf3a0d0e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a0d9a0_0, 0, 1;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v000001aaf3a0cdc0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.10, 4;
    %load/vec4 v000001aaf3a0d0e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a0d9a0_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf3a0d9a0_0;
    %store/vec4 v000001aaf3a0d9a0_0, 0, 1;
T_6.9 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001aaf3a41940;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a43a40_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001aaf3a41940;
T_8 ;
    %wait E_000001aaf39d8c70;
    %load/vec4 v000001aaf3a0d360_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.2, 4;
    %load/vec4 v000001aaf3a42f00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001aaf3a0d5e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.3, 8;
    %load/vec4 v000001aaf3a0d680_0;
    %jmp/1 T_8.4, 8;
T_8.3 ; End of true expr.
    %load/vec4 v000001aaf3a43a40_0;
    %jmp/0 T_8.4, 8;
 ; End of false expr.
    %blend;
T_8.4;
    %store/vec4 v000001aaf3a43a40_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001aaf3a0d360_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.7, 4;
    %load/vec4 v000001aaf3a42f00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a43a40_0, 0, 1;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v000001aaf3a0d360_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.10, 4;
    %load/vec4 v000001aaf3a42f00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a43a40_0, 0, 1;
    %jmp T_8.9;
T_8.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf3a43a40_0;
    %store/vec4 v000001aaf3a43a40_0, 0, 1;
T_8.9 ;
T_8.6 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001aaf3a41ad0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a43ae0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001aaf3a41ad0;
T_10 ;
    %wait E_000001aaf39d9030;
    %load/vec4 v000001aaf3a42aa0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.2, 4;
    %load/vec4 v000001aaf3a446c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001aaf3a439a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.3, 8;
    %load/vec4 v000001aaf3a44d00_0;
    %jmp/1 T_10.4, 8;
T_10.3 ; End of true expr.
    %load/vec4 v000001aaf3a43ae0_0;
    %jmp/0 T_10.4, 8;
 ; End of false expr.
    %blend;
T_10.4;
    %store/vec4 v000001aaf3a43ae0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001aaf3a42aa0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.7, 4;
    %load/vec4 v000001aaf3a446c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a43ae0_0, 0, 1;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v000001aaf3a42aa0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.10, 4;
    %load/vec4 v000001aaf3a446c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a43ae0_0, 0, 1;
    %jmp T_10.9;
T_10.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf3a43ae0_0;
    %store/vec4 v000001aaf3a43ae0_0, 0, 1;
T_10.9 ;
T_10.6 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001aaf3a42430;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a44bc0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001aaf3a42430;
T_12 ;
    %wait E_000001aaf39d8f30;
    %load/vec4 v000001aaf3a44760_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.2, 4;
    %load/vec4 v000001aaf3a44a80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001aaf3a42e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.3, 8;
    %load/vec4 v000001aaf3a44800_0;
    %jmp/1 T_12.4, 8;
T_12.3 ; End of true expr.
    %load/vec4 v000001aaf3a44bc0_0;
    %jmp/0 T_12.4, 8;
 ; End of false expr.
    %blend;
T_12.4;
    %store/vec4 v000001aaf3a44bc0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001aaf3a44760_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.7, 4;
    %load/vec4 v000001aaf3a44a80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a44bc0_0, 0, 1;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v000001aaf3a44760_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.10, 4;
    %load/vec4 v000001aaf3a44a80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a44bc0_0, 0, 1;
    %jmp T_12.9;
T_12.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf3a44bc0_0;
    %store/vec4 v000001aaf3a44bc0_0, 0, 1;
T_12.9 ;
T_12.6 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001aaf3a41c60;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a42d20_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000001aaf3a41c60;
T_14 ;
    %wait E_000001aaf39d9770;
    %load/vec4 v000001aaf3a42be0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v000001aaf3a44ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001aaf3a42b40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.3, 8;
    %load/vec4 v000001aaf3a44e40_0;
    %jmp/1 T_14.4, 8;
T_14.3 ; End of true expr.
    %load/vec4 v000001aaf3a42d20_0;
    %jmp/0 T_14.4, 8;
 ; End of false expr.
    %blend;
T_14.4;
    %store/vec4 v000001aaf3a42d20_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001aaf3a42be0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.7, 4;
    %load/vec4 v000001aaf3a44ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a42d20_0, 0, 1;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v000001aaf3a42be0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.10, 4;
    %load/vec4 v000001aaf3a44ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a42d20_0, 0, 1;
    %jmp T_14.9;
T_14.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf3a42d20_0;
    %store/vec4 v000001aaf3a42d20_0, 0, 1;
T_14.9 ;
T_14.6 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001aaf3a41f80;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a46240_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_000001aaf3a41f80;
T_16 ;
    %wait E_000001aaf39d9470;
    %load/vec4 v000001aaf3a42dc0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_16.2, 4;
    %load/vec4 v000001aaf3a45de0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001aaf3a43180_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.3, 8;
    %load/vec4 v000001aaf3a457a0_0;
    %jmp/1 T_16.4, 8;
T_16.3 ; End of true expr.
    %load/vec4 v000001aaf3a46240_0;
    %jmp/0 T_16.4, 8;
 ; End of false expr.
    %blend;
T_16.4;
    %store/vec4 v000001aaf3a46240_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001aaf3a42dc0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_16.7, 4;
    %load/vec4 v000001aaf3a45de0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a46240_0, 0, 1;
    %jmp T_16.6;
T_16.5 ;
    %load/vec4 v000001aaf3a42dc0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_16.10, 4;
    %load/vec4 v000001aaf3a45de0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a46240_0, 0, 1;
    %jmp T_16.9;
T_16.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf3a46240_0;
    %store/vec4 v000001aaf3a46240_0, 0, 1;
T_16.9 ;
T_16.6 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001aaf3a41440;
T_17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001aaf3a49670_0, 0, 4;
    %end;
    .thread T_17;
    .scope S_000001aaf3a41440;
T_18 ;
    %wait E_000001aaf39d8270;
    %load/vec4 v000001aaf3a49a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001aaf3a49670_0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001aaf3a4a570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001aaf3a49670_0, 0, 4;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v000001aaf3a4a430_0;
    %load/vec4 v000001aaf3a492b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_18.6, 4;
    %load/vec4 v000001aaf3a497b0_0;
    %load/vec4 v000001aaf3a49530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v000001aaf3a49670_0;
    %addi 1, 0, 4;
    %store/vec4 v000001aaf3a49670_0, 0, 4;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001aaf3a41440;
T_19 ;
    %wait E_000001aaf39d8230;
    %load/vec4 v000001aaf3a495d0_0;
    %load/vec4 v000001aaf3a4a430_0;
    %and;
    %store/vec4 v000001aaf3a49990_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001aaf3a49990_0;
    %store/vec4 v000001aaf3a49d50_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001aaf396ace0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf39d2100_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_000001aaf396ace0;
T_21 ;
    %wait E_000001aaf39d7db0;
    %load/vec4 v000001aaf39d35a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.2, 4;
    %load/vec4 v000001aaf39d3640_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000001aaf39d1b60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.3, 8;
    %load/vec4 v000001aaf39d2ec0_0;
    %jmp/1 T_21.4, 8;
T_21.3 ; End of true expr.
    %load/vec4 v000001aaf39d2100_0;
    %jmp/0 T_21.4, 8;
 ; End of false expr.
    %blend;
T_21.4;
    %store/vec4 v000001aaf39d2100_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001aaf39d35a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.7, 4;
    %load/vec4 v000001aaf39d3640_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf39d2100_0, 0, 1;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v000001aaf39d35a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.10, 4;
    %load/vec4 v000001aaf39d3640_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf39d2100_0, 0, 1;
    %jmp T_21.9;
T_21.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf39d2100_0;
    %store/vec4 v000001aaf39d2100_0, 0, 1;
T_21.9 ;
T_21.6 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001aaf3970b60;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf39d3780_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001aaf3970b60;
T_23 ;
    %wait E_000001aaf39d7cb0;
    %load/vec4 v000001aaf39d29c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_23.2, 4;
    %load/vec4 v000001aaf39d36e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001aaf39d2740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_23.3, 8;
    %load/vec4 v000001aaf39d1ca0_0;
    %jmp/1 T_23.4, 8;
T_23.3 ; End of true expr.
    %load/vec4 v000001aaf39d3780_0;
    %jmp/0 T_23.4, 8;
 ; End of false expr.
    %blend;
T_23.4;
    %store/vec4 v000001aaf39d3780_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001aaf39d29c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_23.7, 4;
    %load/vec4 v000001aaf39d36e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf39d3780_0, 0, 1;
    %jmp T_23.6;
T_23.5 ;
    %load/vec4 v000001aaf39d29c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_23.10, 4;
    %load/vec4 v000001aaf39d36e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf39d3780_0, 0, 1;
    %jmp T_23.9;
T_23.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf39d3780_0;
    %store/vec4 v000001aaf39d3780_0, 0, 1;
T_23.9 ;
T_23.6 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001aaf3970cf0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf39d1c00_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_000001aaf3970cf0;
T_25 ;
    %wait E_000001aaf39d7e30;
    %load/vec4 v000001aaf39d2880_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.2, 4;
    %load/vec4 v000001aaf39d2380_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v000001aaf39d3140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_25.3, 8;
    %load/vec4 v000001aaf39d2a60_0;
    %jmp/1 T_25.4, 8;
T_25.3 ; End of true expr.
    %load/vec4 v000001aaf39d1c00_0;
    %jmp/0 T_25.4, 8;
 ; End of false expr.
    %blend;
T_25.4;
    %store/vec4 v000001aaf39d1c00_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001aaf39d2880_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.7, 4;
    %load/vec4 v000001aaf39d2380_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf39d1c00_0, 0, 1;
    %jmp T_25.6;
T_25.5 ;
    %load/vec4 v000001aaf39d2880_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.10, 4;
    %load/vec4 v000001aaf39d2380_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf39d1c00_0, 0, 1;
    %jmp T_25.9;
T_25.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf39d1c00_0;
    %store/vec4 v000001aaf39d1c00_0, 0, 1;
T_25.9 ;
T_25.6 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001aaf3961b90;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf39d2560_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_000001aaf3961b90;
T_27 ;
    %wait E_000001aaf39d82b0;
    %load/vec4 v000001aaf39d1e80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.2, 4;
    %load/vec4 v000001aaf39d2f60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v000001aaf39d1de0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.3, 8;
    %load/vec4 v000001aaf39d2060_0;
    %jmp/1 T_27.4, 8;
T_27.3 ; End of true expr.
    %load/vec4 v000001aaf39d2560_0;
    %jmp/0 T_27.4, 8;
 ; End of false expr.
    %blend;
T_27.4;
    %store/vec4 v000001aaf39d2560_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001aaf39d1e80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.7, 4;
    %load/vec4 v000001aaf39d2f60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf39d2560_0, 0, 1;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v000001aaf39d1e80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.10, 4;
    %load/vec4 v000001aaf39d2f60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf39d2560_0, 0, 1;
    %jmp T_27.9;
T_27.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf39d2560_0;
    %store/vec4 v000001aaf39d2560_0, 0, 1;
T_27.9 ;
T_27.6 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001aaf390dad0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a08b20_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_000001aaf390dad0;
T_29 ;
    %wait E_000001aaf39d7ab0;
    %load/vec4 v000001aaf3a09520_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.2, 4;
    %load/vec4 v000001aaf3a09d40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v000001aaf3a09660_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_29.3, 8;
    %load/vec4 v000001aaf3a08620_0;
    %jmp/1 T_29.4, 8;
T_29.3 ; End of true expr.
    %load/vec4 v000001aaf3a08b20_0;
    %jmp/0 T_29.4, 8;
 ; End of false expr.
    %blend;
T_29.4;
    %store/vec4 v000001aaf3a08b20_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001aaf3a09520_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.7, 4;
    %load/vec4 v000001aaf3a09d40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a08b20_0, 0, 1;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v000001aaf3a09520_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.10, 4;
    %load/vec4 v000001aaf3a09d40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a08b20_0, 0, 1;
    %jmp T_29.9;
T_29.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf3a08b20_0;
    %store/vec4 v000001aaf3a08b20_0, 0, 1;
T_29.9 ;
T_29.6 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001aaf3922de0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a08ee0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_000001aaf3922de0;
T_31 ;
    %wait E_000001aaf39d84f0;
    %load/vec4 v000001aaf3a08c60_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_31.2, 4;
    %load/vec4 v000001aaf3a09480_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v000001aaf3a08bc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.3, 8;
    %load/vec4 v000001aaf3a09de0_0;
    %jmp/1 T_31.4, 8;
T_31.3 ; End of true expr.
    %load/vec4 v000001aaf3a08ee0_0;
    %jmp/0 T_31.4, 8;
 ; End of false expr.
    %blend;
T_31.4;
    %store/vec4 v000001aaf3a08ee0_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001aaf3a08c60_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_31.7, 4;
    %load/vec4 v000001aaf3a09480_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a08ee0_0, 0, 1;
    %jmp T_31.6;
T_31.5 ;
    %load/vec4 v000001aaf3a08c60_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_31.10, 4;
    %load/vec4 v000001aaf3a09480_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a08ee0_0, 0, 1;
    %jmp T_31.9;
T_31.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf3a08ee0_0;
    %store/vec4 v000001aaf3a08ee0_0, 0, 1;
T_31.9 ;
T_31.6 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001aaf3922f70;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a0b670_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_000001aaf3922f70;
T_33 ;
    %wait E_000001aaf39d8530;
    %load/vec4 v000001aaf3a092a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_33.2, 4;
    %load/vec4 v000001aaf3a0bcb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v000001aaf3a08f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.3, 8;
    %load/vec4 v000001aaf3a0b850_0;
    %jmp/1 T_33.4, 8;
T_33.3 ; End of true expr.
    %load/vec4 v000001aaf3a0b670_0;
    %jmp/0 T_33.4, 8;
 ; End of false expr.
    %blend;
T_33.4;
    %store/vec4 v000001aaf3a0b670_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001aaf3a092a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_33.7, 4;
    %load/vec4 v000001aaf3a0bcb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a0b670_0, 0, 1;
    %jmp T_33.6;
T_33.5 ;
    %load/vec4 v000001aaf3a092a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_33.10, 4;
    %load/vec4 v000001aaf3a0bcb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a0b670_0, 0, 1;
    %jmp T_33.9;
T_33.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf3a0b670_0;
    %store/vec4 v000001aaf3a0b670_0, 0, 1;
T_33.9 ;
T_33.6 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000001aaf3a410a0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a0b5d0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_000001aaf3a410a0;
T_35 ;
    %wait E_000001aaf39d8670;
    %load/vec4 v000001aaf3a0b350_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_35.2, 4;
    %load/vec4 v000001aaf3a0a450_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v000001aaf3a0a130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.3, 8;
    %load/vec4 v000001aaf3a0bf30_0;
    %jmp/1 T_35.4, 8;
T_35.3 ; End of true expr.
    %load/vec4 v000001aaf3a0b5d0_0;
    %jmp/0 T_35.4, 8;
 ; End of false expr.
    %blend;
T_35.4;
    %store/vec4 v000001aaf3a0b5d0_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001aaf3a0b350_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_35.7, 4;
    %load/vec4 v000001aaf3a0a450_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a0b5d0_0, 0, 1;
    %jmp T_35.6;
T_35.5 ;
    %load/vec4 v000001aaf3a0b350_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_35.10, 4;
    %load/vec4 v000001aaf3a0a450_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a0b5d0_0, 0, 1;
    %jmp T_35.9;
T_35.8 ;
    %delay 5, 0;
    %load/vec4 v000001aaf3a0b5d0_0;
    %store/vec4 v000001aaf3a0b5d0_0, 0, 1;
T_35.9 ;
T_35.6 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001aaf39642d0;
T_36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001aaf3a0cf00_0, 0, 4;
    %end;
    .thread T_36;
    .scope S_000001aaf39642d0;
T_37 ;
    %wait E_000001aaf39d8a30;
    %load/vec4 v000001aaf3a0ce60_0;
    %load/vec4 v000001aaf3a0d7c0_0;
    %cmp/e;
    %jmp/1 T_37.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf3a0c8c0_0;
    %load/vec4 v000001aaf3a0d7c0_0;
    %cmp/e;
    %flag_or 4, 8;
T_37.2;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001aaf3a0cf00_0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001aaf3a0dc20_0;
    %load/vec4 v000001aaf3a0c640_0;
    %inv;
    %and;
    %load/vec4 v000001aaf3a0c8c0_0;
    %inv;
    %load/vec4 v000001aaf3a0d7c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.3, 8;
    %load/vec4 v000001aaf3a0cf00_0;
    %addi 1, 0, 4;
    %store/vec4 v000001aaf3a0cf00_0, 0, 4;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000001aaf39642d0;
T_38 ;
    %wait E_000001aaf39d8230;
    %load/vec4 v000001aaf3a0c6e0_0;
    %load/vec4 v000001aaf3a0dc20_0;
    %and;
    %load/vec4 v000001aaf3a0c640_0;
    %inv;
    %and;
    %load/vec4 v000001aaf3a0c8c0_0;
    %inv;
    %and;
    %store/vec4 v000001aaf3a0cfa0_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001aaf3a0cfa0_0;
    %store/vec4 v000001aaf3a0c500_0, 0, 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000001aaf39daa10;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a48270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a47050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a47370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a47690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a46d30_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_000001aaf39daa10;
T_40 ;
    %vpi_call 2 51 "$dumpfile", "show_wave.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001aaf39daa10 {0 0 0};
    %pushi/vec4 67, 0, 8;
    %store/vec4 v000001aaf3a46fb0_0, 0, 8;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a48270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a48270_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a48270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a47050_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a47050_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v000001aaf3a46fb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a47050_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a47050_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a47690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a46d30_0, 0, 1;
    %delay 800, 0;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a47690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a46d30_0, 0, 1;
    %delay 300, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a47370_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a47370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a48270_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a48270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a47050_0, 0, 1;
    %delay 70, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a47050_0, 0, 1;
    %delay 90, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a47690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a46d30_0, 0, 1;
    %delay 300, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a46d30_0, 0, 1;
    %delay 500, 0;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a47690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a46d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf3a47370_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf3a47370_0, 0, 1;
    %vpi_call 2 106 "$display", "Test completed!" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "test_module.v";
    "./clk_generator.v";
    "./sender_receiver.v";
    "./shift_register_8bit.v";
    "./shift_register_4bit.v";
    "./d_ff.v";
