- tb_top_axi_serdes.sv:5: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.034 2025-02-24
- Verilator: $finish at 0s; walltime 0.000 s; speed 0.000 s/s
- Verilator: cpu 0.001 s on 1 threads; alloced 56 MB
