# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../shift_sreg.srcs/sources_1/new/shift_sreg_bh.vhd" \
"../../../../shift_sreg.srcs/sim_1/new/shift_reg3_tb.vhd" \

# Do not sort compile order
nosort
