<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"example.com","root":"/","scheme":"Pisces","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":true},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":true,"scrollpercent":true},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="简介这篇博文主要介绍的是基于mips的 singlecycle CPU设计及实现。 RTL 图像因为刚开始写的时候只考虑了mips最基础的指令，没有考虑lui和跳转等指令，所以这是一个非常粗略的图像。主要由几个大块组成，register file寄存器，ALU算术逻辑单元，memory储存，control unit控制单元，instruction fetch指令获取单元，PC 程序计数器和deco">
<meta property="og:type" content="article">
<meta property="og:title" content="singlecycle设计及实现1(register file寄存器)">
<meta property="og:url" content="http://example.com/2020/03/20/singlecycle_rf/index.html">
<meta property="og:site_name" content="Woodwind">
<meta property="og:description" content="简介这篇博文主要介绍的是基于mips的 singlecycle CPU设计及实现。 RTL 图像因为刚开始写的时候只考虑了mips最基础的指令，没有考虑lui和跳转等指令，所以这是一个非常粗略的图像。主要由几个大块组成，register file寄存器，ALU算术逻辑单元，memory储存，control unit控制单元，instruction fetch指令获取单元，PC 程序计数器和deco">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://res.cloudinary.com/djyodckal/image/upload/v1584759605/datapath_jchv0c.png">
<meta property="og:image" content="https://res.cloudinary.com/djyodckal/image/upload/v1584760463/registerDiagram_djizyf.png">
<meta property="article:published_time" content="2020-03-20T14:50:52.000Z">
<meta property="article:modified_time" content="2020-05-27T05:58:07.000Z">
<meta property="article:author" content="Woodwind">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="verilog">
<meta property="article:tag" content="CPU">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://res.cloudinary.com/djyodckal/image/upload/v1584759605/datapath_jchv0c.png">

<link rel="canonical" href="http://example.com/2020/03/20/singlecycle_rf/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>singlecycle设计及实现1(register file寄存器) | Woodwind</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">Woodwind</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">little by little</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2020/03/20/singlecycle_rf/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Woodwind">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Woodwind">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          singlecycle设计及实现1(register file寄存器)
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2020-03-20 22:50:52" itemprop="dateCreated datePublished" datetime="2020-03-20T22:50:52+08:00">2020-03-20</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2020-05-27 13:58:07" itemprop="dateModified" datetime="2020-05-27T13:58:07+08:00">2020-05-27</time>
              </span>

          
  
  <span class="post-meta-item">
    
      <span class="post-meta-item-icon">
        <i class="far fa-comment"></i>
      </span>
      <span class="post-meta-item-text">Valine：</span>
    
    <a title="valine" href="/2020/03/20/singlecycle_rf/#valine-comments" itemprop="discussionUrl">
      <span class="post-comments-count valine-comment-count" data-xid="/2020/03/20/singlecycle_rf/" itemprop="commentCount"></span>
    </a>
  </span>
  
  <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>4k</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>4 分钟</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h3 id="简介"><a href="#简介" class="headerlink" title="简介"></a>简介</h3><p>这篇博文主要介绍的是基于mips的 singlecycle CPU设计及实现。</p>
<h3 id="RTL-图像"><a href="#RTL-图像" class="headerlink" title="RTL 图像"></a>RTL 图像</h3><p><img src="https://res.cloudinary.com/djyodckal/image/upload/v1584759605/datapath_jchv0c.png"><br>因为刚开始写的时候只考虑了mips最基础的指令，没有考虑lui和跳转等指令，所以这是一个非常粗略的图像。主要由几个大块组成，register file寄存器，ALU算术逻辑单元，memory储存，control unit控制单元，instruction fetch指令获取单元，PC 程序计数器和decoder。由于decoder已经编写，所以这次设计直接从储存中读取opcode来识别指令，iload来识别各个寄存器的地址。接下来一一介绍每个单元。</p>
<h4 id="register-file-寄存器"><a href="#register-file-寄存器" class="headerlink" title="register file 寄存器"></a>register file 寄存器</h4><p><img src="https://res.cloudinary.com/djyodckal/image/upload/v1584760463/registerDiagram_djizyf.png"><br>如图所示上图展示了寄存器的一些输入及输出。<br>输入:<br>WDAT(31:0) 32位的输入<br>WSEL(4:0) 寄存器地址选择<br>WEN 寄存器开关 1:开 0:关<br>CLK 寄存器时钟<br>RSEL1(4:0) 数据总线1 地址选择<br>RSEL2(4:0) 数据总线2 地址选择<br>输出:<br>RDAT1(31:0) 数据总线1值<br>RDAT2(31:0) 数据总线2值</p>
<p>以前写verilog代码的时候，并没有用过接口，这次因为是要求，所以更具接口的方式来编写。</p>
<h5 id="主代码register-file-sv"><a href="#主代码register-file-sv" class="headerlink" title="主代码register_file.sv"></a>主代码register_file.sv</h5><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`	`<span class="meta-keyword">include</span> &quot;cpu_types_pkg.vh”//cpu总接口文件</span></span><br><span class="line">	<span class="meta">`<span class="meta-keyword">include</span> &quot;register_file_if.vh”//寄存器接口文件</span></span><br><span class="line">	<span class="keyword">module</span> register_file</span><br><span class="line">	</span><br><span class="line">	(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">logic</span> CLK, nRST,</span><br><span class="line">	register_file_if<span class="variable">.rf</span> rfif<span class="comment">//接口中 rf端口</span></span><br><span class="line">	);</span><br><span class="line">	</span><br><span class="line">	<span class="comment">//mips有32个32位的寄存器，并且需要放入reg</span></span><br><span class="line">	<span class="keyword">reg</span> \[<span class="number">31</span>:<span class="number">0</span>]\[<span class="number">31</span>:<span class="number">0</span>] register;<span class="comment">//输出的寄存器</span></span><br><span class="line">	<span class="keyword">reg</span> \[<span class="number">31</span>:<span class="number">0</span>]\[<span class="number">31</span>:<span class="number">0</span>] nregister;<span class="comment">//输入的寄存器</span></span><br><span class="line">	<span class="keyword">always</span>\<span class="number">_</span>comb <span class="keyword">begin</span></span><br><span class="line">	nregister = register;</span><br><span class="line">	<span class="keyword">if</span> (rfif<span class="variable">.WEN</span> &amp;&amp; rfif<span class="variable">.wsel</span> != <span class="number">0</span>) <span class="keyword">begin</span><span class="comment">//mips 0寄存器不能修改并且要在打开的情况才能修改</span></span><br><span class="line">	    nregister[rfif<span class="variable">.wsel</span>] = rfif<span class="variable">.wdat</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	rfif<span class="variable">.rdat1</span> = register[rfif<span class="variable">.rsel1</span>];</span><br><span class="line">	rfif<span class="variable">.rdat2</span> = register[rfif<span class="variable">.rsel2</span>];   </span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span>\<span class="number">_</span>ff @(<span class="keyword">posedge</span> CLK, <span class="keyword">negedge</span> nRST) <span class="keyword">begin</span><span class="comment">//异步同步</span></span><br><span class="line">	<span class="keyword">if</span> (!nRST)</span><br><span class="line">	    register &lt;= &#x27;<span class="number">0</span>;</span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">	    register &lt;= nregister;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>`</p>
<h5 id="接口代码register-file-if-vh"><a href="#接口代码register-file-if-vh" class="headerlink" title="接口代码register_file_if.vh"></a>接口代码register_file_if.vh</h5> <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`/*</span></span><br><span class="line">  Eric Villasenor</span><br><span class="line"></span><br><span class="line">  register file <span class="keyword">interface</span></span><br><span class="line">*/</span><br><span class="line"><span class="meta">`<span class="meta-keyword">ifndef</span> REGISTER_FILE_IF_VH</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> REGISTER_FILE_IF_VH</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// all types</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> &quot;cpu_types_pkg.vh&quot;</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">interface</span> register_file_if;</span><br><span class="line">  <span class="comment">// import types</span></span><br><span class="line">  <span class="keyword">import</span> cpu_types_pkg::*;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">logic</span>     WEN;</span><br><span class="line">  regbits_t wsel, rsel1, rsel2;<span class="comment">//在cpu_types_pkg.vh中定义 5，2^5 = 32</span></span><br><span class="line">  word_t    wdat, rdat1, rdat2;<span class="comment">//在cpu_types_pkg.vh中定义32</span></span><br><span class="line"></span><br><span class="line">  <span class="comment">// register file ports</span></span><br><span class="line">  <span class="keyword">modport</span> rf (</span><br><span class="line">    <span class="keyword">input</span>   WEN, wsel, rsel1, rsel2, wdat,</span><br><span class="line">    <span class="keyword">output</span>  rdat1, rdat2</span><br><span class="line">  );</span><br><span class="line">  <span class="comment">// register file tb</span></span><br><span class="line">  <span class="keyword">modport</span> tb (</span><br><span class="line">    <span class="keyword">input</span>   rdat1, rdat2,</span><br><span class="line">    <span class="keyword">output</span>  WEN, wsel, rsel1, rsel2, wdat</span><br><span class="line">  );</span><br><span class="line"><span class="keyword">endinterface</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="meta-keyword">endif</span> //REGISTER_FILE_IF_VH</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>`</p>
<h5 id="测试代码register-file-tb-sv"><a href="#测试代码register-file-tb-sv" class="headerlink" title="测试代码register_file_tb.sv"></a>测试代码register_file_tb.sv</h5><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`	/\*</span></span><br><span class="line">	 Eric Villasenor</span><br><span class="line">	</span><br><span class="line">	 register file test bench</span><br><span class="line">	\*/</span><br><span class="line">	</span><br><span class="line">	<span class="comment">// mapped needs this</span></span><br><span class="line">	\<span class="meta">`<span class="meta-keyword">include</span> &quot;register\_file\_if.vh&quot;</span></span><br><span class="line">	</span><br><span class="line">	<span class="comment">// mapped timing needs this. 1ns is too fast</span></span><br><span class="line">	\<span class="meta">`<span class="meta-keyword">timescale</span> 1 ns / 1 ns</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">module</span> register\<span class="number">_</span>file\<span class="number">_</span>tb;</span><br><span class="line">	</span><br><span class="line">	 <span class="keyword">parameter</span> PERIOD = <span class="number">10</span>;</span><br><span class="line">	</span><br><span class="line">	 <span class="keyword">logic</span> CLK = <span class="number">0</span>, nRST;</span><br><span class="line">	</span><br><span class="line">	 <span class="comment">// test vars</span></span><br><span class="line">	 <span class="keyword">int</span> v1 = <span class="number">1</span>;</span><br><span class="line">	 <span class="keyword">int</span> v2 = <span class="number">4721</span>;</span><br><span class="line">	 <span class="keyword">int</span> v3 = <span class="number">25119</span>;</span><br><span class="line">	</span><br><span class="line">	 <span class="comment">// clock</span></span><br><span class="line">	 <span class="keyword">always</span> <span class="variable">#(PERIOD/2)</span> CLK++;</span><br><span class="line">	</span><br><span class="line">	 <span class="comment">// interface</span></span><br><span class="line">	 register\<span class="number">_</span>file\<span class="number">_</span><span class="keyword">if</span> rfif ();</span><br><span class="line">	 <span class="comment">// test program</span></span><br><span class="line">	 test PROG (CLK, nRST,rfif,v1,v2,v3);</span><br><span class="line">	 <span class="comment">// DUT</span></span><br><span class="line">	\<span class="meta">`<span class="meta-keyword">ifndef</span> MAPPED</span></span><br><span class="line">	 register\<span class="number">_</span>file DUT(CLK, nRST, rfif);</span><br><span class="line">	\<span class="meta">`<span class="meta-keyword">else</span></span></span><br><span class="line">	 register\<span class="number">_</span>file DUT(</span><br><span class="line">	.\rfif<span class="variable">.rdat2</span> (rfif<span class="variable">.rdat2</span>),</span><br><span class="line">	.\rfif<span class="variable">.rdat1</span> (rfif<span class="variable">.rdat1</span>),</span><br><span class="line">	.\rfif<span class="variable">.wdat</span> (rfif<span class="variable">.wdat</span>),</span><br><span class="line">	.\rfif<span class="variable">.rsel2</span> (rfif<span class="variable">.rsel2</span>),</span><br><span class="line">	.\rfif<span class="variable">.rsel1</span> (rfif<span class="variable">.rsel1</span>),</span><br><span class="line">	.\rfif<span class="variable">.wsel</span> (rfif<span class="variable">.wsel</span>),</span><br><span class="line">	.\rfif<span class="variable">.WEN</span> (rfif<span class="variable">.WEN</span>),</span><br><span class="line">	.\nRST (nRST),</span><br><span class="line">	.\CLK (CLK)</span><br><span class="line">	 );</span><br><span class="line">	\<span class="meta">`<span class="meta-keyword">endif</span></span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">endmodule</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">program</span> test</span><br><span class="line">	(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">logic</span> CLK,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">logic</span> nRST,</span><br><span class="line">	</span><br><span class="line">	register\<span class="number">_</span>file\<span class="number">_</span><span class="keyword">if</span><span class="variable">.tb</span> rfif,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">logic</span> \[<span class="number">31</span>:<span class="number">0</span>] v1,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">logic</span> \[<span class="number">31</span>:<span class="number">0</span>] v2,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">logic</span> \[<span class="number">31</span>:<span class="number">0</span>] v3</span><br><span class="line">	);</span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">5</span>:<span class="number">0</span>] i;</span><br><span class="line">	  <span class="keyword">reg</span> \[<span class="number">3</span>:<span class="number">0</span>] testcase = <span class="number">0</span>;</span><br><span class="line">	  <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">	rfif<span class="variable">.wsel</span> = <span class="number">0</span>;</span><br><span class="line">	rfif<span class="variable">.wdat</span> = &#x27;<span class="number">0</span>;</span><br><span class="line">	rfif<span class="variable">.WEN</span> = <span class="number">0</span>;</span><br><span class="line">	rfif<span class="variable">.rsel1</span> = <span class="number">0</span>;</span><br><span class="line">	rfif<span class="variable">.rsel2</span> = <span class="number">0</span>;      </span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	nRST = <span class="number">1&#x27;b0</span>;</span><br><span class="line">	</span><br><span class="line">	</span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	nRST = <span class="number">1&#x27;b0</span>;</span><br><span class="line">	</span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	nRST = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	rfif<span class="variable">.wsel</span> = <span class="number">0</span>;</span><br><span class="line">	rfif<span class="variable">.WEN</span> = <span class="number">1</span>;</span><br><span class="line">	rfif<span class="variable">.wdat</span> = &#x27;<span class="number">1</span>;</span><br><span class="line">	rfif<span class="variable">.rsel1</span> = <span class="number">0</span>;</span><br><span class="line">	rfif<span class="variable">.rsel2</span> = <span class="number">1</span>;</span><br><span class="line">	testcase ++;</span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	nRST = <span class="number">1&#x27;b0</span>;</span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	nRST = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	<span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i = i + <span class="number">1</span>)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">	    @(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	    rfif<span class="variable">.wsel</span> = i;</span><br><span class="line">	    @(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	    rfif<span class="variable">.rsel1</span> = i;</span><br><span class="line">	    rfif<span class="variable">.rsel2</span> = <span class="number">31</span>-i;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	nRST = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	rfif<span class="variable">.wsel</span> = <span class="number">1</span>;</span><br><span class="line">	rfif<span class="variable">.WEN</span> = <span class="number">1</span>;</span><br><span class="line">	rfif<span class="variable">.wdat</span> = &#x27;<span class="number">0</span>;</span><br><span class="line">	rfif<span class="variable">.rsel1</span> = <span class="number">0</span>;</span><br><span class="line">	rfif<span class="variable">.rsel2</span> = <span class="number">1</span>;</span><br><span class="line">	testcase ++;</span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	nRST = <span class="number">1&#x27;b0</span>;</span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	nRST = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	<span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i = i + <span class="number">1</span>)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">	    @(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	    rfif<span class="variable">.wsel</span> = i;</span><br><span class="line">	    @(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	    rfif<span class="variable">.rsel1</span> = i;</span><br><span class="line">	    rfif<span class="variable">.rsel2</span> = <span class="number">31</span>-i;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	nRST = <span class="number">1&#x27;b0</span>;</span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	nRST = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	rfif<span class="variable">.wsel</span> = <span class="number">1</span>;</span><br><span class="line">	rfif<span class="variable">.WEN</span> = <span class="number">1</span>;</span><br><span class="line">	rfif<span class="variable">.wdat</span> = &#x27;<span class="number">1</span>;</span><br><span class="line">	rfif<span class="variable">.rsel1</span> = <span class="number">1</span>;</span><br><span class="line">	rfif<span class="variable">.rsel2</span> = <span class="number">0</span>;</span><br><span class="line">	testcase ++;</span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	nRST = <span class="number">1&#x27;b0</span>;</span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	nRST = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	<span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i = i + <span class="number">1</span>)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">	    @(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	    rfif<span class="variable">.wsel</span> = i;</span><br><span class="line">	    @(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	    rfif<span class="variable">.rsel1</span> = i;</span><br><span class="line">	    rfif<span class="variable">.rsel2</span> = <span class="number">31</span>-i;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	nRST = <span class="number">1&#x27;b0</span>;</span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	@(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	<span class="built_in">$finish</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">endprogram</span></span><br></pre></td></tr></table></figure>
<p>`测试文件用questasim来验证，本来应该用assert更规范的测试，第一次懒惰了。<br> 以上是singlecycle中寄存器文件的</p>

    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/FPGA/" rel="tag"># FPGA</a>
              <a href="/tags/verilog/" rel="tag"># verilog</a>
              <a href="/tags/CPU/" rel="tag"># CPU</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2019/12/20/liwu/" rel="prev" title="python douyu 礼物统计">
      <i class="fa fa-chevron-left"></i> python douyu 礼物统计
    </a></div>
      <div class="post-nav-item">
    <a href="/2020/03/21/singlecycle-alu/" rel="next" title="singlecycle设计及实现2 (ALU算术逻辑单元)">
      singlecycle设计及实现2 (ALU算术逻辑单元) <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          
    <div class="comments" id="valine-comments"></div>

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%AE%80%E4%BB%8B"><span class="nav-number">1.</span> <span class="nav-text">简介</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#RTL-%E5%9B%BE%E5%83%8F"><span class="nav-number">2.</span> <span class="nav-text">RTL 图像</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#register-file-%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">2.1.</span> <span class="nav-text">register file 寄存器</span></a><ol class="nav-child"><li class="nav-item nav-level-5"><a class="nav-link" href="#%E4%B8%BB%E4%BB%A3%E7%A0%81register-file-sv"><span class="nav-number">2.1.1.</span> <span class="nav-text">主代码register_file.sv</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#%E6%8E%A5%E5%8F%A3%E4%BB%A3%E7%A0%81register-file-if-vh"><span class="nav-number">2.1.2.</span> <span class="nav-text">接口代码register_file_if.vh</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#%E6%B5%8B%E8%AF%95%E4%BB%A3%E7%A0%81register-file-tb-sv"><span class="nav-number">2.1.3.</span> <span class="nav-text">测试代码register_file_tb.sv</span></a></li></ol></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">Woodwind</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">16</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">11</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">26</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/Zhang-Rick" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;Zhang-Rick" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:908520243@qq.com" title="E-Mail → mailto:908520243@qq.com" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
  </div>



      </div>
        <div class="back-to-top motion-element">
          <i class="fa fa-arrow-up"></i>
          <span>0%</span>
        </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 2018 – 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Woodwind</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-chart-area"></i>
    </span>
      <span class="post-meta-item-text">站点总字数：</span>
    <span title="站点总字数">57k</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-coffee"></i>
    </span>
      <span class="post-meta-item-text">站点阅读时长 &asymp;</span>
    <span title="站点阅读时长">52 分钟</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://pisces.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Pisces</a> 强力驱动
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>




  




  
<script src="/js/local-search.js"></script>













  

  


<script>
NexT.utils.loadComments(document.querySelector('#valine-comments'), () => {
  NexT.utils.getScript('//unpkg.com/valine/dist/Valine.min.js', () => {
    var GUEST = ['nick', 'mail', 'link'];
    var guest = 'nick,mail,link';
    guest = guest.split(',').filter(item => {
      return GUEST.includes(item);
    });
    new Valine({
      el         : '#valine-comments',
      verify     : false,
      notify     : false,
      appId      : 'gAGUE1DViS6p6zDE599p9vjv-9Nh9j0Va',
      appKey     : 'tw6pBX2N8kP9tuRJpsjV9zaG',
      placeholder: "Just go go",
      avatar     : 'mm',
      meta       : guest,
      pageSize   : '10' || 10,
      visitor    : false,
      lang       : '' || 'zh-cn',
      path       : location.pathname,
      recordIP   : false,
      serverURLs : ''
    });
  }, window.Valine);
});
</script>

</body>
</html>
