#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 26 01:13:45 2020
# Process ID: 3264
# Current directory: C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.runs/synth_1/Top.vds
# Journal file: C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 46388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 379.059 ; gain = 100.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/Top.v:8]
INFO: [Synth 8-3876] $readmem data file 'pal24bit.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/vga640x480.v:9]
	Parameter HSYNCSTART bound to: 16 - type: integer 
	Parameter HSYNCEND bound to: 112 - type: integer 
	Parameter HACTIVESTART bound to: 160 - type: integer 
	Parameter HACTIVEEND bound to: 800 - type: integer 
	Parameter VSYNCSTART bound to: 10 - type: integer 
	Parameter VSYNCEND bound to: 12 - type: integer 
	Parameter VACTIVESTART bound to: 45 - type: integer 
	Parameter VACTIVEEND bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (1#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/vga640x480.v:9]
INFO: [Synth 8-6157] synthesizing module 'GroupnameSprite' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/GroupnameSprite.v:23]
	Parameter GroupWidth bound to: 443 - type: integer 
	Parameter GroupHeight bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GroupnameRom' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/GroupnameRom.v:23]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/GroupnameRom.v:29]
INFO: [Synth 8-3876] $readmem data file 'group_name3.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/GroupnameRom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'GroupnameRom' (2#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/GroupnameRom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GroupnameSprite' (3#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/GroupnameSprite.v:23]
INFO: [Synth 8-6157] synthesizing module 'MembersSprite' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/MembersSprite.v:23]
	Parameter MembersWidth bound to: 531 - type: integer 
	Parameter MembersHeight bound to: 125 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MembersRom' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/MembersRom.v:23]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/MembersRom.v:29]
INFO: [Synth 8-3876] $readmem data file 'members.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/MembersRom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'MembersRom' (4#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/MembersRom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MembersSprite' (5#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/MembersSprite.v:23]
INFO: [Synth 8-6157] synthesizing module 'StartSprite' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/StartSprite.v:23]
	Parameter StartWidth bound to: 228 - type: integer 
	Parameter StartHeight bound to: 49 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StartRom' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/StartRom.v:23]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/StartRom.v:29]
INFO: [Synth 8-3876] $readmem data file 'start.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/StartRom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'StartRom' (6#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/StartRom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StartSprite' (7#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/StartSprite.v:23]
INFO: [Synth 8-6157] synthesizing module 'keyboard' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/keyboard.v:23]
	Parameter BREAK bound to: 8'b11110000 
	Parameter SHIFT1 bound to: 8'b00010010 
	Parameter SHIFT2 bound to: 8'b01011001 
	Parameter CAPS bound to: 8'b01011000 
	Parameter lowercase bound to: 3'b000 
	Parameter ignore_break bound to: 3'b001 
	Parameter shift bound to: 3'b010 
	Parameter ignore_shift_break bound to: 3'b011 
	Parameter capslock bound to: 3'b100 
	Parameter ignore_caps_break bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'ps2_rx' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/ps2_rx.v:1]
	Parameter idle bound to: 1'b0 
	Parameter rx bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ps2_rx' (8#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/ps2_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'key2ascii' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/key2ascii.v:1]
INFO: [Synth 8-6155] done synthesizing module 'key2ascii' (9#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/key2ascii.v:1]
INFO: [Synth 8-6157] synthesizing module 'Seven_segment_LED_Display_Controller' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:23]
WARNING: [Synth 8-6014] Unused sequential element one_second_counter_reg was removed.  [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:45]
WARNING: [Synth 8-6014] Unused sequential element displayed_number_reg was removed.  [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:58]
INFO: [Synth 8-6155] done synthesizing module 'Seven_segment_LED_Display_Controller' (10#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/keyboard.v:124]
WARNING: [Synth 8-3848] Net state_reg in module/entity keyboard does not have driver. [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/keyboard.v:66]
INFO: [Synth 8-6155] done synthesizing module 'keyboard' (11#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/keyboard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (12#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/Top.v:8]
WARNING: [Synth 8-3331] design StartSprite has unconnected port i_rst
WARNING: [Synth 8-3331] design MembersSprite has unconnected port i_rst
WARNING: [Synth 8-3331] design GroupnameSprite has unconnected port i_rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 506.074 ; gain = 227.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 506.074 ; gain = 227.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 506.074 ; gain = 227.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v2/undertale_v2.srcs/sources_1/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v2/undertale_v2.srcs/sources_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v2/undertale_v2.srcs/sources_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.844 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.844 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 827.844 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 827.844 ; gain = 548.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 827.844 ; gain = 548.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 827.844 ; gain = 548.824
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5544] ROM "rx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "LED_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "LED_BCD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'LED_BCD_reg' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 827.844 ; gain = 548.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module vga640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module GroupnameRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module GroupnameSprite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MembersRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module MembersSprite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module StartRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module StartSprite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ps2_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module key2ascii 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module Seven_segment_LED_Display_Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module keyboard 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "keyboard/Seven_segment_LED_Display_Controller/Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyboard/Seven_segment_LED_Display_Controller/Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyboard/Seven_segment_LED_Display_Controller/Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "keyboard/Seven_segment_LED_Display_Controller/LED_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "keyboard/Seven_segment_LED_Display_Controller/LED_BCD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP GroupnameDisplay/address1, operation Mode is: A*(B:0x1bb).
DSP Report: operator GroupnameDisplay/address1 is absorbed into DSP GroupnameDisplay/address1.
DSP Report: Generating DSP GroupnameDisplay/address_reg, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff97).
DSP Report: register GroupnameDisplay/address_reg is absorbed into DSP GroupnameDisplay/address_reg.
DSP Report: operator GroupnameDisplay/address0 is absorbed into DSP GroupnameDisplay/address_reg.
DSP Report: Generating DSP MembersDisplay/address1, operation Mode is: A*(B:0x213).
DSP Report: operator MembersDisplay/address1 is absorbed into DSP MembersDisplay/address1.
DSP Report: Generating DSP MembersDisplay/address_reg, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffba).
DSP Report: register MembersDisplay/address_reg is absorbed into DSP MembersDisplay/address_reg.
DSP Report: operator MembersDisplay/address0 is absorbed into DSP MembersDisplay/address_reg.
DSP Report: Generating DSP StartDisplay/address1, operation Mode is: A*(B:0xe4).
DSP Report: operator StartDisplay/address1 is absorbed into DSP StartDisplay/address1.
DSP Report: Generating DSP StartDisplay/address_reg, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff26).
DSP Report: register StartDisplay/address_reg is absorbed into DSP StartDisplay/address_reg.
DSP Report: operator StartDisplay/address0 is absorbed into DSP StartDisplay/address_reg.
INFO: [Synth 8-3886] merging instance 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel__5' (FD) to 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel__6' (FD) to 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel' (FD) to 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel__0' (FD) to 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel__1' (FD) to 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel__3' (FD) to 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel__2' (FD) to 'i_3/MembersDisplay/MembersVRom/o_data_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'keyboard/Seven_segment_LED_Display_Controller/LED_BCD_reg[6]' (LD) to 'keyboard/Seven_segment_LED_Display_Controller/LED_BCD_reg[4]'
INFO: [Synth 8-3886] merging instance 'keyboard/Seven_segment_LED_Display_Controller/LED_BCD_reg[5]' (LD) to 'keyboard/Seven_segment_LED_Display_Controller/LED_BCD_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyboard/Seven_segment_LED_Display_Controller/LED_BCD_reg[4] )
WARNING: [Synth 8-3332] Sequential element (keyboard/Seven_segment_LED_Display_Controller/LED_BCD_reg[4]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 827.844 ; gain = 548.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------------+---------------+----------------+
|Module Name | RTL Object                    | Depth x Width | Implemented As | 
+------------+-------------------------------+---------------+----------------+
|key2ascii   | ascii_code                    | 256x7         | LUT            | 
|key2ascii   | ascii_code                    | 256x7         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | keyboard/key2ascii/ascii_code | 256x7         | LUT            | 
|Top         | keyboard/key2ascii/ascii_code | 256x7         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
|Top         | p_0_out                       | 256x8         | LUT            | 
+------------+-------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|GroupnameSprite | A*(B:0x1bb)                       | 15     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GroupnameSprite | PCIN+(A:0x0):B+(C:0xffffffffff97) | 30     | 10     | 8      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|MembersSprite   | A*(B:0x213)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MembersSprite   | PCIN+(A:0x0):B+(C:0xffffffffffba) | 30     | 10     | 8      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|StartSprite     | A*(B:0xe4)                        | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|StartSprite     | PCIN+(A:0x0):B+(C:0xffffffffff26) | 30     | 10     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_2/GroupnameDisplay/GroupnameVRom/o_data_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/GroupnameDisplay/GroupnameVRom/o_data_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/GroupnameDisplay/GroupnameVRom/o_data_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/GroupnameDisplay/GroupnameVRom/o_data_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/GroupnameDisplay/GroupnameVRom/o_data_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/GroupnameDisplay/GroupnameVRom/o_data_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/GroupnameDisplay/GroupnameVRom/o_data_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/GroupnameDisplay/GroupnameVRom/o_data_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/MembersDisplay/MembersVRom/o_data_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/StartDisplay/StartVRom/o_data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/StartDisplay/StartVRom/o_data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/StartDisplay/StartVRom/o_data_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/StartDisplay/StartVRom/o_data_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 931.859 ; gain = 652.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 968.426 ; gain = 689.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance StartDisplay/StartVRom/o_data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance StartDisplay/StartVRom/o_data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance StartDisplay/StartVRom/o_data_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance StartDisplay/StartVRom/o_data_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 968.484 ; gain = 689.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 968.484 ; gain = 689.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 968.484 ; gain = 689.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 968.484 ; gain = 689.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 968.484 ; gain = 689.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 968.484 ; gain = 689.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 968.484 ; gain = 689.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |    12|
|3     |DSP48E1     |     3|
|4     |DSP48E1_1   |     3|
|5     |LUT1        |     7|
|6     |LUT2        |    25|
|7     |LUT3        |    44|
|8     |LUT4        |    44|
|9     |LUT5        |    63|
|10    |LUT6        |   302|
|11    |MUXF7       |    90|
|12    |MUXF8       |     9|
|13    |RAMB36E1    |     1|
|14    |RAMB36E1_1  |     1|
|15    |RAMB36E1_10 |     1|
|16    |RAMB36E1_11 |     1|
|17    |RAMB36E1_12 |     1|
|18    |RAMB36E1_13 |     1|
|19    |RAMB36E1_14 |     1|
|20    |RAMB36E1_15 |     1|
|21    |RAMB36E1_16 |     1|
|22    |RAMB36E1_17 |     1|
|23    |RAMB36E1_18 |     1|
|24    |RAMB36E1_19 |     5|
|25    |RAMB36E1_2  |     1|
|26    |RAMB36E1_20 |    10|
|27    |RAMB36E1_21 |     1|
|28    |RAMB36E1_22 |     1|
|29    |RAMB36E1_23 |     3|
|30    |RAMB36E1_24 |     1|
|31    |RAMB36E1_25 |     1|
|32    |RAMB36E1_26 |     1|
|33    |RAMB36E1_27 |     1|
|34    |RAMB36E1_3  |     1|
|35    |RAMB36E1_4  |     1|
|36    |RAMB36E1_5  |     1|
|37    |RAMB36E1_6  |     2|
|38    |RAMB36E1_7  |     1|
|39    |RAMB36E1_8  |     1|
|40    |RAMB36E1_9  |     1|
|41    |FDCE        |    44|
|42    |FDRE        |    40|
|43    |LD          |     5|
|44    |IBUF        |     4|
|45    |OBUF        |    25|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------------+-------------------------------------+------+
|      |Instance                                 |Module                               |Cells |
+------+-----------------------------------------+-------------------------------------+------+
|1     |top                                      |                                     |   765|
|2     |  GroupnameDisplay                       |GroupnameSprite                      |   125|
|3     |    GroupnameVRom                        |GroupnameRom                         |   121|
|4     |  MembersDisplay                         |MembersSprite                        |    53|
|5     |    MembersVRom                          |MembersRom                           |    49|
|6     |  StartDisplay                           |StartSprite                          |   120|
|7     |    StartVRom                            |StartRom                             |   117|
|8     |  display                                |vga640x480                           |   162|
|9     |  keyboard                               |keyboard                             |   129|
|10    |    Seven_segment_LED_Display_Controller |Seven_segment_LED_Display_Controller |    44|
|11    |    key2ascii                            |key2ascii                            |    21|
|12    |    ps2_rx_unit                          |ps2_rx                               |    64|
+------+-----------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 968.484 ; gain = 689.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 968.484 ; gain = 367.695
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 968.484 ; gain = 689.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 166 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 968.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 968.484 ; gain = 702.145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 968.484 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v3/undertale_v3.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 26 01:15:03 2020...
