// Seed: 1758772903
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri id_5,
    input tri1 id_6
);
  wire id_8, id_9;
  wire id_10;
  if (1'b0) wire id_11;
  else wor id_12 = id_1;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input wire id_4,
    input uwire id_5,
    input wire id_6,
    input wor id_7,
    output wire id_8,
    input wor id_9,
    output tri id_10,
    input supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input tri id_14,
    input tri1 id_15,
    input supply1 id_16,
    input tri id_17
);
  tri1 id_19;
  assign id_8  = 1;
  assign id_19 = id_7 - id_13;
  assign id_8  = id_6;
  id_20(
      id_8
  );
  module_0 modCall_1 (
      id_2,
      id_11,
      id_3,
      id_4,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.type_3 = 0;
  wire id_21, id_22;
  wire id_23;
endmodule
