

================================================================
== Vivado HLS Report for 'polyvecl_uniform_gam'
================================================================
* Date:           Tue Apr  4 23:21:14 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 7.824 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_keccak_absorb_fu_395         |keccak_absorb         |        ?|        ?|          ?|          ?|     ?|     ?|   none  |
        |grp_keccak_squeezeblocks_fu_408  |keccak_squeezeblocks  |     1201|     1201| 12.010 ms | 12.010 ms |  1201|  1201|   none  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |        ?|        ?|         ?|          -|          -|     4|    no    |
        | + Loop 1.1      |       25|       25|         1|          -|          -|    25|    no    |
        | + Loop 1.2      |      114|      114|        19|          -|          -|     6|    no    |
        |  ++ Loop 1.2.1  |       16|       16|         2|          -|          -|     8|    no    |
        | + Loop 1.3      |      384|      384|         6|          -|          -|    64|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1109|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        4|      -|    7650|   36651|    0|
|Memory           |        5|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     488|    -|
|Register         |        -|      -|     237|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        9|      0|    7887|   38248|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|       2|      28|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+-------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +---------------------------------+----------------------+---------+-------+------+-------+-----+
    |grp_keccak_absorb_fu_395         |keccak_absorb         |        2|      0|  4437|  19335|    0|
    |grp_keccak_squeezeblocks_fu_408  |keccak_squeezeblocks  |        2|      0|  3213|  17316|    0|
    +---------------------------------+----------------------+---------+-------+------+-------+-----+
    |Total                            |                      |        4|      0|  7650|  36651|    0|
    +---------------------------------+----------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |state_s_U  |poly_uniform_statdEe  |        4|  0|   0|    0|    25|   64|     1|         1600|
    |buf_U      |polyvecl_uniform_fYi  |        1|  0|   0|    0|   680|    8|     1|         5440|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                      |        5|  0|   0|    0|   705|   72|     2|         7040|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |add_ln31_fu_544_p2    |     +    |      0|  0|   15|           8|           8|
    |add_ln416_fu_506_p2   |     +    |      0|  0|   12|           3|           1|
    |add_ln47_fu_459_p2    |     +    |      0|  0|   23|          16|          16|
    |add_ln855_fu_675_p2   |     +    |      0|  0|   17|          10|          10|
    |add_ln856_fu_686_p2   |     +    |      0|  0|   17|           1|          10|
    |add_ln857_fu_696_p2   |     +    |      0|  0|   17|           2|          10|
    |add_ln861_fu_738_p2   |     +    |      0|  0|   17|           2|          10|
    |add_ln862_fu_748_p2   |     +    |      0|  0|   17|           3|          10|
    |add_ln866_fu_843_p2   |     +    |      0|  0|   17|           3|          10|
    |add_ln867_fu_853_p2   |     +    |      0|  0|   17|           3|          10|
    |add_ln871_fu_940_p2   |     +    |      0|  0|   17|           3|          10|
    |add_ln872_fu_950_p2   |     +    |      0|  0|   17|           4|          10|
    |i_11_fu_485_p2        |     +    |      0|  0|   15|           5|           1|
    |i_12_fu_653_p2        |     +    |      0|  0|   15|           7|           1|
    |i_13_fu_530_p2        |     +    |      0|  0|   13|           4|           1|
    |i_fu_445_p2           |     +    |      0|  0|   12|           3|           1|
    |t_0_fu_464_p2         |     +    |      0|  0|   15|           8|           8|
    |sub_ln875_fu_758_p2   |     -    |      0|  0|   26|          18|          19|
    |sub_ln876_fu_863_p2   |     -    |      0|  0|   26|          18|          19|
    |sub_ln877_fu_960_p2   |     -    |      0|  0|   26|          18|          19|
    |sub_ln878_fu_1033_p2  |     -    |      0|  0|   26|          18|          19|
    |icmp_ln30_fu_524_p2   |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln362_fu_479_p2  |   icmp   |      0|  0|   11|           5|           4|
    |icmp_ln416_fu_500_p2  |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln46_fu_439_p2   |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln854_fu_647_p2  |   icmp   |      0|  0|   11|           7|           8|
    |or_ln860_fu_786_p2    |    or    |      0|  0|    8|           8|           1|
    |or_ln863_fu_825_p2    |    or    |      0|  0|   14|          14|          14|
    |or_ln865_fu_884_p2    |    or    |      0|  0|    8|           8|           2|
    |or_ln868_fu_922_p2    |    or    |      0|  0|   12|          12|          12|
    |or_ln870_fu_981_p2    |    or    |      0|  0|    8|           8|           2|
    |or_ln872_fu_1015_p2   |    or    |      0|  0|   10|          10|          10|
    |r_fu_580_p2           |    or    |      0|  0|   64|          64|          64|
    |shl_ln31_fu_574_p2    |    shl   |      0|  0|  182|          64|          64|
    |shl_ln450_fu_623_p2   |    shl   |      0|  0|  182|           5|          64|
    |xor_ln417_fu_586_p2   |    xor   |      0|  0|   64|          64|          64|
    |xor_ln450_fu_629_p2   |    xor   |      0|  0|   64|          64|          64|
    |xor_ln451_fu_636_p2   |    xor   |      0|  0|   65|          64|          65|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0| 1109|         564|         653|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  101|         21|    1|         21|
    |buf_address0           |   38|          7|   10|         70|
    |buf_address1           |   27|          5|   10|         50|
    |buf_ce0                |   15|          3|    1|          3|
    |buf_we0                |    9|          2|    1|          2|
    |i_0_i1_i_reg_360       |    9|          2|    4|          8|
    |i_0_i_i_i_i_reg_338    |    9|          2|    5|         10|
    |i_0_i_reg_384          |    9|          2|    7|         14|
    |i_0_reg_326            |    9|          2|    3|          6|
    |i_3_i_reg_349          |    9|          2|    3|          6|
    |r_0_i2_i_reg_372       |    9|          2|   64|        128|
    |reg_416                |    9|          2|    8|         16|
    |state_s_address0       |   41|          8|    5|         40|
    |state_s_address1       |   15|          3|    5|         15|
    |state_s_ce0            |   21|          4|    1|          4|
    |state_s_ce1            |   15|          3|    1|          3|
    |state_s_d0             |   38|          7|   64|        448|
    |state_s_d1             |   15|          3|   64|        192|
    |state_s_we0            |   21|          4|    1|          4|
    |state_s_we1            |   15|          3|    1|          3|
    |v_vec_coeffs_address0  |   27|          5|   10|         50|
    |v_vec_coeffs_d0        |   27|          5|   19|         95|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  488|         97|  288|       1188|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln416_reg_1089                            |   3|   0|    3|          0|
    |add_ln855_reg_1146                            |  10|   0|   10|          0|
    |ap_CS_fsm                                     |  20|   0|   20|          0|
    |grp_keccak_absorb_fu_395_ap_start_reg         |   1|   0|    1|          0|
    |grp_keccak_squeezeblocks_fu_408_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i1_i_reg_360                              |   4|   0|    4|          0|
    |i_0_i_i_i_i_reg_338                           |   5|   0|    5|          0|
    |i_0_i_reg_384                                 |   7|   0|    7|          0|
    |i_0_reg_326                                   |   3|   0|    3|          0|
    |i_12_reg_1135                                 |   7|   0|    7|          0|
    |i_13_reg_1102                                 |   4|   0|    4|          0|
    |i_3_i_reg_349                                 |   3|   0|    3|          0|
    |i_reg_1058                                    |   3|   0|    3|          0|
    |r_0_i2_i_reg_372                              |  64|   0|   64|          0|
    |reg_416                                       |   8|   0|    8|          0|
    |shl_ln47_reg_1040                             |  14|   0|   16|          2|
    |shl_ln855_1_reg_1183                          |   6|   0|    8|          2|
    |state_pos_write_assi_reg_1122                 |  32|   0|   32|          0|
    |state_s_addr_2_reg_1127                       |   5|   0|    5|          0|
    |state_s_addr_3_reg_1112                       |   3|   0|    5|          2|
    |t_0_reg_1063                                  |   8|   0|    8|          0|
    |t_1_reg_1068                                  |   8|   0|    8|          0|
    |trunc_ln855_reg_1140                          |   6|   0|    6|          0|
    |trunc_ln_reg_1045                             |   6|   0|    8|          2|
    |zext_ln26_reg_1094                            |   3|   0|    8|          5|
    |zext_ln416_reg_1081                           |   3|   0|   64|         61|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 237|   0|  311|         74|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | polyvecl_uniform_gam | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | polyvecl_uniform_gam | return value |
|ap_start               |  in |    1| ap_ctrl_hs | polyvecl_uniform_gam | return value |
|ap_done                | out |    1| ap_ctrl_hs | polyvecl_uniform_gam | return value |
|ap_idle                | out |    1| ap_ctrl_hs | polyvecl_uniform_gam | return value |
|ap_ready               | out |    1| ap_ctrl_hs | polyvecl_uniform_gam | return value |
|v_vec_coeffs_address0  | out |   10|  ap_memory |     v_vec_coeffs     |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |     v_vec_coeffs     |     array    |
|v_vec_coeffs_we0       | out |    1|  ap_memory |     v_vec_coeffs     |     array    |
|v_vec_coeffs_d0        | out |   19|  ap_memory |     v_vec_coeffs     |     array    |
|seed_address0          | out |    8|  ap_memory |         seed         |     array    |
|seed_ce0               | out |    1|  ap_memory |         seed         |     array    |
|seed_q0                |  in |    8|  ap_memory |         seed         |     array    |
|nonce                  |  in |   16|   ap_none  |         nonce        |    scalar    |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 
4 --> 8 5 
5 --> 6 7 
6 --> 5 
7 --> 4 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 2 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%nonce_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %nonce)"   --->   Operation 21 'read' 'nonce_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.77ns)   --->   "%buf = alloca [680 x i8], align 16"   --->   Operation 22 'alloca' 'buf' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 23 [1/1] (2.77ns)   --->   "%state_s = alloca [25 x i64], align 8" [poly.c:494->polyvec.c:47]   --->   Operation 23 'alloca' 'state_s' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln47 = shl i16 %nonce_read, 2" [polyvec.c:47]   --->   Operation 24 'shl' 'shl_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i16 %nonce_read to i6" [polyvec.c:47]   --->   Operation 25 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln47, i2 0)" [polyvec.c:47]   --->   Operation 26 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 16" [fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 27 'getelementptr' 'state_s_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "br label %polyz_unpack.exit" [polyvec.c:46]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.84>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %polyz_unpack.exit.loopexit ]"   --->   Operation 29 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.00ns)   --->   "%icmp_ln46 = icmp eq i3 %i_0, -4" [polyvec.c:46]   --->   Operation 30 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [polyvec.c:46]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %9, label %1" [polyvec.c:46]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i3 %i_0 to i16" [polyvec.c:47]   --->   Operation 34 'zext' 'zext_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i3 %i_0 to i8" [polyvec.c:47]   --->   Operation 35 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.84ns)   --->   "%add_ln47 = add i16 %shl_ln47, %zext_ln47" [polyvec.c:47]   --->   Operation 36 'add' 'add_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.71ns)   --->   "%t_0 = add i8 %zext_ln47_1, %trunc_ln" [symmetric-shake.c:25->poly.c:496->polyvec.c:47]   --->   Operation 37 'add' 't_0' <Predicate = (!icmp_ln46)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%t_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln47, i32 8, i32 15)" [symmetric-shake.c:26->poly.c:496->polyvec.c:47]   --->   Operation 38 'partselect' 't_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.35ns)   --->   "br label %2" [fips202.c:362->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 39 'br' <Predicate = (!icmp_ln46)> <Delay = 1.35>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [polyvec.c:48]   --->   Operation 40 'ret' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i = phi i5 [ 0, %1 ], [ %i_11, %3 ]"   --->   Operation 41 'phi' 'i_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.21ns)   --->   "%icmp_ln362 = icmp eq i5 %i_0_i_i_i_i, -7" [fips202.c:362->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 42 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 43 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.54ns)   --->   "%i_11 = add i5 %i_0_i_i_i_i, 1" [fips202.c:362->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 44 'add' 'i_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362, label %.preheader.i.preheader, label %3" [fips202.c:362->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i5 %i_0_i_i_i_i to i64" [fips202.c:363->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 46 'zext' 'zext_ln363' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%state_s_addr_1 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363" [fips202.c:363->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 47 'getelementptr' 'state_s_addr_1' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.77ns)   --->   "store i64 0, i64* %state_s_addr_1, align 8" [fips202.c:363->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 48 'store' <Predicate = (!icmp_ln362)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %2" [fips202.c:362->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 49 'br' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.35ns)   --->   "br label %.preheader.i" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 50 'br' <Predicate = (icmp_ln362)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%i_3_i = phi i3 [ %add_ln416, %load64.1.exit14.i ], [ 0, %.preheader.i.preheader ]" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 51 'phi' 'i_3_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i3 %i_3_i to i64" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 52 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 53 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.00ns)   --->   "%icmp_ln416 = icmp eq i3 %i_3_i, -2" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 54 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.34ns)   --->   "%add_ln416 = add i3 %i_3_i, 1" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 55 'add' 'add_ln416' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %keccak_absorb.4203.exit, label %4" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln7 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i, i3 0)" [fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 57 'bitconcatenate' 'shl_ln7' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %shl_ln7 to i8" [fips202.c:26->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 58 'zext' 'zext_ln26' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.35ns)   --->   "br label %5" [fips202.c:30->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 59 'br' <Predicate = (!icmp_ln416)> <Delay = 1.35>
ST_4 : Operation 60 [2/2] (0.00ns)   --->   "%state_pos_write_assi = call fastcc i32 @keccak_absorb([25 x i64]* %state_s, i9 136, i7 48, i8 %t_0, i8 %t_1)" [fips202.c:663->symmetric-shake.c:30->poly.c:496->polyvec.c:47]   --->   Operation 60 'call' 'state_pos_write_assi' <Predicate = (icmp_ln416)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.49>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%i_0_i1_i = phi i4 [ 0, %4 ], [ %i_13, %6 ]"   --->   Operation 61 'phi' 'i_0_i1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%r_0_i2_i = phi i64 [ 0, %4 ], [ %r, %6 ]"   --->   Operation 62 'phi' 'r_0_i2_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0_i1_i, -8" [fips202.c:30->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 63 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 64 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.49ns)   --->   "%i_13 = add i4 %i_0_i1_i, 1" [fips202.c:30->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 65 'add' 'i_13' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %load64.1.exit14.i, label %6" [fips202.c:30->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 -6, i4 %i_0_i1_i)" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 67 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.71ns)   --->   "%add_ln31 = add i8 %zext_ln26, %or_ln" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 68 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %add_ln31 to i64" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 69 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%seed_addr = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 70 'getelementptr' 'seed_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 71 'load' 'seed_load' <Predicate = (!icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%state_s_addr_3 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln416" [fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 72 'getelementptr' 'state_s_addr_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.77ns)   --->   "%state_s_load_2 = load i64* %state_s_addr_3, align 8" [fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 73 'load' 'state_s_load_2' <Predicate = (icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 5.19>
ST_6 : Operation 74 [1/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 74 'load' 'seed_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_1 = zext i8 %seed_load to i64" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 75 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln31 = trunc i4 %i_0_i1_i to i3" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 76 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 77 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_2 = zext i6 %shl_ln2 to i64" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 78 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln31 = shl i64 %zext_ln31_1, %zext_ln31_2" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 79 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %shl_ln31, %r_0_i2_i" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 80 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %5" [fips202.c:30->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 6.35>
ST_7 : Operation 82 [1/2] (2.77ns)   --->   "%state_s_load_2 = load i64* %state_s_addr_3, align 8" [fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 82 'load' 'state_s_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 83 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %state_s_load_2, %r_0_i2_i" [fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 83 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (2.77ns)   --->   "store i64 %xor_ln417, i64* %state_s_addr_3, align 8" [fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader.i" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.53>
ST_8 : Operation 86 [1/2] (3.53ns)   --->   "%state_pos_write_assi = call fastcc i32 @keccak_absorb([25 x i64]* %state_s, i9 136, i7 48, i8 %t_0, i8 %t_1)" [fips202.c:663->symmetric-shake.c:30->poly.c:496->polyvec.c:47]   --->   Operation 86 'call' 'state_pos_write_assi' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%i_s = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %state_pos_write_assi, i32 3, i32 31)" [fips202.c:448->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 87 'partselect' 'i_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln450_1 = zext i29 %i_s to i64" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 88 'zext' 'zext_ln450_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%state_s_addr_2 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln450_1" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 89 'getelementptr' 'state_s_addr_2' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 2.77>
ST_9 : Operation 90 [2/2] (2.77ns)   --->   "%state_s_load_1 = load i64* %state_s_addr_2, align 8" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 90 'load' 'state_s_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 10 <SV = 6> <Delay = 7.82>
ST_10 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%trunc_ln450 = trunc i32 %state_pos_write_assi to i3" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 91 'trunc' 'trunc_ln450' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln6 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln450, i3 0)" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 92 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%zext_ln450 = zext i6 %shl_ln6 to i64" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 93 'zext' 'zext_ln450' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln450 = shl i64 31, %zext_ln450" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 94 'shl' 'shl_ln450' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/2] (2.77ns)   --->   "%state_s_load_1 = load i64* %state_s_addr_2, align 8" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 95 'load' 'state_s_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 96 [1/1] (2.28ns) (out node of the LUT)   --->   "%xor_ln450 = xor i64 %state_s_load_1, %shl_ln450" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 96 'xor' 'xor_ln450' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (2.77ns)   --->   "store i64 %xor_ln450, i64* %state_s_addr_2, align 8" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 97 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 11 <SV = 7> <Delay = 2.77>
ST_11 : Operation 98 [2/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr, align 8" [fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 98 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 12 <SV = 8> <Delay = 6.35>
ST_12 : Operation 99 [1/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr, align 8" [fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 99 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 100 [1/1] (0.80ns)   --->   "%xor_ln451 = xor i64 %state_s_load, -9223372036854775808" [fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 100 'xor' 'xor_ln451' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (2.77ns)   --->   "store i64 %xor_ln451, i64* %state_s_addr, align 8" [fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 102 [2/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks([680 x i8]* %buf, [25 x i64]* %state_s)" [fips202.c:694->poly.c:497->polyvec.c:47]   --->   Operation 102 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 1.35>
ST_14 : Operation 103 [1/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks([680 x i8]* %buf, [25 x i64]* %state_s)" [fips202.c:694->poly.c:497->polyvec.c:47]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 104 [1/1] (1.35ns)   --->   "br label %7" [poly.c:854->poly.c:498->polyvec.c:47]   --->   Operation 104 'br' <Predicate = true> <Delay = 1.35>

State 15 <SV = 11> <Delay = 4.50>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%i_0_i = phi i7 [ 0, %keccak_absorb.4203.exit ], [ %i_12, %8 ]"   --->   Operation 105 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln854 = zext i7 %i_0_i to i10" [poly.c:854->poly.c:498->polyvec.c:47]   --->   Operation 106 'zext' 'zext_ln854' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (1.23ns)   --->   "%icmp_ln854 = icmp eq i7 %i_0_i, -64" [poly.c:854->poly.c:498->polyvec.c:47]   --->   Operation 107 'icmp' 'icmp_ln854' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 108 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (1.66ns)   --->   "%i_12 = add i7 %i_0_i, 1" [poly.c:854->poly.c:498->polyvec.c:47]   --->   Operation 109 'add' 'i_12' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln854, label %polyz_unpack.exit.loopexit, label %8" [poly.c:854->poly.c:498->polyvec.c:47]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln855 = trunc i7 %i_0_i to i6" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 111 'trunc' 'trunc_ln855' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln8 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln855, i3 0)" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 112 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln855 = zext i9 %shl_ln8 to i10" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 113 'zext' 'zext_ln855' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (1.73ns)   --->   "%add_ln855 = add i10 %zext_ln855, %zext_ln854" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 114 'add' 'add_ln855' <Predicate = (!icmp_ln854)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln855_1 = zext i10 %add_ln855 to i64" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 115 'zext' 'zext_ln855_1' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln855_1" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 116 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_15 : Operation 117 [2/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 117 'load' 'buf_load' <Predicate = (!icmp_ln854)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "br label %polyz_unpack.exit"   --->   Operation 118 'br' <Predicate = (icmp_ln854)> <Delay = 0.00>

State 16 <SV = 12> <Delay = 4.52>
ST_16 : Operation 119 [1/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 119 'load' 'buf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_16 : Operation 120 [1/1] (1.74ns)   --->   "%add_ln856 = add i10 1, %add_ln855" [poly.c:856->poly.c:498->polyvec.c:47]   --->   Operation 120 'add' 'add_ln856' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln856 = zext i10 %add_ln856 to i64" [poly.c:856->poly.c:498->polyvec.c:47]   --->   Operation 121 'zext' 'zext_ln856' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%buf_addr_3 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln856" [poly.c:856->poly.c:498->polyvec.c:47]   --->   Operation 122 'getelementptr' 'buf_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [2/2] (2.77ns)   --->   "%buf_load_3 = load i8* %buf_addr_3, align 1" [poly.c:856->poly.c:498->polyvec.c:47]   --->   Operation 123 'load' 'buf_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_16 : Operation 124 [1/1] (1.74ns)   --->   "%add_ln857 = add i10 2, %add_ln855" [poly.c:857->poly.c:498->polyvec.c:47]   --->   Operation 124 'add' 'add_ln857' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln857 = zext i10 %add_ln857 to i64" [poly.c:857->poly.c:498->polyvec.c:47]   --->   Operation 125 'zext' 'zext_ln857' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%buf_addr_4 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln857" [poly.c:857->poly.c:498->polyvec.c:47]   --->   Operation 126 'getelementptr' 'buf_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [2/2] (2.77ns)   --->   "%buf_load_4 = load i8* %buf_addr_4, align 1" [poly.c:857->poly.c:498->polyvec.c:47]   --->   Operation 127 'load' 'buf_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 17 <SV = 13> <Delay = 7.44>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i6.i2(i3 %i_0, i6 %trunc_ln855, i2 0)" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 128 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln855_2 = zext i11 %tmp_s to i64" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 129 'zext' 'zext_ln855_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1024 x i19]* %v_vec_coeffs, i64 0, i64 %zext_ln855_2" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 130 'getelementptr' 'v_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/2] (2.77ns)   --->   "%buf_load_3 = load i8* %buf_addr_3, align 1" [poly.c:856->poly.c:498->polyvec.c:47]   --->   Operation 131 'load' 'buf_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 132 [1/2] (2.77ns)   --->   "%buf_load_4 = load i8* %buf_addr_4, align 1" [poly.c:857->poly.c:498->polyvec.c:47]   --->   Operation 132 'load' 'buf_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln858 = trunc i8 %buf_load_4 to i2" [poly.c:858->poly.c:498->polyvec.c:47]   --->   Operation 133 'trunc' 'trunc_ln858' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_2_i = call i18 @_ssdm_op_BitConcatenate.i18.i2.i8.i8(i2 %trunc_ln858, i8 %buf_load_3, i8 %buf_load)" [poly.c:858->poly.c:498->polyvec.c:47]   --->   Operation 134 'bitconcatenate' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln860 = zext i18 %tmp_2_i to i19" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 135 'zext' 'zext_ln860' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (1.74ns)   --->   "%add_ln861 = add i10 3, %add_ln855" [poly.c:861->poly.c:498->polyvec.c:47]   --->   Operation 136 'add' 'add_ln861' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln861 = zext i10 %add_ln861 to i64" [poly.c:861->poly.c:498->polyvec.c:47]   --->   Operation 137 'zext' 'zext_ln861' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln861" [poly.c:861->poly.c:498->polyvec.c:47]   --->   Operation 138 'getelementptr' 'buf_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [2/2] (2.77ns)   --->   "%buf_load_5 = load i8* %buf_addr_5, align 1" [poly.c:861->poly.c:498->polyvec.c:47]   --->   Operation 139 'load' 'buf_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 140 [1/1] (1.74ns)   --->   "%add_ln862 = add i10 4, %add_ln855" [poly.c:862->poly.c:498->polyvec.c:47]   --->   Operation 140 'add' 'add_ln862' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln862 = zext i10 %add_ln862 to i64" [poly.c:862->poly.c:498->polyvec.c:47]   --->   Operation 141 'zext' 'zext_ln862' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln862" [poly.c:862->poly.c:498->polyvec.c:47]   --->   Operation 142 'getelementptr' 'buf_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [2/2] (2.77ns)   --->   "%buf_load_6 = load i8* %buf_addr_6, align 1" [poly.c:862->poly.c:498->polyvec.c:47]   --->   Operation 143 'load' 'buf_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 144 [1/1] (1.90ns)   --->   "%sub_ln875 = sub i19 131072, %zext_ln860" [poly.c:875->poly.c:498->polyvec.c:47]   --->   Operation 144 'sub' 'sub_ln875' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [1/1] (2.77ns)   --->   "store i19 %sub_ln875, i19* %v_vec_coeffs_addr, align 4" [poly.c:875->poly.c:498->polyvec.c:47]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 18 <SV = 14> <Delay = 7.44>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln855_1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln855, i2 0)" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 146 'bitconcatenate' 'shl_ln855_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %buf_load_4, i32 2, i32 7)" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 147 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%zext_ln860_1 = zext i6 %lshr_ln to i8" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 148 'zext' 'zext_ln860_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln860 = or i8 %shl_ln855_1, 1" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 149 'or' 'or_ln860' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln860)" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 150 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln860_2 = zext i11 %tmp_2 to i64" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 151 'zext' 'zext_ln860_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr_1 = getelementptr [1024 x i19]* %v_vec_coeffs, i64 0, i64 %zext_ln860_2" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 152 'getelementptr' 'v_vec_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/2] (2.77ns)   --->   "%buf_load_5 = load i8* %buf_addr_5, align 1" [poly.c:861->poly.c:498->polyvec.c:47]   --->   Operation 153 'load' 'buf_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%shl_ln9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buf_load_5, i6 0)" [poly.c:861->poly.c:498->polyvec.c:47]   --->   Operation 154 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 155 [1/2] (2.77ns)   --->   "%buf_load_6 = load i8* %buf_addr_6, align 1" [poly.c:862->poly.c:498->polyvec.c:47]   --->   Operation 155 'load' 'buf_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%trunc_ln863 = trunc i8 %buf_load_6 to i4" [poly.c:863->poly.c:498->polyvec.c:47]   --->   Operation 156 'trunc' 'trunc_ln863' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 0, i8 %zext_ln860_1)" [poly.c:863->poly.c:498->polyvec.c:47]   --->   Operation 157 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%or_ln863 = or i14 %tmp_1, %shl_ln9" [poly.c:863->poly.c:498->polyvec.c:47]   --->   Operation 158 'or' 'or_ln863' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%or_ln863_i = call i18 @_ssdm_op_BitConcatenate.i18.i4.i14(i4 %trunc_ln863, i14 %or_ln863)" [poly.c:863->poly.c:498->polyvec.c:47]   --->   Operation 159 'bitconcatenate' 'or_ln863_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%zext_ln863 = zext i18 %or_ln863_i to i19" [poly.c:863->poly.c:498->polyvec.c:47]   --->   Operation 160 'zext' 'zext_ln863' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (1.74ns)   --->   "%add_ln866 = add i10 5, %add_ln855" [poly.c:866->poly.c:498->polyvec.c:47]   --->   Operation 161 'add' 'add_ln866' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln866 = zext i10 %add_ln866 to i64" [poly.c:866->poly.c:498->polyvec.c:47]   --->   Operation 162 'zext' 'zext_ln866' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%buf_addr_7 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln866" [poly.c:866->poly.c:498->polyvec.c:47]   --->   Operation 163 'getelementptr' 'buf_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [2/2] (2.77ns)   --->   "%buf_load_7 = load i8* %buf_addr_7, align 1" [poly.c:866->poly.c:498->polyvec.c:47]   --->   Operation 164 'load' 'buf_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 165 [1/1] (1.74ns)   --->   "%add_ln867 = add i10 6, %add_ln855" [poly.c:867->poly.c:498->polyvec.c:47]   --->   Operation 165 'add' 'add_ln867' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln867 = zext i10 %add_ln867 to i64" [poly.c:867->poly.c:498->polyvec.c:47]   --->   Operation 166 'zext' 'zext_ln867' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln867" [poly.c:867->poly.c:498->polyvec.c:47]   --->   Operation 167 'getelementptr' 'buf_addr_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [2/2] (2.77ns)   --->   "%buf_load_8 = load i8* %buf_addr_8, align 1" [poly.c:867->poly.c:498->polyvec.c:47]   --->   Operation 168 'load' 'buf_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 169 [1/1] (1.90ns) (out node of the LUT)   --->   "%sub_ln876 = sub i19 131072, %zext_ln863" [poly.c:876->poly.c:498->polyvec.c:47]   --->   Operation 169 'sub' 'sub_ln876' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/1] (2.77ns)   --->   "store i19 %sub_ln876, i19* %v_vec_coeffs_addr_1, align 4" [poly.c:876->poly.c:498->polyvec.c:47]   --->   Operation 170 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 19 <SV = 15> <Delay = 7.44>
ST_19 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%lshr_ln1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %buf_load_6, i32 4, i32 7)" [poly.c:865->poly.c:498->polyvec.c:47]   --->   Operation 171 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%zext_ln865 = zext i4 %lshr_ln1 to i8" [poly.c:865->poly.c:498->polyvec.c:47]   --->   Operation 172 'zext' 'zext_ln865' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln865 = or i8 %shl_ln855_1, 2" [poly.c:865->poly.c:498->polyvec.c:47]   --->   Operation 173 'or' 'or_ln865' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln865)" [poly.c:865->poly.c:498->polyvec.c:47]   --->   Operation 174 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln865_1 = zext i11 %tmp_5 to i64" [poly.c:865->poly.c:498->polyvec.c:47]   --->   Operation 175 'zext' 'zext_ln865_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr_2 = getelementptr [1024 x i19]* %v_vec_coeffs, i64 0, i64 %zext_ln865_1" [poly.c:865->poly.c:498->polyvec.c:47]   --->   Operation 176 'getelementptr' 'v_vec_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 177 [1/2] (2.77ns)   --->   "%buf_load_7 = load i8* %buf_addr_7, align 1" [poly.c:866->poly.c:498->polyvec.c:47]   --->   Operation 177 'load' 'buf_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%shl_ln = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %buf_load_7, i4 0)" [poly.c:866->poly.c:498->polyvec.c:47]   --->   Operation 178 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 179 [1/2] (2.77ns)   --->   "%buf_load_8 = load i8* %buf_addr_8, align 1" [poly.c:867->poly.c:498->polyvec.c:47]   --->   Operation 179 'load' 'buf_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%trunc_ln868 = trunc i8 %buf_load_8 to i6" [poly.c:868->poly.c:498->polyvec.c:47]   --->   Operation 180 'trunc' 'trunc_ln868' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 0, i8 %zext_ln865)" [poly.c:868->poly.c:498->polyvec.c:47]   --->   Operation 181 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%or_ln868 = or i12 %tmp_3, %shl_ln" [poly.c:868->poly.c:498->polyvec.c:47]   --->   Operation 182 'or' 'or_ln868' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%or_ln868_i = call i18 @_ssdm_op_BitConcatenate.i18.i6.i12(i6 %trunc_ln868, i12 %or_ln868)" [poly.c:868->poly.c:498->polyvec.c:47]   --->   Operation 183 'bitconcatenate' 'or_ln868_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%zext_ln868 = zext i18 %or_ln868_i to i19" [poly.c:868->poly.c:498->polyvec.c:47]   --->   Operation 184 'zext' 'zext_ln868' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (1.74ns)   --->   "%add_ln871 = add i10 7, %add_ln855" [poly.c:871->poly.c:498->polyvec.c:47]   --->   Operation 185 'add' 'add_ln871' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln871 = zext i10 %add_ln871 to i64" [poly.c:871->poly.c:498->polyvec.c:47]   --->   Operation 186 'zext' 'zext_ln871' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln871" [poly.c:871->poly.c:498->polyvec.c:47]   --->   Operation 187 'getelementptr' 'buf_addr_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [2/2] (2.77ns)   --->   "%buf_load_9 = load i8* %buf_addr_9, align 1" [poly.c:871->poly.c:498->polyvec.c:47]   --->   Operation 188 'load' 'buf_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 189 [1/1] (1.74ns)   --->   "%add_ln872 = add i10 8, %add_ln855" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 189 'add' 'add_ln872' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln872 = zext i10 %add_ln872 to i64" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 190 'zext' 'zext_ln872' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%buf_addr_10 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln872" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 191 'getelementptr' 'buf_addr_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 192 [2/2] (2.77ns)   --->   "%buf_load_10 = load i8* %buf_addr_10, align 1" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 192 'load' 'buf_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 193 [1/1] (1.90ns) (out node of the LUT)   --->   "%sub_ln877 = sub i19 131072, %zext_ln868" [poly.c:877->poly.c:498->polyvec.c:47]   --->   Operation 193 'sub' 'sub_ln877' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 194 [1/1] (2.77ns)   --->   "store i19 %sub_ln877, i19* %v_vec_coeffs_addr_2, align 4" [poly.c:877->poly.c:498->polyvec.c:47]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 20 <SV = 16> <Delay = 7.44>
ST_20 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%lshr_ln2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %buf_load_8, i32 6, i32 7)" [poly.c:870->poly.c:498->polyvec.c:47]   --->   Operation 195 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%zext_ln870 = zext i2 %lshr_ln2 to i8" [poly.c:870->poly.c:498->polyvec.c:47]   --->   Operation 196 'zext' 'zext_ln870' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln870 = or i8 %shl_ln855_1, 3" [poly.c:870->poly.c:498->polyvec.c:47]   --->   Operation 197 'or' 'or_ln870' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln870)" [poly.c:870->poly.c:498->polyvec.c:47]   --->   Operation 198 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i11 %tmp_6 to i64" [poly.c:870->poly.c:498->polyvec.c:47]   --->   Operation 199 'zext' 'zext_ln870_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr_3 = getelementptr [1024 x i19]* %v_vec_coeffs, i64 0, i64 %zext_ln870_1" [poly.c:870->poly.c:498->polyvec.c:47]   --->   Operation 200 'getelementptr' 'v_vec_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/2] (2.77ns)   --->   "%buf_load_9 = load i8* %buf_addr_9, align 1" [poly.c:871->poly.c:498->polyvec.c:47]   --->   Operation 201 'load' 'buf_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_20 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %buf_load_9, i2 0)" [poly.c:871->poly.c:498->polyvec.c:47]   --->   Operation 202 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/2] (2.77ns)   --->   "%buf_load_10 = load i8* %buf_addr_10, align 1" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 203 'load' 'buf_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_20 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %zext_ln870)" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 204 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%or_ln872 = or i10 %tmp_4, %shl_ln1" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 205 'or' 'or_ln872' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%or_ln872_i = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %buf_load_10, i10 %or_ln872)" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 206 'bitconcatenate' 'or_ln872_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%zext_ln872_1 = zext i18 %or_ln872_i to i19" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 207 'zext' 'zext_ln872_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (1.90ns) (out node of the LUT)   --->   "%sub_ln878 = sub i19 131072, %zext_ln872_1" [poly.c:878->poly.c:498->polyvec.c:47]   --->   Operation 208 'sub' 'sub_ln878' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 209 [1/1] (2.77ns)   --->   "store i19 %sub_ln878, i19* %v_vec_coeffs_addr_3, align 4" [poly.c:878->poly.c:498->polyvec.c:47]   --->   Operation 209 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "br label %7" [poly.c:854->poly.c:498->polyvec.c:47]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ seed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nonce]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nonce_read           (read             ) [ 000000000000000000000]
buf                  (alloca           ) [ 001111111111111111111]
state_s              (alloca           ) [ 001111111111111111111]
shl_ln47             (shl              ) [ 001111111111111111111]
trunc_ln47           (trunc            ) [ 000000000000000000000]
trunc_ln             (bitconcatenate   ) [ 001111111111111111111]
state_s_addr         (getelementptr    ) [ 001111111111111111111]
br_ln46              (br               ) [ 011111111111111111111]
i_0                  (phi              ) [ 001000000000000011111]
icmp_ln46            (icmp             ) [ 001111111111111111111]
empty                (speclooptripcount) [ 000000000000000000000]
i                    (add              ) [ 011111111111111111111]
br_ln46              (br               ) [ 000000000000000000000]
zext_ln47            (zext             ) [ 000000000000000000000]
zext_ln47_1          (zext             ) [ 000000000000000000000]
add_ln47             (add              ) [ 000000000000000000000]
t_0                  (add              ) [ 000111111000000000000]
t_1                  (partselect       ) [ 000111111000000000000]
br_ln362             (br               ) [ 001111111111111111111]
ret_ln48             (ret              ) [ 000000000000000000000]
i_0_i_i_i_i          (phi              ) [ 000100000000000000000]
icmp_ln362           (icmp             ) [ 001111111111111111111]
empty_30             (speclooptripcount) [ 000000000000000000000]
i_11                 (add              ) [ 001111111111111111111]
br_ln362             (br               ) [ 000000000000000000000]
zext_ln363           (zext             ) [ 000000000000000000000]
state_s_addr_1       (getelementptr    ) [ 000000000000000000000]
store_ln363          (store            ) [ 000000000000000000000]
br_ln362             (br               ) [ 001111111111111111111]
br_ln416             (br               ) [ 001111111111111111111]
i_3_i                (phi              ) [ 000010000000000000000]
zext_ln416           (zext             ) [ 000001100000000000000]
empty_31             (speclooptripcount) [ 000000000000000000000]
icmp_ln416           (icmp             ) [ 001111111111111111111]
add_ln416            (add              ) [ 001111111111111111111]
br_ln416             (br               ) [ 000000000000000000000]
shl_ln7              (bitconcatenate   ) [ 000000000000000000000]
zext_ln26            (zext             ) [ 000001100000000000000]
br_ln30              (br               ) [ 001111111111111111111]
i_0_i1_i             (phi              ) [ 000001100000000000000]
r_0_i2_i             (phi              ) [ 000001110000000000000]
icmp_ln30            (icmp             ) [ 001111111111111111111]
empty_32             (speclooptripcount) [ 000000000000000000000]
i_13                 (add              ) [ 001111111111111111111]
br_ln30              (br               ) [ 000000000000000000000]
or_ln                (bitconcatenate   ) [ 000000000000000000000]
add_ln31             (add              ) [ 000000000000000000000]
zext_ln31            (zext             ) [ 000000000000000000000]
seed_addr            (getelementptr    ) [ 000000100000000000000]
state_s_addr_3       (getelementptr    ) [ 000000010000000000000]
seed_load            (load             ) [ 000000000000000000000]
zext_ln31_1          (zext             ) [ 000000000000000000000]
trunc_ln31           (trunc            ) [ 000000000000000000000]
shl_ln2              (bitconcatenate   ) [ 000000000000000000000]
zext_ln31_2          (zext             ) [ 000000000000000000000]
shl_ln31             (shl              ) [ 000000000000000000000]
r                    (or               ) [ 001111111111111111111]
br_ln30              (br               ) [ 001111111111111111111]
state_s_load_2       (load             ) [ 000000000000000000000]
xor_ln417            (xor              ) [ 000000000000000000000]
store_ln417          (store            ) [ 000000000000000000000]
br_ln416             (br               ) [ 001111111111111111111]
state_pos_write_assi (call             ) [ 000000000110000000000]
i_s                  (partselect       ) [ 000000000000000000000]
zext_ln450_1         (zext             ) [ 000000000000000000000]
state_s_addr_2       (getelementptr    ) [ 000000000110000000000]
trunc_ln450          (trunc            ) [ 000000000000000000000]
shl_ln6              (bitconcatenate   ) [ 000000000000000000000]
zext_ln450           (zext             ) [ 000000000000000000000]
shl_ln450            (shl              ) [ 000000000000000000000]
state_s_load_1       (load             ) [ 000000000000000000000]
xor_ln450            (xor              ) [ 000000000000000000000]
store_ln450          (store            ) [ 000000000000000000000]
state_s_load         (load             ) [ 000000000000000000000]
xor_ln451            (xor              ) [ 000000000000000000000]
store_ln451          (store            ) [ 000000000000000000000]
call_ln694           (call             ) [ 000000000000000000000]
br_ln854             (br               ) [ 001111111111111111111]
i_0_i                (phi              ) [ 000000000000000100000]
zext_ln854           (zext             ) [ 000000000000000000000]
icmp_ln854           (icmp             ) [ 001111111111111111111]
empty_33             (speclooptripcount) [ 000000000000000000000]
i_12                 (add              ) [ 001111111111111111111]
br_ln854             (br               ) [ 000000000000000000000]
trunc_ln855          (trunc            ) [ 000000000000000011100]
shl_ln8              (bitconcatenate   ) [ 000000000000000000000]
zext_ln855           (zext             ) [ 000000000000000000000]
add_ln855            (add              ) [ 000000000000000011110]
zext_ln855_1         (zext             ) [ 000000000000000000000]
buf_addr             (getelementptr    ) [ 000000000000000010000]
br_ln0               (br               ) [ 011111111111111111111]
buf_load             (load             ) [ 000000000000000001000]
add_ln856            (add              ) [ 000000000000000000000]
zext_ln856           (zext             ) [ 000000000000000000000]
buf_addr_3           (getelementptr    ) [ 000000000000000001000]
add_ln857            (add              ) [ 000000000000000000000]
zext_ln857           (zext             ) [ 000000000000000000000]
buf_addr_4           (getelementptr    ) [ 000000000000000001000]
tmp_s                (bitconcatenate   ) [ 000000000000000000000]
zext_ln855_2         (zext             ) [ 000000000000000000000]
v_vec_coeffs_addr    (getelementptr    ) [ 000000000000000000000]
buf_load_3           (load             ) [ 000000000000000000000]
buf_load_4           (load             ) [ 000000000000000000100]
trunc_ln858          (trunc            ) [ 000000000000000000000]
tmp_2_i              (bitconcatenate   ) [ 000000000000000000000]
zext_ln860           (zext             ) [ 000000000000000000000]
add_ln861            (add              ) [ 000000000000000000000]
zext_ln861           (zext             ) [ 000000000000000000000]
buf_addr_5           (getelementptr    ) [ 000000000000000000100]
add_ln862            (add              ) [ 000000000000000000000]
zext_ln862           (zext             ) [ 000000000000000000000]
buf_addr_6           (getelementptr    ) [ 000000000000000000100]
sub_ln875            (sub              ) [ 000000000000000000000]
store_ln875          (store            ) [ 000000000000000000000]
shl_ln855_1          (bitconcatenate   ) [ 000000000000000000011]
lshr_ln              (partselect       ) [ 000000000000000000000]
zext_ln860_1         (zext             ) [ 000000000000000000000]
or_ln860             (or               ) [ 000000000000000000000]
tmp_2                (bitconcatenate   ) [ 000000000000000000000]
zext_ln860_2         (zext             ) [ 000000000000000000000]
v_vec_coeffs_addr_1  (getelementptr    ) [ 000000000000000000000]
buf_load_5           (load             ) [ 000000000000000000000]
shl_ln9              (bitconcatenate   ) [ 000000000000000000000]
buf_load_6           (load             ) [ 000000000000000000010]
trunc_ln863          (trunc            ) [ 000000000000000000000]
tmp_1                (bitconcatenate   ) [ 000000000000000000000]
or_ln863             (or               ) [ 000000000000000000000]
or_ln863_i           (bitconcatenate   ) [ 000000000000000000000]
zext_ln863           (zext             ) [ 000000000000000000000]
add_ln866            (add              ) [ 000000000000000000000]
zext_ln866           (zext             ) [ 000000000000000000000]
buf_addr_7           (getelementptr    ) [ 000000000000000000010]
add_ln867            (add              ) [ 000000000000000000000]
zext_ln867           (zext             ) [ 000000000000000000000]
buf_addr_8           (getelementptr    ) [ 000000000000000000010]
sub_ln876            (sub              ) [ 000000000000000000000]
store_ln876          (store            ) [ 000000000000000000000]
lshr_ln1             (partselect       ) [ 000000000000000000000]
zext_ln865           (zext             ) [ 000000000000000000000]
or_ln865             (or               ) [ 000000000000000000000]
tmp_5                (bitconcatenate   ) [ 000000000000000000000]
zext_ln865_1         (zext             ) [ 000000000000000000000]
v_vec_coeffs_addr_2  (getelementptr    ) [ 000000000000000000000]
buf_load_7           (load             ) [ 000000000000000000000]
shl_ln               (bitconcatenate   ) [ 000000000000000000000]
buf_load_8           (load             ) [ 000000000000000000001]
trunc_ln868          (trunc            ) [ 000000000000000000000]
tmp_3                (bitconcatenate   ) [ 000000000000000000000]
or_ln868             (or               ) [ 000000000000000000000]
or_ln868_i           (bitconcatenate   ) [ 000000000000000000000]
zext_ln868           (zext             ) [ 000000000000000000000]
add_ln871            (add              ) [ 000000000000000000000]
zext_ln871           (zext             ) [ 000000000000000000000]
buf_addr_9           (getelementptr    ) [ 000000000000000000001]
add_ln872            (add              ) [ 000000000000000000000]
zext_ln872           (zext             ) [ 000000000000000000000]
buf_addr_10          (getelementptr    ) [ 000000000000000000001]
sub_ln877            (sub              ) [ 000000000000000000000]
store_ln877          (store            ) [ 000000000000000000000]
lshr_ln2             (partselect       ) [ 000000000000000000000]
zext_ln870           (zext             ) [ 000000000000000000000]
or_ln870             (or               ) [ 000000000000000000000]
tmp_6                (bitconcatenate   ) [ 000000000000000000000]
zext_ln870_1         (zext             ) [ 000000000000000000000]
v_vec_coeffs_addr_3  (getelementptr    ) [ 000000000000000000000]
buf_load_9           (load             ) [ 000000000000000000000]
shl_ln1              (bitconcatenate   ) [ 000000000000000000000]
buf_load_10          (load             ) [ 000000000000000000000]
tmp_4                (bitconcatenate   ) [ 000000000000000000000]
or_ln872             (or               ) [ 000000000000000000000]
or_ln872_i           (bitconcatenate   ) [ 000000000000000000000]
zext_ln872_1         (zext             ) [ 000000000000000000000]
sub_ln878            (sub              ) [ 000000000000000000000]
store_ln878          (store            ) [ 000000000000000000000]
br_ln854             (br               ) [ 001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vec_coeffs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="seed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nonce">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nonce"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_squeezeblocks"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i2.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i4.i14"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i6.i12"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="buf_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="state_s_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_s/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="nonce_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nonce_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="state_s_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="1" index="3" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="state_s_addr_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln363/3 state_s_load_2/5 store_ln417/7 state_s_load_1/9 store_ln450/10 state_s_load/11 store_ln451/12 "/>
</bind>
</comp>

<comp id="191" class="1004" name="seed_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="0"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seed_load/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="state_s_addr_3_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="1"/>
<pin id="208" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_3/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="state_s_addr_2_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="29" slack="0"/>
<pin id="215" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_2/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="buf_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="10" slack="0"/>
<pin id="221" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/15 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="0"/>
<pin id="242" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="243" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="244" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
<pin id="245" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/15 buf_load_3/16 buf_load_4/16 buf_load_5/17 buf_load_6/17 buf_load_7/18 buf_load_8/18 buf_load_9/19 buf_load_10/19 "/>
</bind>
</comp>

<comp id="229" class="1004" name="buf_addr_3_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="10" slack="0"/>
<pin id="233" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_3/16 "/>
</bind>
</comp>

<comp id="236" class="1004" name="buf_addr_4_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="10" slack="0"/>
<pin id="240" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_4/16 "/>
</bind>
</comp>

<comp id="247" class="1004" name="v_vec_coeffs_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="19" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="11" slack="0"/>
<pin id="251" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr/17 "/>
</bind>
</comp>

<comp id="254" class="1004" name="buf_addr_5_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="10" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_5/17 "/>
</bind>
</comp>

<comp id="261" class="1004" name="buf_addr_6_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="10" slack="0"/>
<pin id="265" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_6/17 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="19" slack="0"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="19" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln875/17 store_ln876/18 store_ln877/19 store_ln878/20 "/>
</bind>
</comp>

<comp id="274" class="1004" name="v_vec_coeffs_addr_1_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="19" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="11" slack="0"/>
<pin id="278" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr_1/18 "/>
</bind>
</comp>

<comp id="281" class="1004" name="buf_addr_7_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="10" slack="0"/>
<pin id="285" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_7/18 "/>
</bind>
</comp>

<comp id="288" class="1004" name="buf_addr_8_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="10" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_8/18 "/>
</bind>
</comp>

<comp id="296" class="1004" name="v_vec_coeffs_addr_2_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="19" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="11" slack="0"/>
<pin id="300" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr_2/19 "/>
</bind>
</comp>

<comp id="303" class="1004" name="buf_addr_9_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="10" slack="0"/>
<pin id="307" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_9/19 "/>
</bind>
</comp>

<comp id="310" class="1004" name="buf_addr_10_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="10" slack="0"/>
<pin id="314" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_10/19 "/>
</bind>
</comp>

<comp id="318" class="1004" name="v_vec_coeffs_addr_3_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="19" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="11" slack="0"/>
<pin id="322" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr_3/20 "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_0_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="1"/>
<pin id="328" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="i_0_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="3" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_0_i_i_i_i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="1"/>
<pin id="340" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_0_i_i_i_i_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="349" class="1005" name="i_3_i_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="1"/>
<pin id="351" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_3_i (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="i_3_i_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_i/4 "/>
</bind>
</comp>

<comp id="360" class="1005" name="i_0_i1_i_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="1"/>
<pin id="362" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1_i (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_0_i1_i_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1_i/5 "/>
</bind>
</comp>

<comp id="372" class="1005" name="r_0_i2_i_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i2_i (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="r_0_i2_i_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="64" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i2_i/5 "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_0_i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="1"/>
<pin id="386" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_0_i_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="7" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/15 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_keccak_absorb_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="9" slack="0"/>
<pin id="399" dir="0" index="3" bw="7" slack="0"/>
<pin id="400" dir="0" index="4" bw="8" slack="2"/>
<pin id="401" dir="0" index="5" bw="8" slack="2"/>
<pin id="402" dir="0" index="6" bw="64" slack="0"/>
<pin id="403" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="state_pos_write_assi/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_keccak_squeezeblocks_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="0" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="412" dir="0" index="3" bw="64" slack="0"/>
<pin id="413" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln694/13 "/>
</bind>
</comp>

<comp id="416" class="1005" name="reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="1"/>
<pin id="418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_load buf_load_4 buf_load_6 buf_load_8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="shl_ln47_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="3" slack="0"/>
<pin id="424" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln47/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="trunc_ln47_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="6" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln46_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="i_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln47_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="0"/>
<pin id="453" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln47_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln47_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="1"/>
<pin id="461" dir="0" index="1" bw="3" slack="0"/>
<pin id="462" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="t_0_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="1"/>
<pin id="467" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_0/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="t_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="16" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="0" index="3" bw="5" slack="0"/>
<pin id="474" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln362_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="i_11_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln363_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln363/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln416_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln416_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln416_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="shl_ln7_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="0"/>
<pin id="514" dir="0" index="1" bw="3" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln7/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln26_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="0"/>
<pin id="522" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln30_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="4" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="i_13_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="or_ln_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="4" slack="0"/>
<pin id="539" dir="0" index="2" bw="4" slack="0"/>
<pin id="540" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln31_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="1"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln31_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln31_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln31_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="1"/>
<pin id="560" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="shl_ln2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="0" index="1" bw="3" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln31_2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="6" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="shl_ln31_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="6" slack="0"/>
<pin id="577" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="r_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="0" index="1" bw="64" slack="1"/>
<pin id="583" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln417_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="0" index="1" bw="64" slack="1"/>
<pin id="589" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln417/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="i_s_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="29" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="3" slack="0"/>
<pin id="597" dir="0" index="3" bw="6" slack="0"/>
<pin id="598" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="i_s/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln450_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="29" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln450_1/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln450_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="2"/>
<pin id="610" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln450/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="shl_ln6_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="0" index="1" bw="3" slack="0"/>
<pin id="614" dir="0" index="2" bw="1" slack="0"/>
<pin id="615" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln450_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="0"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln450/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="shl_ln450_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="0"/>
<pin id="625" dir="0" index="1" bw="6" slack="0"/>
<pin id="626" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln450/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="xor_ln450_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="0"/>
<pin id="631" dir="0" index="1" bw="64" slack="0"/>
<pin id="632" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln450/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln451_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="0"/>
<pin id="639" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln451/12 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln854_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="0"/>
<pin id="645" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln854/15 "/>
</bind>
</comp>

<comp id="647" class="1004" name="icmp_ln854_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="7" slack="0"/>
<pin id="649" dir="0" index="1" bw="7" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln854/15 "/>
</bind>
</comp>

<comp id="653" class="1004" name="i_12_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/15 "/>
</bind>
</comp>

<comp id="659" class="1004" name="trunc_ln855_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="7" slack="0"/>
<pin id="661" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln855/15 "/>
</bind>
</comp>

<comp id="663" class="1004" name="shl_ln8_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="9" slack="0"/>
<pin id="665" dir="0" index="1" bw="6" slack="0"/>
<pin id="666" dir="0" index="2" bw="1" slack="0"/>
<pin id="667" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/15 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln855_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="9" slack="0"/>
<pin id="673" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln855/15 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln855_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="9" slack="0"/>
<pin id="677" dir="0" index="1" bw="7" slack="0"/>
<pin id="678" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln855/15 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln855_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="0"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln855_1/15 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln856_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="10" slack="1"/>
<pin id="689" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln856/16 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln856_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="0"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln856/16 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln857_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="0"/>
<pin id="698" dir="0" index="1" bw="10" slack="1"/>
<pin id="699" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln857/16 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln857_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="10" slack="0"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln857/16 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_s_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="11" slack="0"/>
<pin id="708" dir="0" index="1" bw="3" slack="12"/>
<pin id="709" dir="0" index="2" bw="6" slack="2"/>
<pin id="710" dir="0" index="3" bw="1" slack="0"/>
<pin id="711" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln855_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="11" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln855_2/17 "/>
</bind>
</comp>

<comp id="720" class="1004" name="trunc_ln858_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln858/17 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_2_i_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="18" slack="0"/>
<pin id="726" dir="0" index="1" bw="2" slack="0"/>
<pin id="727" dir="0" index="2" bw="8" slack="0"/>
<pin id="728" dir="0" index="3" bw="8" slack="1"/>
<pin id="729" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i/17 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln860_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="18" slack="0"/>
<pin id="736" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln860/17 "/>
</bind>
</comp>

<comp id="738" class="1004" name="add_ln861_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="3" slack="0"/>
<pin id="740" dir="0" index="1" bw="10" slack="2"/>
<pin id="741" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln861/17 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln861_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="10" slack="0"/>
<pin id="745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln861/17 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln862_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="4" slack="0"/>
<pin id="750" dir="0" index="1" bw="10" slack="2"/>
<pin id="751" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln862/17 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln862_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="10" slack="0"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln862/17 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sub_ln875_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="19" slack="0"/>
<pin id="760" dir="0" index="1" bw="18" slack="0"/>
<pin id="761" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln875/17 "/>
</bind>
</comp>

<comp id="765" class="1004" name="shl_ln855_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="0" index="1" bw="6" slack="3"/>
<pin id="768" dir="0" index="2" bw="1" slack="0"/>
<pin id="769" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln855_1/18 "/>
</bind>
</comp>

<comp id="772" class="1004" name="lshr_ln_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="1"/>
<pin id="775" dir="0" index="2" bw="3" slack="0"/>
<pin id="776" dir="0" index="3" bw="4" slack="0"/>
<pin id="777" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/18 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln860_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="0"/>
<pin id="784" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln860_1/18 "/>
</bind>
</comp>

<comp id="786" class="1004" name="or_ln860_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="0"/>
<pin id="789" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln860/18 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="11" slack="0"/>
<pin id="794" dir="0" index="1" bw="3" slack="13"/>
<pin id="795" dir="0" index="2" bw="8" slack="0"/>
<pin id="796" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/18 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln860_2_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="11" slack="0"/>
<pin id="802" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln860_2/18 "/>
</bind>
</comp>

<comp id="805" class="1004" name="shl_ln9_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="14" slack="0"/>
<pin id="807" dir="0" index="1" bw="8" slack="0"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9/18 "/>
</bind>
</comp>

<comp id="813" class="1004" name="trunc_ln863_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln863/18 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="14" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="0" index="2" bw="6" slack="0"/>
<pin id="821" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/18 "/>
</bind>
</comp>

<comp id="825" class="1004" name="or_ln863_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="14" slack="0"/>
<pin id="827" dir="0" index="1" bw="14" slack="0"/>
<pin id="828" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln863/18 "/>
</bind>
</comp>

<comp id="831" class="1004" name="or_ln863_i_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="18" slack="0"/>
<pin id="833" dir="0" index="1" bw="4" slack="0"/>
<pin id="834" dir="0" index="2" bw="14" slack="0"/>
<pin id="835" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln863_i/18 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln863_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="18" slack="0"/>
<pin id="841" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln863/18 "/>
</bind>
</comp>

<comp id="843" class="1004" name="add_ln866_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="0"/>
<pin id="845" dir="0" index="1" bw="10" slack="3"/>
<pin id="846" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln866/18 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln866_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="10" slack="0"/>
<pin id="850" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln866/18 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln867_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="4" slack="0"/>
<pin id="855" dir="0" index="1" bw="10" slack="3"/>
<pin id="856" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln867/18 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln867_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="10" slack="0"/>
<pin id="860" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln867/18 "/>
</bind>
</comp>

<comp id="863" class="1004" name="sub_ln876_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="19" slack="0"/>
<pin id="865" dir="0" index="1" bw="18" slack="0"/>
<pin id="866" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln876/18 "/>
</bind>
</comp>

<comp id="870" class="1004" name="lshr_ln1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="4" slack="0"/>
<pin id="872" dir="0" index="1" bw="8" slack="1"/>
<pin id="873" dir="0" index="2" bw="4" slack="0"/>
<pin id="874" dir="0" index="3" bw="4" slack="0"/>
<pin id="875" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/19 "/>
</bind>
</comp>

<comp id="880" class="1004" name="zext_ln865_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="4" slack="0"/>
<pin id="882" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln865/19 "/>
</bind>
</comp>

<comp id="884" class="1004" name="or_ln865_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="1"/>
<pin id="886" dir="0" index="1" bw="8" slack="0"/>
<pin id="887" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln865/19 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_5_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="11" slack="0"/>
<pin id="891" dir="0" index="1" bw="3" slack="14"/>
<pin id="892" dir="0" index="2" bw="8" slack="0"/>
<pin id="893" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/19 "/>
</bind>
</comp>

<comp id="897" class="1004" name="zext_ln865_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="11" slack="0"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln865_1/19 "/>
</bind>
</comp>

<comp id="902" class="1004" name="shl_ln_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="12" slack="0"/>
<pin id="904" dir="0" index="1" bw="8" slack="0"/>
<pin id="905" dir="0" index="2" bw="1" slack="0"/>
<pin id="906" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/19 "/>
</bind>
</comp>

<comp id="910" class="1004" name="trunc_ln868_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln868/19 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_3_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="12" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="0" index="2" bw="4" slack="0"/>
<pin id="918" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/19 "/>
</bind>
</comp>

<comp id="922" class="1004" name="or_ln868_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="12" slack="0"/>
<pin id="924" dir="0" index="1" bw="12" slack="0"/>
<pin id="925" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln868/19 "/>
</bind>
</comp>

<comp id="928" class="1004" name="or_ln868_i_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="18" slack="0"/>
<pin id="930" dir="0" index="1" bw="6" slack="0"/>
<pin id="931" dir="0" index="2" bw="12" slack="0"/>
<pin id="932" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln868_i/19 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln868_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="18" slack="0"/>
<pin id="938" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln868/19 "/>
</bind>
</comp>

<comp id="940" class="1004" name="add_ln871_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="4" slack="0"/>
<pin id="942" dir="0" index="1" bw="10" slack="4"/>
<pin id="943" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln871/19 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln871_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="10" slack="0"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln871/19 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln872_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="5" slack="0"/>
<pin id="952" dir="0" index="1" bw="10" slack="4"/>
<pin id="953" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln872/19 "/>
</bind>
</comp>

<comp id="955" class="1004" name="zext_ln872_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="10" slack="0"/>
<pin id="957" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln872/19 "/>
</bind>
</comp>

<comp id="960" class="1004" name="sub_ln877_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="19" slack="0"/>
<pin id="962" dir="0" index="1" bw="18" slack="0"/>
<pin id="963" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln877/19 "/>
</bind>
</comp>

<comp id="967" class="1004" name="lshr_ln2_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="2" slack="0"/>
<pin id="969" dir="0" index="1" bw="8" slack="1"/>
<pin id="970" dir="0" index="2" bw="4" slack="0"/>
<pin id="971" dir="0" index="3" bw="4" slack="0"/>
<pin id="972" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/20 "/>
</bind>
</comp>

<comp id="977" class="1004" name="zext_ln870_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="2" slack="0"/>
<pin id="979" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870/20 "/>
</bind>
</comp>

<comp id="981" class="1004" name="or_ln870_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="2"/>
<pin id="983" dir="0" index="1" bw="8" slack="0"/>
<pin id="984" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln870/20 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_6_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="11" slack="0"/>
<pin id="988" dir="0" index="1" bw="3" slack="15"/>
<pin id="989" dir="0" index="2" bw="8" slack="0"/>
<pin id="990" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/20 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln870_1_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="11" slack="0"/>
<pin id="996" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_1/20 "/>
</bind>
</comp>

<comp id="999" class="1004" name="shl_ln1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="10" slack="0"/>
<pin id="1001" dir="0" index="1" bw="8" slack="0"/>
<pin id="1002" dir="0" index="2" bw="1" slack="0"/>
<pin id="1003" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/20 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp_4_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="10" slack="0"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="0" index="2" bw="2" slack="0"/>
<pin id="1011" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/20 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="or_ln872_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="10" slack="0"/>
<pin id="1017" dir="0" index="1" bw="10" slack="0"/>
<pin id="1018" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln872/20 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="or_ln872_i_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="18" slack="0"/>
<pin id="1023" dir="0" index="1" bw="8" slack="0"/>
<pin id="1024" dir="0" index="2" bw="10" slack="0"/>
<pin id="1025" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln872_i/20 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="zext_ln872_1_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="18" slack="0"/>
<pin id="1031" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln872_1/20 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="sub_ln878_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="19" slack="0"/>
<pin id="1035" dir="0" index="1" bw="18" slack="0"/>
<pin id="1036" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln878/20 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="shl_ln47_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="16" slack="1"/>
<pin id="1042" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln47 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="trunc_ln_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="1"/>
<pin id="1047" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1050" class="1005" name="state_s_addr_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="5" slack="7"/>
<pin id="1052" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="state_s_addr "/>
</bind>
</comp>

<comp id="1058" class="1005" name="i_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="3" slack="0"/>
<pin id="1060" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1063" class="1005" name="t_0_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="2"/>
<pin id="1065" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="t_0 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="t_1_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="2"/>
<pin id="1070" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="i_11_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="5" slack="0"/>
<pin id="1078" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="zext_ln416_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="64" slack="1"/>
<pin id="1083" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln416 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="add_ln416_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="3" slack="0"/>
<pin id="1091" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln416 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="zext_ln26_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="1"/>
<pin id="1096" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="i_13_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="4" slack="0"/>
<pin id="1104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="seed_addr_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="1"/>
<pin id="1109" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr "/>
</bind>
</comp>

<comp id="1112" class="1005" name="state_s_addr_3_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="5" slack="1"/>
<pin id="1114" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr_3 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="r_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="64" slack="1"/>
<pin id="1119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1122" class="1005" name="state_pos_write_assi_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="2"/>
<pin id="1124" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="state_pos_write_assi "/>
</bind>
</comp>

<comp id="1127" class="1005" name="state_s_addr_2_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="5" slack="1"/>
<pin id="1129" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr_2 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="i_12_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="7" slack="0"/>
<pin id="1137" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="trunc_ln855_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="6" slack="2"/>
<pin id="1142" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln855 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="add_ln855_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="10" slack="1"/>
<pin id="1148" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln855 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="buf_addr_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="10" slack="1"/>
<pin id="1160" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="1163" class="1005" name="buf_addr_3_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="10" slack="1"/>
<pin id="1165" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_3 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="buf_addr_4_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="10" slack="1"/>
<pin id="1170" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_4 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="buf_addr_5_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="10" slack="1"/>
<pin id="1175" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_5 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="buf_addr_6_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="10" slack="1"/>
<pin id="1180" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_6 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="shl_ln855_1_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="1"/>
<pin id="1185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln855_1 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="buf_addr_7_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="10" slack="1"/>
<pin id="1191" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_7 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="buf_addr_8_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="10" slack="1"/>
<pin id="1196" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_8 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="buf_addr_9_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="10" slack="1"/>
<pin id="1201" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_9 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="buf_addr_10_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="10" slack="1"/>
<pin id="1206" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="160" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="204" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="229" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="254" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="261" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="273"><net_src comp="247" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="18" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="281" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="295"><net_src comp="274" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="301"><net_src comp="0" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="303" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="315"><net_src comp="18" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="310" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="317"><net_src comp="296" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="323"><net_src comp="0" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="18" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="318" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="330" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="22" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="364" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="375"><net_src comp="18" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="376" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="387"><net_src comp="82" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="407"><net_src comp="6" pin="0"/><net_sink comp="395" pin=6"/></net>

<net id="414"><net_src comp="80" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="6" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="419"><net_src comp="223" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="223" pin="7"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="164" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="12" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="164" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="14" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="16" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="330" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="24" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="330" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="30" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="330" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="330" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="451" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="455" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="32" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="459" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="34" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="36" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="483"><net_src comp="342" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="40" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="342" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="44" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="342" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="499"><net_src comp="353" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="353" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="48" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="353" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="30" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="50" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="353" pin="4"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="22" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="512" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="364" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="60" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="364" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="64" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="66" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="68" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="364" pin="4"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="536" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="557"><net_src comp="198" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="360" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="50" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="22" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="554" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="372" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="184" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="372" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="586" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="599"><net_src comp="70" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="395" pin="7"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="72" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="74" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="606"><net_src comp="593" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="616"><net_src comp="50" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="608" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="22" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="611" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="76" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="619" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="184" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="635"><net_src comp="629" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="640"><net_src comp="184" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="78" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="642"><net_src comp="636" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="646"><net_src comp="388" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="388" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="84" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="388" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="88" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="388" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="90" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="659" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="22" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="674"><net_src comp="663" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="671" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="643" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="690"><net_src comp="92" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="686" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="700"><net_src comp="94" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="712"><net_src comp="96" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="326" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="16" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="718"><net_src comp="706" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="723"><net_src comp="223" pin="7"/><net_sink comp="720" pin=0"/></net>

<net id="730"><net_src comp="98" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="732"><net_src comp="223" pin="3"/><net_sink comp="724" pin=2"/></net>

<net id="733"><net_src comp="416" pin="1"/><net_sink comp="724" pin=3"/></net>

<net id="737"><net_src comp="724" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="100" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="738" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="752"><net_src comp="102" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="762"><net_src comp="104" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="734" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="764"><net_src comp="758" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="770"><net_src comp="14" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="16" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="778"><net_src comp="106" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="416" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="108" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="110" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="785"><net_src comp="772" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="765" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="112" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="797"><net_src comp="114" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="326" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="786" pin="2"/><net_sink comp="792" pin=2"/></net>

<net id="803"><net_src comp="792" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="810"><net_src comp="116" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="223" pin="7"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="118" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="816"><net_src comp="223" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="822"><net_src comp="120" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="118" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="782" pin="1"/><net_sink comp="817" pin=2"/></net>

<net id="829"><net_src comp="817" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="805" pin="3"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="122" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="813" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="825" pin="2"/><net_sink comp="831" pin=2"/></net>

<net id="842"><net_src comp="831" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="124" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="843" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="857"><net_src comp="126" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="853" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="867"><net_src comp="104" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="839" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="869"><net_src comp="863" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="876"><net_src comp="128" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="416" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="878"><net_src comp="130" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="879"><net_src comp="110" pin="0"/><net_sink comp="870" pin=3"/></net>

<net id="883"><net_src comp="870" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="888"><net_src comp="132" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="114" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="326" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="896"><net_src comp="884" pin="2"/><net_sink comp="889" pin=2"/></net>

<net id="900"><net_src comp="889" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="907"><net_src comp="134" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="223" pin="7"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="58" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="913"><net_src comp="223" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="919"><net_src comp="136" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="58" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="880" pin="1"/><net_sink comp="914" pin=2"/></net>

<net id="926"><net_src comp="914" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="902" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="933"><net_src comp="138" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="910" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="922" pin="2"/><net_sink comp="928" pin=2"/></net>

<net id="939"><net_src comp="928" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="140" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="940" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="954"><net_src comp="142" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="950" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="964"><net_src comp="104" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="936" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="966"><net_src comp="960" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="973"><net_src comp="144" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="416" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="975"><net_src comp="146" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="976"><net_src comp="110" pin="0"/><net_sink comp="967" pin=3"/></net>

<net id="980"><net_src comp="967" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="148" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="114" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="326" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="993"><net_src comp="981" pin="2"/><net_sink comp="986" pin=2"/></net>

<net id="997"><net_src comp="986" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1004"><net_src comp="150" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1005"><net_src comp="223" pin="7"/><net_sink comp="999" pin=1"/></net>

<net id="1006"><net_src comp="16" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1012"><net_src comp="152" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1013"><net_src comp="16" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1014"><net_src comp="977" pin="1"/><net_sink comp="1007" pin=2"/></net>

<net id="1019"><net_src comp="1007" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="999" pin="3"/><net_sink comp="1015" pin=1"/></net>

<net id="1026"><net_src comp="154" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1027"><net_src comp="223" pin="3"/><net_sink comp="1021" pin=1"/></net>

<net id="1028"><net_src comp="1015" pin="2"/><net_sink comp="1021" pin=2"/></net>

<net id="1032"><net_src comp="1021" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1037"><net_src comp="104" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1029" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1039"><net_src comp="1033" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="1043"><net_src comp="421" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1048"><net_src comp="431" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="1053"><net_src comp="170" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1061"><net_src comp="445" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1066"><net_src comp="464" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="395" pin=4"/></net>

<net id="1071"><net_src comp="469" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="395" pin=5"/></net>

<net id="1079"><net_src comp="485" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1084"><net_src comp="496" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1092"><net_src comp="506" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1097"><net_src comp="520" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1105"><net_src comp="530" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1110"><net_src comp="191" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1115"><net_src comp="204" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1120"><net_src comp="580" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1125"><net_src comp="395" pin="7"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1130"><net_src comp="211" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1138"><net_src comp="653" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1143"><net_src comp="659" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1149"><net_src comp="675" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1152"><net_src comp="1146" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1153"><net_src comp="1146" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1154"><net_src comp="1146" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1155"><net_src comp="1146" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1156"><net_src comp="1146" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1157"><net_src comp="1146" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1161"><net_src comp="217" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1166"><net_src comp="229" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1171"><net_src comp="236" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1176"><net_src comp="254" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1181"><net_src comp="261" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1186"><net_src comp="765" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1192"><net_src comp="281" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1197"><net_src comp="288" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1202"><net_src comp="303" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1207"><net_src comp="310" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="223" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_vec_coeffs | {17 18 19 20 }
	Port: KeccakF_RoundConstan | {}
 - Input state : 
	Port: polyvecl_uniform_gam : seed | {5 6 }
	Port: polyvecl_uniform_gam : nonce | {1 }
	Port: polyvecl_uniform_gam : KeccakF_RoundConstan | {4 8 13 14 }
  - Chain level:
	State 1
		trunc_ln : 1
		state_s_addr : 1
	State 2
		icmp_ln46 : 1
		i : 1
		br_ln46 : 2
		zext_ln47 : 1
		zext_ln47_1 : 1
		add_ln47 : 2
		t_0 : 2
		t_1 : 3
	State 3
		icmp_ln362 : 1
		i_11 : 1
		br_ln362 : 2
		zext_ln363 : 1
		state_s_addr_1 : 2
		store_ln363 : 3
	State 4
		zext_ln416 : 1
		icmp_ln416 : 1
		add_ln416 : 1
		br_ln416 : 2
		shl_ln7 : 1
		zext_ln26 : 2
	State 5
		icmp_ln30 : 1
		i_13 : 1
		br_ln30 : 2
		or_ln : 1
		add_ln31 : 2
		zext_ln31 : 3
		seed_addr : 4
		seed_load : 5
		state_s_load_2 : 1
	State 6
		zext_ln31_1 : 1
		shl_ln2 : 1
		zext_ln31_2 : 2
		shl_ln31 : 3
		r : 4
	State 7
		xor_ln417 : 1
		store_ln417 : 1
	State 8
		i_s : 1
		zext_ln450_1 : 2
		state_s_addr_2 : 3
	State 9
	State 10
		shl_ln6 : 1
		zext_ln450 : 2
		shl_ln450 : 3
		xor_ln450 : 4
		store_ln450 : 4
	State 11
	State 12
		xor_ln451 : 1
		store_ln451 : 1
	State 13
	State 14
	State 15
		zext_ln854 : 1
		icmp_ln854 : 1
		i_12 : 1
		br_ln854 : 2
		trunc_ln855 : 1
		shl_ln8 : 2
		zext_ln855 : 3
		add_ln855 : 4
		zext_ln855_1 : 5
		buf_addr : 6
		buf_load : 7
	State 16
		zext_ln856 : 1
		buf_addr_3 : 2
		buf_load_3 : 3
		zext_ln857 : 1
		buf_addr_4 : 2
		buf_load_4 : 3
	State 17
		zext_ln855_2 : 1
		v_vec_coeffs_addr : 2
		trunc_ln858 : 1
		tmp_2_i : 2
		zext_ln860 : 3
		zext_ln861 : 1
		buf_addr_5 : 2
		buf_load_5 : 3
		zext_ln862 : 1
		buf_addr_6 : 2
		buf_load_6 : 3
		sub_ln875 : 4
		store_ln875 : 5
	State 18
		zext_ln860_1 : 1
		or_ln860 : 1
		tmp_2 : 1
		zext_ln860_2 : 2
		v_vec_coeffs_addr_1 : 3
		shl_ln9 : 1
		trunc_ln863 : 1
		tmp_1 : 2
		or_ln863 : 3
		or_ln863_i : 3
		zext_ln863 : 4
		zext_ln866 : 1
		buf_addr_7 : 2
		buf_load_7 : 3
		zext_ln867 : 1
		buf_addr_8 : 2
		buf_load_8 : 3
		sub_ln876 : 5
		store_ln876 : 6
	State 19
		zext_ln865 : 1
		zext_ln865_1 : 1
		v_vec_coeffs_addr_2 : 2
		shl_ln : 1
		trunc_ln868 : 1
		tmp_3 : 2
		or_ln868 : 3
		or_ln868_i : 3
		zext_ln868 : 4
		zext_ln871 : 1
		buf_addr_9 : 2
		buf_load_9 : 3
		zext_ln872 : 1
		buf_addr_10 : 2
		buf_load_10 : 3
		sub_ln877 : 5
		store_ln877 : 6
	State 20
		zext_ln870 : 1
		zext_ln870_1 : 1
		v_vec_coeffs_addr_3 : 2
		shl_ln1 : 1
		tmp_4 : 2
		or_ln872 : 3
		or_ln872_i : 3
		zext_ln872_1 : 4
		sub_ln878 : 5
		store_ln878 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   |     grp_keccak_absorb_fu_395    |    0    | 27.7533 |   6747  |  18156  |    0    |
|          | grp_keccak_squeezeblocks_fu_408 |    0    | 16.9955 |   5066  |  16943  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |             i_fu_445            |    0    |    0    |    0    |    12   |    0    |
|          |         add_ln47_fu_459         |    0    |    0    |    0    |    23   |    0    |
|          |            t_0_fu_464           |    0    |    0    |    0    |    15   |    0    |
|          |           i_11_fu_485           |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln416_fu_506        |    0    |    0    |    0    |    12   |    0    |
|          |           i_13_fu_530           |    0    |    0    |    0    |    13   |    0    |
|          |         add_ln31_fu_544         |    0    |    0    |    0    |    15   |    0    |
|          |           i_12_fu_653           |    0    |    0    |    0    |    15   |    0    |
|    add   |         add_ln855_fu_675        |    0    |    0    |    0    |    16   |    0    |
|          |         add_ln856_fu_686        |    0    |    0    |    0    |    17   |    0    |
|          |         add_ln857_fu_696        |    0    |    0    |    0    |    17   |    0    |
|          |         add_ln861_fu_738        |    0    |    0    |    0    |    17   |    0    |
|          |         add_ln862_fu_748        |    0    |    0    |    0    |    17   |    0    |
|          |         add_ln866_fu_843        |    0    |    0    |    0    |    17   |    0    |
|          |         add_ln867_fu_853        |    0    |    0    |    0    |    17   |    0    |
|          |         add_ln871_fu_940        |    0    |    0    |    0    |    17   |    0    |
|          |         add_ln872_fu_950        |    0    |    0    |    0    |    17   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         xor_ln417_fu_586        |    0    |    0    |    0    |    64   |    0    |
|    xor   |         xor_ln450_fu_629        |    0    |    0    |    0    |    64   |    0    |
|          |         xor_ln451_fu_636        |    0    |    0    |    0    |    64   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         sub_ln875_fu_758        |    0    |    0    |    0    |    26   |    0    |
|    sub   |         sub_ln876_fu_863        |    0    |    0    |    0    |    26   |    0    |
|          |         sub_ln877_fu_960        |    0    |    0    |    0    |    26   |    0    |
|          |        sub_ln878_fu_1033        |    0    |    0    |    0    |    26   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |             r_fu_580            |    0    |    0    |    0    |    64   |    0    |
|          |         or_ln860_fu_786         |    0    |    0    |    0    |    0    |    0    |
|          |         or_ln863_fu_825         |    0    |    0    |    0    |    14   |    0    |
|    or    |         or_ln865_fu_884         |    0    |    0    |    0    |    0    |    0    |
|          |         or_ln868_fu_922         |    0    |    0    |    0    |    12   |    0    |
|          |         or_ln870_fu_981         |    0    |    0    |    0    |    0    |    0    |
|          |         or_ln872_fu_1015        |    0    |    0    |    0    |    10   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         icmp_ln46_fu_439        |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln362_fu_479        |    0    |    0    |    0    |    11   |    0    |
|   icmp   |        icmp_ln416_fu_500        |    0    |    0    |    0    |    9    |    0    |
|          |         icmp_ln30_fu_524        |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln854_fu_647        |    0    |    0    |    0    |    11   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         shl_ln47_fu_421         |    0    |    0    |    0    |    0    |    0    |
|    shl   |         shl_ln31_fu_574         |    0    |    0    |    0    |    19   |    0    |
|          |         shl_ln450_fu_623        |    0    |    0    |    0    |    13   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   read   |      nonce_read_read_fu_164     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        trunc_ln47_fu_427        |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln31_fu_558        |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln450_fu_608       |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln855_fu_659       |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln858_fu_720       |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln863_fu_813       |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln868_fu_910       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         trunc_ln_fu_431         |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln7_fu_512         |    0    |    0    |    0    |    0    |    0    |
|          |           or_ln_fu_536          |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln2_fu_562         |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln6_fu_611         |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln8_fu_663         |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_706          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_2_i_fu_724         |    0    |    0    |    0    |    0    |    0    |
|          |        shl_ln855_1_fu_765       |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_2_fu_792          |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          shl_ln9_fu_805         |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_1_fu_817          |    0    |    0    |    0    |    0    |    0    |
|          |        or_ln863_i_fu_831        |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_5_fu_889          |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln_fu_902          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_3_fu_914          |    0    |    0    |    0    |    0    |    0    |
|          |        or_ln868_i_fu_928        |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_6_fu_986          |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln1_fu_999         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_1007          |    0    |    0    |    0    |    0    |    0    |
|          |        or_ln872_i_fu_1021       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         zext_ln47_fu_451        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln47_1_fu_455       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln363_fu_491        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln416_fu_496        |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln26_fu_520        |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln31_fu_549        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln31_1_fu_554       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln31_2_fu_570       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln450_1_fu_603       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln450_fu_619        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln854_fu_643        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln855_fu_671        |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln855_1_fu_681       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln856_fu_691        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln857_fu_701        |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln855_2_fu_715       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln860_fu_734        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln861_fu_743        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln862_fu_753        |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln860_1_fu_782       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln860_2_fu_800       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln863_fu_839        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln866_fu_848        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln867_fu_858        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln865_fu_880        |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln865_1_fu_897       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln868_fu_936        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln871_fu_945        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln872_fu_955        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln870_fu_977        |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln870_1_fu_994       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln872_1_fu_1029      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            t_1_fu_469           |    0    |    0    |    0    |    0    |    0    |
|          |            i_s_fu_593           |    0    |    0    |    0    |    0    |    0    |
|partselect|          lshr_ln_fu_772         |    0    |    0    |    0    |    0    |    0    |
|          |         lshr_ln1_fu_870         |    0    |    0    |    0    |    0    |    0    |
|          |         lshr_ln2_fu_967         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    | 44.7488 |  11813  |  35848  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|  buf  |    1   |    0   |    0   |    0   |
|state_s|    4   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    5   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln416_reg_1089     |    3   |
|      add_ln855_reg_1146     |   10   |
|     buf_addr_10_reg_1204    |   10   |
|     buf_addr_3_reg_1163     |   10   |
|     buf_addr_4_reg_1168     |   10   |
|     buf_addr_5_reg_1173     |   10   |
|     buf_addr_6_reg_1178     |   10   |
|     buf_addr_7_reg_1189     |   10   |
|     buf_addr_8_reg_1194     |   10   |
|     buf_addr_9_reg_1199     |   10   |
|      buf_addr_reg_1158      |   10   |
|       i_0_i1_i_reg_360      |    4   |
|     i_0_i_i_i_i_reg_338     |    5   |
|        i_0_i_reg_384        |    7   |
|         i_0_reg_326         |    3   |
|        i_11_reg_1076        |    5   |
|        i_12_reg_1135        |    7   |
|        i_13_reg_1102        |    4   |
|        i_3_i_reg_349        |    3   |
|          i_reg_1058         |    3   |
|       r_0_i2_i_reg_372      |   64   |
|          r_reg_1117         |   64   |
|           reg_416           |    8   |
|      seed_addr_reg_1107     |    8   |
|      shl_ln47_reg_1040      |   16   |
|     shl_ln855_1_reg_1183    |    8   |
|state_pos_write_assi_reg_1122|   32   |
|   state_s_addr_2_reg_1127   |    5   |
|   state_s_addr_3_reg_1112   |    5   |
|    state_s_addr_reg_1050    |    5   |
|         t_0_reg_1063        |    8   |
|         t_1_reg_1068        |    8   |
|     trunc_ln855_reg_1140    |    6   |
|      trunc_ln_reg_1045      |    8   |
|      zext_ln26_reg_1094     |    8   |
|     zext_ln416_reg_1081     |   64   |
+-----------------------------+--------+
|            Total            |   461  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_184 |  p0  |   5  |   5  |   25   ||    27   |
| grp_access_fu_184 |  p1  |   4  |  64  |   256  ||    21   |
| grp_access_fu_198 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_223 |  p0  |  10  |  10  |   100  ||    47   |
| grp_access_fu_223 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_268 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_268 |  p1  |   4  |  19  |   76   ||    21   |
|    i_0_reg_326    |  p0  |   2  |   3  |    6   ||    9    |
|  i_0_i1_i_reg_360 |  p0  |   2  |   4  |    8   ||    9    |
|  r_0_i2_i_reg_372 |  p0  |   2  |  64  |   128  ||    9    |
|      reg_416      |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   671  || 16.7099 ||   223   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   44   |  11813 |  35848 |    0   |
|   Memory  |    5   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   16   |    -   |   223  |    -   |
|  Register |    -   |    -   |   461  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   61   |  12274 |  36071 |    0   |
+-----------+--------+--------+--------+--------+--------+
