{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 31 16:47:54 2020 " "Info: Processing started: Tue Mar 31 16:47:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off div -c div " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off div -c div" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/git/digital-ic-design/dic_hw2/div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /code/git/digital-ic-design/dic_hw2/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "div " "Info: Elaborating entity \"div\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 div.v(22) " "Warning (10235): Verilog HDL Always Construct warning at div.v(22): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out div.v(31) " "Warning (10235): Verilog HDL Always Construct warning at div.v(31): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out div.v(36) " "Warning (10235): Verilog HDL Always Construct warning at div.v(36): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i div.v(21) " "Warning (10240): Verilog HDL Always Construct warning at div.v(21): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "remainder div.v(21) " "Warning (10240): Verilog HDL Always Construct warning at div.v(21): inferring latch(es) for variable \"remainder\", which holds its previous value in one or more paths through the always construct" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "divisor div.v(21) " "Warning (10240): Verilog HDL Always Construct warning at div.v(21): inferring latch(es) for variable \"divisor\", which holds its previous value in one or more paths through the always construct" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out div.v(21) " "Warning (10240): Verilog HDL Always Construct warning at div.v(21): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] div.v(26) " "Info (10041): Inferred latch for \"out\[0\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] div.v(26) " "Info (10041): Inferred latch for \"out\[1\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] div.v(26) " "Info (10041): Inferred latch for \"out\[2\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] div.v(26) " "Info (10041): Inferred latch for \"out\[3\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] div.v(26) " "Info (10041): Inferred latch for \"out\[4\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] div.v(26) " "Info (10041): Inferred latch for \"out\[5\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] div.v(26) " "Info (10041): Inferred latch for \"out\[6\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] div.v(26) " "Info (10041): Inferred latch for \"out\[7\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[0\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[0\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[1\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[1\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[2\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[2\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[3\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[3\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[4\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[4\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[5\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[5\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[6\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[6\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[7\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[7\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[8\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[8\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[9\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[9\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[10\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[10\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[11\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[11\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[12\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[12\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[13\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[13\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[14\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[14\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[15\] div.v(26) " "Info (10041): Inferred latch for \"divisor\[15\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[0\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[0\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[1\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[1\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[2\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[2\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[3\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[3\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[4\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[4\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[5\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[5\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[6\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[6\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[7\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[7\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[8\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[8\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[9\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[9\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[10\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[10\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[11\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[11\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[12\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[12\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[13\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[13\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[14\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[14\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[15\] div.v(26) " "Info (10041): Inferred latch for \"remainder\[15\]\" at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "remainder\[15\] div.v(16) " "Error (10028): Can't resolve multiple constant drivers for net \"remainder\[15\]\" at div.v(16)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 16 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "div.v(26) " "Error (10029): Constant driver at div.v(26)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 26 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "remainder\[14\] div.v(16) " "Error (10028): Can't resolve multiple constant drivers for net \"remainder\[14\]\" at div.v(16)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 16 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "remainder\[13\] div.v(16) " "Error (10028): Can't resolve multiple constant drivers for net \"remainder\[13\]\" at div.v(16)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 16 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "remainder\[12\] div.v(16) " "Error (10028): Can't resolve multiple constant drivers for net \"remainder\[12\]\" at div.v(16)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 16 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "remainder\[11\] div.v(16) " "Error (10028): Can't resolve multiple constant drivers for net \"remainder\[11\]\" at div.v(16)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 16 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "remainder\[10\] div.v(16) " "Error (10028): Can't resolve multiple constant drivers for net \"remainder\[10\]\" at div.v(16)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 16 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "remainder\[9\] div.v(16) " "Error (10028): Can't resolve multiple constant drivers for net \"remainder\[9\]\" at div.v(16)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 16 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "remainder\[8\] div.v(16) " "Error (10028): Can't resolve multiple constant drivers for net \"remainder\[8\]\" at div.v(16)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 16 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "remainder\[7\] in1\[7\] div.v(16) " "Error (10031): Net \"remainder\[7\]\" at div.v(16) is already driven by input port \"in1\[7\]\", and cannot be driven by another signal" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 16 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "in1\[7\] div.v(7) " "Error (10032): \"in1\[7\]\" was declared at div.v(7)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 7 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "remainder\[6\] in1\[6\] div.v(16) " "Error (10031): Net \"remainder\[6\]\" at div.v(16) is already driven by input port \"in1\[6\]\", and cannot be driven by another signal" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 16 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "in1\[6\] div.v(7) " "Error (10032): \"in1\[6\]\" was declared at div.v(7)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 7 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "remainder\[5\] in1\[5\] div.v(16) " "Error (10031): Net \"remainder\[5\]\" at div.v(16) is already driven by input port \"in1\[5\]\", and cannot be driven by another signal" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 16 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "in1\[5\] div.v(7) " "Error (10032): \"in1\[5\]\" was declared at div.v(7)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 7 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "remainder\[4\] in1\[4\] div.v(16) " "Error (10031): Net \"remainder\[4\]\" at div.v(16) is already driven by input port \"in1\[4\]\", and cannot be driven by another signal" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 16 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "in1\[4\] div.v(7) " "Error (10032): \"in1\[4\]\" was declared at div.v(7)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 7 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "remainder\[3\] in1\[3\] div.v(16) " "Error (10031): Net \"remainder\[3\]\" at div.v(16) is already driven by input port \"in1\[3\]\", and cannot be driven by another signal" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 16 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "in1\[3\] div.v(7) " "Error (10032): \"in1\[3\]\" was declared at div.v(7)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 7 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 7 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 20 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Error: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 31 16:47:54 2020 " "Error: Processing ended: Tue Mar 31 16:47:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 7 s " "Error: Quartus II Full Compilation was unsuccessful. 22 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
