# ##############################################################################
# Target Board:  ROACH v1.0
# Family:	     virtex5
# Device:	     xc5vlx110t
# Package:	     ff1136
# Speed Grade:	 -1
# Processor:     None
# System clock frequency: 100.000000 MHz
# ##############################################################################


PARAMETER VERSION = 2.1.0

# Clock Ports
PORT sys_clk_n   = sys_clk_n,   DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
PORT sys_clk_p   = sys_clk_p,   DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
PORT dly_clk_n   = dly_clk_n,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
PORT dly_clk_p   = dly_clk_p,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
PORT aux0_clk_n  = aux0_clk_n,  DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
PORT aux0_clk_p  = aux0_clk_p,  DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
PORT aux1_clk_n  = aux1_clk_n,  DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
PORT aux1_clk_p  = aux1_clk_p,  DIR = I, SIGIS = CLK, CLK_FREQ = 200000000

# EPB Ports
PORT epb_clk_in  = epb_clk_in,  DIR = I
PORT epb_data    = epb_data,    DIR = IO, VEC = [15:0]
PORT epb_addr    = epb_addr,    DIR = I,  VEC = [22:0]
PORT epb_addr_gp = epb_addr_gp, DIR = I,  VEC =  [5:0]
PORT epb_cs_n    = epb_cs_n,    DIR = I
PORT epb_be_n    = epb_be_n,    DIR = I,  VEC =  [1:0]
PORT epb_r_w_n   = epb_r_w_n,   DIR = I
PORT epb_oe_n    = epb_oe_n,    DIR = I
PORT epb_rdy     = epb_rdy,     DIR = O

PORT ppc_irq_n   = ppc_irq_n,   DIR = O






BEGIN roach_infrastructure
  PARAMETER INSTANCE = infrastructure_inst
  PARAMETER HW_VER   = 1.00.a
  PARAMETER CLK_FREQ = 200
  PORT sys_clk_n     = sys_clk_n
  PORT sys_clk_p     = sys_clk_p
  PORT dly_clk_n     = dly_clk_n
  PORT dly_clk_p     = dly_clk_p
  PORT aux0_clk_n    = aux0_clk_n
  PORT aux0_clk_p    = aux0_clk_p
  PORT aux1_clk_n    = aux1_clk_n
  PORT aux1_clk_p    = aux1_clk_p
  PORT epb_clk_in    = epb_clk_in
  PORT sys_clk       = sys_clk
  PORT sys_clk90     = sys_clk90
  PORT sys_clk180    = sys_clk180
  PORT sys_clk270    = sys_clk270
  PORT sys_clk_lock  = sys_clk_lock
  PORT sys_clk2x     = sys_clk2x
  PORT sys_clk2x90   = sys_clk2x90
  PORT sys_clk2x180  = sys_clk2x180
  PORT sys_clk2x270  = sys_clk2x270
  PORT dly_clk       = dly_clk
  PORT aux0_clk      = aux0_clk
  PORT aux0_clk90    = aux0_clk90
  PORT aux0_clk180   = aux0_clk180
  PORT aux0_clk270   = aux0_clk270
  PORT aux1_clk      = aux1_clk
  PORT aux1_clk90    = aux1_clk90
  PORT aux1_clk180   = aux1_clk180
  PORT aux1_clk270   = aux1_clk270
  PORT aux0_clk2x    = aux0_clk2x
  PORT aux0_clk2x90  = aux0_clk2x90
  PORT aux0_clk2x180 = aux0_clk2x180
  PORT aux0_clk2x270 = aux0_clk2x270
  PORT epb_clk       = epb_clk
  PORT idelay_rst    = sys_reset
  PORT idelay_rdy    = idelay_rdy
END

BEGIN reset_block
  PARAMETER INSTANCE = reset_block_inst
  PARAMETER HW_VER   = 1.00.a
  PARAMETER DELAY    = 10
  PARAMETER WIDTH    = 50
  PORT clk           = epb_clk
  PORT async_reset_i = 0b0
  PORT reset_i       = 0b0
  PORT reset_o       = sys_reset
END

BEGIN opb_v20
  PARAMETER INSTANCE = opb0
  PARAMETER HW_VER = 1.10.c
  PARAMETER C_EXT_RESET_HIGH = 1
  PARAMETER C_REG_GRANTS = 0
  PORT SYS_Rst = 0b0
  PORT OPB_Clk = epb_clk
END

BEGIN epb_opb_bridge
  PARAMETER INSTANCE = epb_opb_bridge_inst
  PARAMETER HW_VER   = 1.00.a
  BUS_INTERFACE MOPB = opb0
  PORT OPB_Clk       = epb_clk
  PORT sys_reset     = 0b0
  PORT epb_data_oe_n = epb_data_oe_n
  PORT epb_cs_n      = epb_cs_n_int
  PORT epb_oe_n      = epb_oe_n_int
  PORT epb_r_w_n     = epb_r_w_n_int
  PORT epb_be_n      = epb_be_n_int
  PORT epb_addr      = epb_addr_int
  PORT epb_addr_gp   = epb_addr_gp_int
  PORT epb_data_i    = epb_data_i
  PORT epb_data_o    = epb_data_o
  PORT epb_rdy       = epb_rdy_buf
  PORT epb_rdy_oe    = epb_rdy_oe
END

BEGIN epb_infrastructure
  PARAMETER INSTANCE   = epb_infrastructure_inst
  PARAMETER HW_VER     = 1.00.a

  PORT epb_rdy_buf     = epb_rdy
  PORT epb_rdy         = epb_rdy_buf
  PORT epb_rdy_oe      = epb_rdy_oe
  PORT epb_data_buf    = epb_data
  PORT epb_data_oe_n_i = epb_data_oe_n
  PORT epb_data_out_i  = epb_data_o
  PORT epb_data_in_o   = epb_data_i
  PORT epb_oe_n_buf    = epb_oe_n
  PORT epb_oe_n        = epb_oe_n_int
  PORT epb_cs_n_buf    = epb_cs_n
  PORT epb_cs_n        = epb_cs_n_int
  PORT epb_be_n_buf    = epb_be_n
  PORT epb_be_n        = epb_be_n_int
  PORT epb_r_w_n_buf   = epb_r_w_n
  PORT epb_r_w_n       = epb_r_w_n_int
  PORT epb_addr_buf    = epb_addr
  PORT epb_addr        = epb_addr_int
  PORT epb_addr_gp_buf = epb_addr_gp
  PORT epb_addr_gp     = epb_addr_gp_int
END

BEGIN sys_block
  PARAMETER INSTANCE = sys_block_inst
  PARAMETER HW_VER = 1.00.a

  PARAMETER BOARD_ID     = 0xB00B
  PARAMETER REV_MAJOR    = 0x1
  PARAMETER REV_MINOR    = 0x0
  PARAMETER REV_RCS      = 0x0
  PARAMETER RCS_UPTODATE = 0x0

  PARAMETER C_BASEADDR   = 0x00000000
  PARAMETER C_HIGHADDR   = 0x0000FFFF
  BUS_INTERFACE SOPB = opb0

  PORT OPB_Clk    = epb_clk
  PORT soft_reset = soft_reset
  PORT irq_n      = ppc_irq_n
  PORT app_irq    = 0x0000

  PORT fab_clk    = adc0_clk
END

##############################################
# User XSG IP core                           #
##############################################

BEGIN rpoco8_testbench_v11
 PARAMETER INSTANCE = rpoco8_testbench_v11_XSG_core_config
 PARAMETER HW_VER = 1.00.a
 PORT clk = adc0_clk
 PORT rpoco8_testbench_v11_ADC_s_quadc0_adc0_data = rpoco8_testbench_v11_ADC_s_quadc0_adc0_data
 PORT rpoco8_testbench_v11_ADC_s_quadc0_adc1_data = rpoco8_testbench_v11_ADC_s_quadc0_adc1_data
 PORT rpoco8_testbench_v11_ADC_s_quadc0_adc2_data = rpoco8_testbench_v11_ADC_s_quadc0_adc2_data
 PORT rpoco8_testbench_v11_ADC_s_quadc0_adc3_data = rpoco8_testbench_v11_ADC_s_quadc0_adc3_data
 PORT rpoco8_testbench_v11_ADC_s_quadc0_sync = rpoco8_testbench_v11_ADC_s_quadc0_sync
 PORT rpoco8_testbench_v11_ADC_s_quadc0_valid = rpoco8_testbench_v11_ADC_s_quadc0_valid
 PORT rpoco8_testbench_v11_ADC_s_quadc1_adc0_data = rpoco8_testbench_v11_ADC_s_quadc1_adc0_data
 PORT rpoco8_testbench_v11_ADC_s_quadc1_adc1_data = rpoco8_testbench_v11_ADC_s_quadc1_adc1_data
 PORT rpoco8_testbench_v11_ADC_s_quadc1_adc2_data = rpoco8_testbench_v11_ADC_s_quadc1_adc2_data
 PORT rpoco8_testbench_v11_ADC_s_quadc1_adc3_data = rpoco8_testbench_v11_ADC_s_quadc1_adc3_data
 PORT rpoco8_testbench_v11_ADC_s_quadc1_sync = rpoco8_testbench_v11_ADC_s_quadc1_sync
 PORT rpoco8_testbench_v11_ADC_s_quadc1_valid = rpoco8_testbench_v11_ADC_s_quadc1_valid
 PORT rpoco8_testbench_v11_Sync_arm_user_data_out = rpoco8_testbench_v11_Sync_arm_user_data_out
 PORT rpoco8_testbench_v11_Sync_sync_pulse_user_data_out = rpoco8_testbench_v11_Sync_sync_pulse_user_data_out
 PORT rpoco8_testbench_v11_Sync_sync_sel_user_data_out = rpoco8_testbench_v11_Sync_sync_sel_user_data_out
 PORT rpoco8_testbench_v11_aa_real_data_out = rpoco8_testbench_v11_aa_real_data_out
 PORT rpoco8_testbench_v11_aa_real_addr = rpoco8_testbench_v11_aa_real_addr
 PORT rpoco8_testbench_v11_aa_real_data_in = rpoco8_testbench_v11_aa_real_data_in
 PORT rpoco8_testbench_v11_aa_real_we = rpoco8_testbench_v11_aa_real_we
 PORT rpoco8_testbench_v11_acc_length_user_data_out = rpoco8_testbench_v11_acc_length_user_data_out
 PORT rpoco8_testbench_v11_acc_num_user_data_in = rpoco8_testbench_v11_acc_num_user_data_in
 PORT rpoco8_testbench_v11_adc0_3_data_out = rpoco8_testbench_v11_adc0_3_data_out
 PORT rpoco8_testbench_v11_adc0_3_addr = rpoco8_testbench_v11_adc0_3_addr
 PORT rpoco8_testbench_v11_adc0_3_data_in = rpoco8_testbench_v11_adc0_3_data_in
 PORT rpoco8_testbench_v11_adc0_3_we = rpoco8_testbench_v11_adc0_3_we
 PORT rpoco8_testbench_v11_adc4_7_data_out = rpoco8_testbench_v11_adc4_7_data_out
 PORT rpoco8_testbench_v11_adc4_7_addr = rpoco8_testbench_v11_adc4_7_addr
 PORT rpoco8_testbench_v11_adc4_7_data_in = rpoco8_testbench_v11_adc4_7_data_in
 PORT rpoco8_testbench_v11_adc4_7_we = rpoco8_testbench_v11_adc4_7_we
 PORT rpoco8_testbench_v11_ctrl_sw_user_data_out = rpoco8_testbench_v11_ctrl_sw_user_data_out
 PORT rpoco8_testbench_v11_delay_delay_data_user_data_out = rpoco8_testbench_v11_delay_delay_data_user_data_out
 PORT rpoco8_testbench_v11_eq_coeff_user_data_out = rpoco8_testbench_v11_eq_coeff_user_data_out
 PORT rpoco8_testbench_v11_fft_pol02_imag_data_out = rpoco8_testbench_v11_fft_pol02_imag_data_out
 PORT rpoco8_testbench_v11_fft_pol02_imag_addr = rpoco8_testbench_v11_fft_pol02_imag_addr
 PORT rpoco8_testbench_v11_fft_pol02_imag_data_in = rpoco8_testbench_v11_fft_pol02_imag_data_in
 PORT rpoco8_testbench_v11_fft_pol02_imag_we = rpoco8_testbench_v11_fft_pol02_imag_we
 PORT rpoco8_testbench_v11_fft_pol02_real_data_out = rpoco8_testbench_v11_fft_pol02_real_data_out
 PORT rpoco8_testbench_v11_fft_pol02_real_addr = rpoco8_testbench_v11_fft_pol02_real_addr
 PORT rpoco8_testbench_v11_fft_pol02_real_data_in = rpoco8_testbench_v11_fft_pol02_real_data_in
 PORT rpoco8_testbench_v11_fft_pol02_real_we = rpoco8_testbench_v11_fft_pol02_real_we
 PORT rpoco8_testbench_v11_iadc0_3_data_out = rpoco8_testbench_v11_iadc0_3_data_out
 PORT rpoco8_testbench_v11_iadc0_3_addr = rpoco8_testbench_v11_iadc0_3_addr
 PORT rpoco8_testbench_v11_iadc0_3_data_in = rpoco8_testbench_v11_iadc0_3_data_in
 PORT rpoco8_testbench_v11_iadc0_3_we = rpoco8_testbench_v11_iadc0_3_we
 PORT rpoco8_testbench_v11_iadc4_7_data_out = rpoco8_testbench_v11_iadc4_7_data_out
 PORT rpoco8_testbench_v11_iadc4_7_addr = rpoco8_testbench_v11_iadc4_7_addr
 PORT rpoco8_testbench_v11_iadc4_7_data_in = rpoco8_testbench_v11_iadc4_7_data_in
 PORT rpoco8_testbench_v11_iadc4_7_we = rpoco8_testbench_v11_iadc4_7_we
 PORT rpoco8_testbench_v11_insel_insel_data_user_data_out = rpoco8_testbench_v11_insel_insel_data_user_data_out
 PORT rpoco8_testbench_v11_led_gateway = rpoco8_testbench_v11_led_gateway
 PORT rpoco8_testbench_v11_mux_sel_pfb_user_data_out = rpoco8_testbench_v11_mux_sel_pfb_user_data_out
 PORT rpoco8_testbench_v11_mux_sel_pfb_sync_user_data_out = rpoco8_testbench_v11_mux_sel_pfb_sync_user_data_out
 PORT rpoco8_testbench_v11_new_raw_capture_user_data_out = rpoco8_testbench_v11_new_raw_capture_user_data_out
 PORT rpoco8_testbench_v11_new_raw_capture_trig_user_data_out = rpoco8_testbench_v11_new_raw_capture_trig_user_data_out
 PORT rpoco8_testbench_v11_not_or_not_delay1_user_data_out = rpoco8_testbench_v11_not_or_not_delay1_user_data_out
 PORT rpoco8_testbench_v11_not_or_not_delay2_user_data_out = rpoco8_testbench_v11_not_or_not_delay2_user_data_out
 PORT rpoco8_testbench_v11_not_or_not_delay3_user_data_out = rpoco8_testbench_v11_not_or_not_delay3_user_data_out
 PORT rpoco8_testbench_v11_not_or_not_delay4_user_data_out = rpoco8_testbench_v11_not_or_not_delay4_user_data_out
 PORT rpoco8_testbench_v11_not_or_not_delay5_user_data_out = rpoco8_testbench_v11_not_or_not_delay5_user_data_out
 PORT rpoco8_testbench_v11_not_or_not_delay6_user_data_out = rpoco8_testbench_v11_not_or_not_delay6_user_data_out
 PORT rpoco8_testbench_v11_not_or_not_delay7_user_data_out = rpoco8_testbench_v11_not_or_not_delay7_user_data_out
 PORT rpoco8_testbench_v11_not_or_not_delay8_user_data_out = rpoco8_testbench_v11_not_or_not_delay8_user_data_out
 PORT rpoco8_testbench_v11_seed_seed_data_user_data_out = rpoco8_testbench_v11_seed_seed_data_user_data_out
 PORT rpoco8_testbench_v11_walsh_codes_data_out = rpoco8_testbench_v11_walsh_codes_data_out
 PORT rpoco8_testbench_v11_walsh_codes_addr = rpoco8_testbench_v11_walsh_codes_addr
 PORT rpoco8_testbench_v11_walsh_codes_data_in = rpoco8_testbench_v11_walsh_codes_data_in
 PORT rpoco8_testbench_v11_walsh_codes_we = rpoco8_testbench_v11_walsh_codes_we
 PORT rpoco8_testbench_v11_walsh_trig_sel_user_data_out = rpoco8_testbench_v11_walsh_trig_sel_user_data_out
 PORT rpoco8_testbench_v11_walsh_walsh1_gateway = rpoco8_testbench_v11_walsh_walsh1_gateway
 PORT rpoco8_testbench_v11_walsh_walsh2_gateway = rpoco8_testbench_v11_walsh_walsh2_gateway
 PORT rpoco8_testbench_v11_walsh_walsh3_gateway = rpoco8_testbench_v11_walsh_walsh3_gateway
 PORT rpoco8_testbench_v11_walsh_walsh4_gateway = rpoco8_testbench_v11_walsh_walsh4_gateway
 PORT rpoco8_testbench_v11_walsh_walsh5_gateway = rpoco8_testbench_v11_walsh_walsh5_gateway
 PORT rpoco8_testbench_v11_walsh_walsh6_gateway = rpoco8_testbench_v11_walsh_walsh6_gateway
 PORT rpoco8_testbench_v11_walsh_walsh7_gateway = rpoco8_testbench_v11_walsh_walsh7_gateway
 PORT rpoco8_testbench_v11_walsh_walsh8_gateway = rpoco8_testbench_v11_walsh_walsh8_gateway
 PORT rpoco8_testbench_v11_xengine8_muxed_aa_real_data_out = rpoco8_testbench_v11_xengine8_muxed_aa_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_aa_real_addr = rpoco8_testbench_v11_xengine8_muxed_aa_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_aa_real_data_in = rpoco8_testbench_v11_xengine8_muxed_aa_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_aa_real_we = rpoco8_testbench_v11_xengine8_muxed_aa_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_ab_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_ab_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_ab_imag_addr = rpoco8_testbench_v11_xengine8_muxed_ab_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_ab_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_ab_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_ab_imag_we = rpoco8_testbench_v11_xengine8_muxed_ab_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_ab_real_data_out = rpoco8_testbench_v11_xengine8_muxed_ab_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_ab_real_addr = rpoco8_testbench_v11_xengine8_muxed_ab_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_ab_real_data_in = rpoco8_testbench_v11_xengine8_muxed_ab_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_ab_real_we = rpoco8_testbench_v11_xengine8_muxed_ab_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_ac_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_ac_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_ac_imag_addr = rpoco8_testbench_v11_xengine8_muxed_ac_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_ac_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_ac_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_ac_imag_we = rpoco8_testbench_v11_xengine8_muxed_ac_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_ac_real_data_out = rpoco8_testbench_v11_xengine8_muxed_ac_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_ac_real_addr = rpoco8_testbench_v11_xengine8_muxed_ac_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_ac_real_data_in = rpoco8_testbench_v11_xengine8_muxed_ac_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_ac_real_we = rpoco8_testbench_v11_xengine8_muxed_ac_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_ad_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_ad_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_ad_imag_addr = rpoco8_testbench_v11_xengine8_muxed_ad_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_ad_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_ad_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_ad_imag_we = rpoco8_testbench_v11_xengine8_muxed_ad_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_ad_real_data_out = rpoco8_testbench_v11_xengine8_muxed_ad_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_ad_real_addr = rpoco8_testbench_v11_xengine8_muxed_ad_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_ad_real_data_in = rpoco8_testbench_v11_xengine8_muxed_ad_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_ad_real_we = rpoco8_testbench_v11_xengine8_muxed_ad_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_ae_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_ae_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_ae_imag_addr = rpoco8_testbench_v11_xengine8_muxed_ae_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_ae_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_ae_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_ae_imag_we = rpoco8_testbench_v11_xengine8_muxed_ae_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_ae_real_data_out = rpoco8_testbench_v11_xengine8_muxed_ae_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_ae_real_addr = rpoco8_testbench_v11_xengine8_muxed_ae_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_ae_real_data_in = rpoco8_testbench_v11_xengine8_muxed_ae_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_ae_real_we = rpoco8_testbench_v11_xengine8_muxed_ae_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_af_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_af_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_af_imag_addr = rpoco8_testbench_v11_xengine8_muxed_af_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_af_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_af_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_af_imag_we = rpoco8_testbench_v11_xengine8_muxed_af_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_af_real_data_out = rpoco8_testbench_v11_xengine8_muxed_af_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_af_real_addr = rpoco8_testbench_v11_xengine8_muxed_af_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_af_real_data_in = rpoco8_testbench_v11_xengine8_muxed_af_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_af_real_we = rpoco8_testbench_v11_xengine8_muxed_af_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_bb_real_data_out = rpoco8_testbench_v11_xengine8_muxed_bb_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_bb_real_addr = rpoco8_testbench_v11_xengine8_muxed_bb_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_bb_real_data_in = rpoco8_testbench_v11_xengine8_muxed_bb_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_bb_real_we = rpoco8_testbench_v11_xengine8_muxed_bb_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_bc_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_bc_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_bc_imag_addr = rpoco8_testbench_v11_xengine8_muxed_bc_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_bc_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_bc_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_bc_imag_we = rpoco8_testbench_v11_xengine8_muxed_bc_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_bc_real_data_out = rpoco8_testbench_v11_xengine8_muxed_bc_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_bc_real_addr = rpoco8_testbench_v11_xengine8_muxed_bc_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_bc_real_data_in = rpoco8_testbench_v11_xengine8_muxed_bc_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_bc_real_we = rpoco8_testbench_v11_xengine8_muxed_bc_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_bd_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_bd_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_bd_imag_addr = rpoco8_testbench_v11_xengine8_muxed_bd_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_bd_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_bd_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_bd_imag_we = rpoco8_testbench_v11_xengine8_muxed_bd_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_bd_real_data_out = rpoco8_testbench_v11_xengine8_muxed_bd_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_bd_real_addr = rpoco8_testbench_v11_xengine8_muxed_bd_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_bd_real_data_in = rpoco8_testbench_v11_xengine8_muxed_bd_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_bd_real_we = rpoco8_testbench_v11_xengine8_muxed_bd_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_be_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_be_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_be_imag_addr = rpoco8_testbench_v11_xengine8_muxed_be_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_be_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_be_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_be_imag_we = rpoco8_testbench_v11_xengine8_muxed_be_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_be_real_data_out = rpoco8_testbench_v11_xengine8_muxed_be_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_be_real_addr = rpoco8_testbench_v11_xengine8_muxed_be_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_be_real_data_in = rpoco8_testbench_v11_xengine8_muxed_be_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_be_real_we = rpoco8_testbench_v11_xengine8_muxed_be_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_bf_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_bf_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_bf_imag_addr = rpoco8_testbench_v11_xengine8_muxed_bf_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_bf_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_bf_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_bf_imag_we = rpoco8_testbench_v11_xengine8_muxed_bf_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_bf_real_data_out = rpoco8_testbench_v11_xengine8_muxed_bf_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_bf_real_addr = rpoco8_testbench_v11_xengine8_muxed_bf_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_bf_real_data_in = rpoco8_testbench_v11_xengine8_muxed_bf_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_bf_real_we = rpoco8_testbench_v11_xengine8_muxed_bf_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_cc_real_data_out = rpoco8_testbench_v11_xengine8_muxed_cc_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_cc_real_addr = rpoco8_testbench_v11_xengine8_muxed_cc_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_cc_real_data_in = rpoco8_testbench_v11_xengine8_muxed_cc_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_cc_real_we = rpoco8_testbench_v11_xengine8_muxed_cc_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_cd_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_cd_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_cd_imag_addr = rpoco8_testbench_v11_xengine8_muxed_cd_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_cd_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_cd_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_cd_imag_we = rpoco8_testbench_v11_xengine8_muxed_cd_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_cd_real_data_out = rpoco8_testbench_v11_xengine8_muxed_cd_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_cd_real_addr = rpoco8_testbench_v11_xengine8_muxed_cd_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_cd_real_data_in = rpoco8_testbench_v11_xengine8_muxed_cd_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_cd_real_we = rpoco8_testbench_v11_xengine8_muxed_cd_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_cg_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_cg_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_cg_imag_addr = rpoco8_testbench_v11_xengine8_muxed_cg_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_cg_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_cg_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_cg_imag_we = rpoco8_testbench_v11_xengine8_muxed_cg_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_cg_real_data_out = rpoco8_testbench_v11_xengine8_muxed_cg_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_cg_real_addr = rpoco8_testbench_v11_xengine8_muxed_cg_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_cg_real_data_in = rpoco8_testbench_v11_xengine8_muxed_cg_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_cg_real_we = rpoco8_testbench_v11_xengine8_muxed_cg_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_ch_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_ch_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_ch_imag_addr = rpoco8_testbench_v11_xengine8_muxed_ch_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_ch_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_ch_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_ch_imag_we = rpoco8_testbench_v11_xengine8_muxed_ch_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_ch_real_data_out = rpoco8_testbench_v11_xengine8_muxed_ch_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_ch_real_addr = rpoco8_testbench_v11_xengine8_muxed_ch_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_ch_real_data_in = rpoco8_testbench_v11_xengine8_muxed_ch_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_ch_real_we = rpoco8_testbench_v11_xengine8_muxed_ch_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_dd_real_data_out = rpoco8_testbench_v11_xengine8_muxed_dd_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_dd_real_addr = rpoco8_testbench_v11_xengine8_muxed_dd_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_dd_real_data_in = rpoco8_testbench_v11_xengine8_muxed_dd_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_dd_real_we = rpoco8_testbench_v11_xengine8_muxed_dd_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_dg_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_dg_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_dg_imag_addr = rpoco8_testbench_v11_xengine8_muxed_dg_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_dg_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_dg_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_dg_imag_we = rpoco8_testbench_v11_xengine8_muxed_dg_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_dg_real_data_out = rpoco8_testbench_v11_xengine8_muxed_dg_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_dg_real_addr = rpoco8_testbench_v11_xengine8_muxed_dg_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_dg_real_data_in = rpoco8_testbench_v11_xengine8_muxed_dg_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_dg_real_we = rpoco8_testbench_v11_xengine8_muxed_dg_real_we
 PORT rpoco8_testbench_v11_xengine8_muxed_dh_imag_data_out = rpoco8_testbench_v11_xengine8_muxed_dh_imag_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_dh_imag_addr = rpoco8_testbench_v11_xengine8_muxed_dh_imag_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_dh_imag_data_in = rpoco8_testbench_v11_xengine8_muxed_dh_imag_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_dh_imag_we = rpoco8_testbench_v11_xengine8_muxed_dh_imag_we
 PORT rpoco8_testbench_v11_xengine8_muxed_dh_real_data_out = rpoco8_testbench_v11_xengine8_muxed_dh_real_data_out
 PORT rpoco8_testbench_v11_xengine8_muxed_dh_real_addr = rpoco8_testbench_v11_xengine8_muxed_dh_real_addr
 PORT rpoco8_testbench_v11_xengine8_muxed_dh_real_data_in = rpoco8_testbench_v11_xengine8_muxed_dh_real_data_in
 PORT rpoco8_testbench_v11_xengine8_muxed_dh_real_we = rpoco8_testbench_v11_xengine8_muxed_dh_real_we
END

############################
# Simulink interfaces      #
############################

# rpoco8_testbench_v11/XSG core config


# rpoco8_testbench_v11/ADC's/quadc0
BEGIN quadc_interface
 PARAMETER INSTANCE = rpoco8_testbench_v11_ADC_s_quadc0
 PARAMETER HW_VER = 1.00.a
 PARAMETER CLK_FREQ = 200
 PORT adc0_data = rpoco8_testbench_v11_ADC_s_quadc0_adc0_data
 PORT adc1_data = rpoco8_testbench_v11_ADC_s_quadc0_adc1_data
 PORT adc2_data = rpoco8_testbench_v11_ADC_s_quadc0_adc2_data
 PORT adc3_data = rpoco8_testbench_v11_ADC_s_quadc0_adc3_data
 PORT sync = rpoco8_testbench_v11_ADC_s_quadc0_sync
 PORT valid = rpoco8_testbench_v11_ADC_s_quadc0_valid
 PORT adc0_clk_in_p = quadc0_adc0_clk_in_p
 PORT adc1_clk_in_p = quadc0_adc1_clk_in_p
 PORT adc2_clk_in_p = quadc0_adc2_clk_in_p
 PORT adc3_clk_in_p = quadc0_adc3_clk_in_p
 PORT adc0_data_in_p = quadc0_adc0_data_in_p
 PORT adc1_data_in_p = quadc0_adc1_data_in_p
 PORT adc2_data_in_p = quadc0_adc2_data_in_p
 PORT adc3_data_in_p = quadc0_adc3_data_in_p
 PORT adc0_clk_in_n = quadc0_adc0_clk_in_n
 PORT adc1_clk_in_n = quadc0_adc1_clk_in_n
 PORT adc2_clk_in_n = quadc0_adc2_clk_in_n
 PORT adc3_clk_in_n = quadc0_adc3_clk_in_n
 PORT adc0_data_in_n = quadc0_adc0_data_in_n
 PORT adc1_data_in_n = quadc0_adc1_data_in_n
 PORT adc2_data_in_n = quadc0_adc2_data_in_n
 PORT adc3_data_in_n = quadc0_adc3_data_in_n
 PORT sync_in_p = quadc0_sync_in_p
 PORT sync_in_n = quadc0_sync_in_n
 PORT user_clk = adc0_clk
 PORT dcm_reset = net_gnd
 PORT reset = net_gnd
 PORT adc0_clk = adc0_clk
 PORT adc1_clk = quadc0_0_adc1_clk
 PORT adc2_clk = quadc0_0_adc2_clk
 PORT adc3_clk = quadc0_0_adc3_clk
 PORT adc0_clk90 = adc0_clk90
END
PORT quadc0_adc0_clk_in_p = quadc0_adc0_clk_in_p, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc0_adc1_clk_in_p = quadc0_adc1_clk_in_p, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc0_adc2_clk_in_p = quadc0_adc2_clk_in_p, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc0_adc3_clk_in_p = quadc0_adc3_clk_in_p, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc0_adc0_data_in_p = quadc0_adc0_data_in_p, DIR = in, VEC = [7:0]
PORT quadc0_adc1_data_in_p = quadc0_adc1_data_in_p, DIR = in, VEC = [7:0]
PORT quadc0_adc2_data_in_p = quadc0_adc2_data_in_p, DIR = in, VEC = [7:0]
PORT quadc0_adc3_data_in_p = quadc0_adc3_data_in_p, DIR = in, VEC = [7:0]
PORT quadc0_adc0_clk_in_n = quadc0_adc0_clk_in_n, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc0_adc1_clk_in_n = quadc0_adc1_clk_in_n, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc0_adc2_clk_in_n = quadc0_adc2_clk_in_n, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc0_adc3_clk_in_n = quadc0_adc3_clk_in_n, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc0_adc0_data_in_n = quadc0_adc0_data_in_n, DIR = in, VEC = [7:0]
PORT quadc0_adc1_data_in_n = quadc0_adc1_data_in_n, DIR = in, VEC = [7:0]
PORT quadc0_adc2_data_in_n = quadc0_adc2_data_in_n, DIR = in, VEC = [7:0]
PORT quadc0_adc3_data_in_n = quadc0_adc3_data_in_n, DIR = in, VEC = [7:0]
PORT quadc0_sync_in_p = quadc0_sync_in_p, DIR = in
PORT quadc0_sync_in_n = quadc0_sync_in_n, DIR = in

# rpoco8_testbench_v11/ADC's/quadc1
BEGIN quadc_interface
 PARAMETER INSTANCE = rpoco8_testbench_v11_ADC_s_quadc1
 PARAMETER HW_VER = 1.00.a
 PARAMETER CLK_FREQ = 200
 PORT adc0_data = rpoco8_testbench_v11_ADC_s_quadc1_adc0_data
 PORT adc1_data = rpoco8_testbench_v11_ADC_s_quadc1_adc1_data
 PORT adc2_data = rpoco8_testbench_v11_ADC_s_quadc1_adc2_data
 PORT adc3_data = rpoco8_testbench_v11_ADC_s_quadc1_adc3_data
 PORT sync = rpoco8_testbench_v11_ADC_s_quadc1_sync
 PORT valid = rpoco8_testbench_v11_ADC_s_quadc1_valid
 PORT adc0_clk_in_p = quadc1_adc0_clk_in_p
 PORT adc1_clk_in_p = quadc1_adc1_clk_in_p
 PORT adc2_clk_in_p = quadc1_adc2_clk_in_p
 PORT adc3_clk_in_p = quadc1_adc3_clk_in_p
 PORT adc0_data_in_p = quadc1_adc0_data_in_p
 PORT adc1_data_in_p = quadc1_adc1_data_in_p
 PORT adc2_data_in_p = quadc1_adc2_data_in_p
 PORT adc3_data_in_p = quadc1_adc3_data_in_p
 PORT adc0_clk_in_n = quadc1_adc0_clk_in_n
 PORT adc1_clk_in_n = quadc1_adc1_clk_in_n
 PORT adc2_clk_in_n = quadc1_adc2_clk_in_n
 PORT adc3_clk_in_n = quadc1_adc3_clk_in_n
 PORT adc0_data_in_n = quadc1_adc0_data_in_n
 PORT adc1_data_in_n = quadc1_adc1_data_in_n
 PORT adc2_data_in_n = quadc1_adc2_data_in_n
 PORT adc3_data_in_n = quadc1_adc3_data_in_n
 PORT sync_in_p = quadc1_sync_in_p
 PORT sync_in_n = quadc1_sync_in_n
 PORT user_clk = adc0_clk
 PORT dcm_reset = net_gnd
 PORT reset = net_gnd
 PORT adc0_clk = adc1_clk
 PORT adc1_clk = quadc0_1_adc1_clk
 PORT adc2_clk = quadc0_1_adc2_clk
 PORT adc3_clk = quadc0_1_adc3_clk
 PORT adc0_clk90 = adc1_clk90
END
PORT quadc1_adc0_clk_in_p = quadc1_adc0_clk_in_p, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc1_adc1_clk_in_p = quadc1_adc1_clk_in_p, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc1_adc2_clk_in_p = quadc1_adc2_clk_in_p, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc1_adc3_clk_in_p = quadc1_adc3_clk_in_p, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc1_adc0_data_in_p = quadc1_adc0_data_in_p, DIR = in, VEC = [7:0]
PORT quadc1_adc1_data_in_p = quadc1_adc1_data_in_p, DIR = in, VEC = [7:0]
PORT quadc1_adc2_data_in_p = quadc1_adc2_data_in_p, DIR = in, VEC = [7:0]
PORT quadc1_adc3_data_in_p = quadc1_adc3_data_in_p, DIR = in, VEC = [7:0]
PORT quadc1_adc0_clk_in_n = quadc1_adc0_clk_in_n, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc1_adc1_clk_in_n = quadc1_adc1_clk_in_n, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc1_adc2_clk_in_n = quadc1_adc2_clk_in_n, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc1_adc3_clk_in_n = quadc1_adc3_clk_in_n, DIR = in, SIGIS = CLK, CLK_FREQ = 200000000
PORT quadc1_adc0_data_in_n = quadc1_adc0_data_in_n, DIR = in, VEC = [7:0]
PORT quadc1_adc1_data_in_n = quadc1_adc1_data_in_n, DIR = in, VEC = [7:0]
PORT quadc1_adc2_data_in_n = quadc1_adc2_data_in_n, DIR = in, VEC = [7:0]
PORT quadc1_adc3_data_in_n = quadc1_adc3_data_in_n, DIR = in, VEC = [7:0]
PORT quadc1_sync_in_p = quadc1_sync_in_p, DIR = in
PORT quadc1_sync_in_n = quadc1_sync_in_n, DIR = in

# rpoco8_testbench_v11/Sync/arm
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_Sync_arm
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000000
 PARAMETER C_HIGHADDR = 0x010000FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_Sync_arm_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/Sync/sync_pulse
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_Sync_sync_pulse
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000100
 PARAMETER C_HIGHADDR = 0x010001FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_Sync_sync_pulse_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/Sync/sync_sel
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_Sync_sync_sel
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000200
 PARAMETER C_HIGHADDR = 0x010002FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_Sync_sync_sel_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/aa/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_aa_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_aa_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_aa_real_addr    
 PORT data_in  = rpoco8_testbench_v11_aa_real_data_in 
 PORT data_out = rpoco8_testbench_v11_aa_real_data_out
 PORT we       = rpoco8_testbench_v11_aa_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_aa_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_aa_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_aa_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_aa_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01002000
 PARAMETER C_HIGHADDR = 0x01003FFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_aa_real_ramblk_portb
END


# rpoco8_testbench_v11/acc_length
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_acc_length
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01004000
 PARAMETER C_HIGHADDR = 0x010040FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_acc_length_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/acc_num
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = rpoco8_testbench_v11_acc_num
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01004100
 PARAMETER C_HIGHADDR = 0x010041FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = rpoco8_testbench_v11_acc_num_user_data_in
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/adc0_3
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_adc0_3_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_adc0_3_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_adc0_3_addr    
 PORT data_in  = rpoco8_testbench_v11_adc0_3_data_in 
 PORT data_out = rpoco8_testbench_v11_adc0_3_data_out
 PORT we       = rpoco8_testbench_v11_adc0_3_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_adc0_3_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_adc0_3_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_adc0_3_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_adc0_3
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01006000
 PARAMETER C_HIGHADDR = 0x01007FFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_adc0_3_ramblk_portb
END


# rpoco8_testbench_v11/adc4_7
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_adc4_7_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_adc4_7_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_adc4_7_addr    
 PORT data_in  = rpoco8_testbench_v11_adc4_7_data_in 
 PORT data_out = rpoco8_testbench_v11_adc4_7_data_out
 PORT we       = rpoco8_testbench_v11_adc4_7_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_adc4_7_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_adc4_7_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_adc4_7_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_adc4_7
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01008000
 PARAMETER C_HIGHADDR = 0x01009FFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_adc4_7_ramblk_portb
END


# rpoco8_testbench_v11/ctrl_sw
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_ctrl_sw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x0100A000
 PARAMETER C_HIGHADDR = 0x0100A0FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_ctrl_sw_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/delay/delay_data
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_delay_delay_data
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x0100A100
 PARAMETER C_HIGHADDR = 0x0100A1FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_delay_delay_data_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/eq_coeff
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_eq_coeff
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x0100A200
 PARAMETER C_HIGHADDR = 0x0100A2FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_eq_coeff_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/fft_pol02_imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_fft_pol02_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_fft_pol02_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_fft_pol02_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_fft_pol02_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_fft_pol02_imag_data_out
 PORT we       = rpoco8_testbench_v11_fft_pol02_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_fft_pol02_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_fft_pol02_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_fft_pol02_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_fft_pol02_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x0100C000
 PARAMETER C_HIGHADDR = 0x0100DFFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_fft_pol02_imag_ramblk_portb
END


# rpoco8_testbench_v11/fft_pol02_real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_fft_pol02_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_fft_pol02_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_fft_pol02_real_addr    
 PORT data_in  = rpoco8_testbench_v11_fft_pol02_real_data_in 
 PORT data_out = rpoco8_testbench_v11_fft_pol02_real_data_out
 PORT we       = rpoco8_testbench_v11_fft_pol02_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_fft_pol02_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_fft_pol02_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_fft_pol02_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_fft_pol02_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x0100E000
 PARAMETER C_HIGHADDR = 0x0100FFFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_fft_pol02_real_ramblk_portb
END


# rpoco8_testbench_v11/iadc0_3
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_iadc0_3_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_iadc0_3_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_iadc0_3_addr    
 PORT data_in  = rpoco8_testbench_v11_iadc0_3_data_in 
 PORT data_out = rpoco8_testbench_v11_iadc0_3_data_out
 PORT we       = rpoco8_testbench_v11_iadc0_3_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_iadc0_3_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_iadc0_3_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_iadc0_3_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_iadc0_3
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01010000
 PARAMETER C_HIGHADDR = 0x01011FFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_iadc0_3_ramblk_portb
END


# rpoco8_testbench_v11/iadc4_7
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_iadc4_7_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_iadc4_7_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_iadc4_7_addr    
 PORT data_in  = rpoco8_testbench_v11_iadc4_7_data_in 
 PORT data_out = rpoco8_testbench_v11_iadc4_7_data_out
 PORT we       = rpoco8_testbench_v11_iadc4_7_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_iadc4_7_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_iadc4_7_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_iadc4_7_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_iadc4_7
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01012000
 PARAMETER C_HIGHADDR = 0x01013FFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_iadc4_7_ramblk_portb
END


# rpoco8_testbench_v11/insel/insel_data
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_insel_insel_data
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014000
 PARAMETER C_HIGHADDR = 0x010140FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_insel_insel_data_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/led
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = rpoco8_testbench_v11_led
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = rpoco8_testbench_v11_led_gateway
 PORT io_pad = rpoco8_testbench_v11_led_ext
 PORT clk = adc0_clk
 PORT clk90 = adc0_clk90
END
PORT rpoco8_testbench_v11_led_ext = rpoco8_testbench_v11_led_ext, DIR = out, VEC = [0:0]

# rpoco8_testbench_v11/mux_sel_pfb
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_mux_sel_pfb
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014100
 PARAMETER C_HIGHADDR = 0x010141FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_mux_sel_pfb_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/mux_sel_pfb_sync
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_mux_sel_pfb_sync
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014200
 PARAMETER C_HIGHADDR = 0x010142FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_mux_sel_pfb_sync_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/new_raw_capture
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_new_raw_capture
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014300
 PARAMETER C_HIGHADDR = 0x010143FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_new_raw_capture_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/new_raw_capture_trig
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_new_raw_capture_trig
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014400
 PARAMETER C_HIGHADDR = 0x010144FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_new_raw_capture_trig_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/not or not/delay1
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_not_or_not_delay1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014500
 PARAMETER C_HIGHADDR = 0x010145FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_not_or_not_delay1_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/not or not/delay2
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_not_or_not_delay2
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014600
 PARAMETER C_HIGHADDR = 0x010146FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_not_or_not_delay2_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/not or not/delay3
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_not_or_not_delay3
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014700
 PARAMETER C_HIGHADDR = 0x010147FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_not_or_not_delay3_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/not or not/delay4
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_not_or_not_delay4
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014800
 PARAMETER C_HIGHADDR = 0x010148FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_not_or_not_delay4_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/not or not/delay5
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_not_or_not_delay5
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014900
 PARAMETER C_HIGHADDR = 0x010149FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_not_or_not_delay5_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/not or not/delay6
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_not_or_not_delay6
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014A00
 PARAMETER C_HIGHADDR = 0x01014AFF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_not_or_not_delay6_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/not or not/delay7
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_not_or_not_delay7
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014B00
 PARAMETER C_HIGHADDR = 0x01014BFF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_not_or_not_delay7_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/not or not/delay8
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_not_or_not_delay8
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014C00
 PARAMETER C_HIGHADDR = 0x01014CFF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_not_or_not_delay8_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/seed/seed_data
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_seed_seed_data
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01014D00
 PARAMETER C_HIGHADDR = 0x01014DFF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_seed_seed_data_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/walsh/_codes
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_walsh_codes_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_walsh_codes_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_walsh_codes_addr    
 PORT data_in  = rpoco8_testbench_v11_walsh_codes_data_in 
 PORT data_out = rpoco8_testbench_v11_walsh_codes_data_out
 PORT we       = rpoco8_testbench_v11_walsh_codes_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_walsh_codes_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_walsh_codes_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_walsh_codes_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_walsh_codes
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01016000
 PARAMETER C_HIGHADDR = 0x01017FFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_walsh_codes_ramblk_portb
END


# rpoco8_testbench_v11/walsh/trig_sel
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = rpoco8_testbench_v11_walsh_trig_sel
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01080000
 PARAMETER C_HIGHADDR = 0x010800FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_out = rpoco8_testbench_v11_walsh_trig_sel_user_data_out
 PORT user_clk = adc0_clk
END

# rpoco8_testbench_v11/walsh/walsh1
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = rpoco8_testbench_v11_walsh_walsh1
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = rpoco8_testbench_v11_walsh_walsh1_gateway
 PORT io_pad = rpoco8_testbench_v11_walsh_walsh1_ext
 PORT clk = adc0_clk
 PORT clk90 = adc0_clk90
END
PORT rpoco8_testbench_v11_walsh_walsh1_ext = rpoco8_testbench_v11_walsh_walsh1_ext, DIR = out, VEC = [0:0]

# rpoco8_testbench_v11/walsh/walsh2
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = rpoco8_testbench_v11_walsh_walsh2
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = rpoco8_testbench_v11_walsh_walsh2_gateway
 PORT io_pad = rpoco8_testbench_v11_walsh_walsh2_ext
 PORT clk = adc0_clk
 PORT clk90 = adc0_clk90
END
PORT rpoco8_testbench_v11_walsh_walsh2_ext = rpoco8_testbench_v11_walsh_walsh2_ext, DIR = out, VEC = [0:0]

# rpoco8_testbench_v11/walsh/walsh3
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = rpoco8_testbench_v11_walsh_walsh3
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = rpoco8_testbench_v11_walsh_walsh3_gateway
 PORT io_pad = rpoco8_testbench_v11_walsh_walsh3_ext
 PORT clk = adc0_clk
 PORT clk90 = adc0_clk90
END
PORT rpoco8_testbench_v11_walsh_walsh3_ext = rpoco8_testbench_v11_walsh_walsh3_ext, DIR = out, VEC = [0:0]

# rpoco8_testbench_v11/walsh/walsh4
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = rpoco8_testbench_v11_walsh_walsh4
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = rpoco8_testbench_v11_walsh_walsh4_gateway
 PORT io_pad = rpoco8_testbench_v11_walsh_walsh4_ext
 PORT clk = adc0_clk
 PORT clk90 = adc0_clk90
END
PORT rpoco8_testbench_v11_walsh_walsh4_ext = rpoco8_testbench_v11_walsh_walsh4_ext, DIR = out, VEC = [0:0]

# rpoco8_testbench_v11/walsh/walsh5
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = rpoco8_testbench_v11_walsh_walsh5
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = rpoco8_testbench_v11_walsh_walsh5_gateway
 PORT io_pad = rpoco8_testbench_v11_walsh_walsh5_ext
 PORT clk = adc0_clk
 PORT clk90 = adc0_clk90
END
PORT rpoco8_testbench_v11_walsh_walsh5_ext = rpoco8_testbench_v11_walsh_walsh5_ext, DIR = out, VEC = [0:0]

# rpoco8_testbench_v11/walsh/walsh6
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = rpoco8_testbench_v11_walsh_walsh6
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = rpoco8_testbench_v11_walsh_walsh6_gateway
 PORT io_pad = rpoco8_testbench_v11_walsh_walsh6_ext
 PORT clk = adc0_clk
 PORT clk90 = adc0_clk90
END
PORT rpoco8_testbench_v11_walsh_walsh6_ext = rpoco8_testbench_v11_walsh_walsh6_ext, DIR = out, VEC = [0:0]

# rpoco8_testbench_v11/walsh/walsh7
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = rpoco8_testbench_v11_walsh_walsh7
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = rpoco8_testbench_v11_walsh_walsh7_gateway
 PORT io_pad = rpoco8_testbench_v11_walsh_walsh7_ext
 PORT clk = adc0_clk
 PORT clk90 = adc0_clk90
END
PORT rpoco8_testbench_v11_walsh_walsh7_ext = rpoco8_testbench_v11_walsh_walsh7_ext, DIR = out, VEC = [0:0]

# rpoco8_testbench_v11/walsh/walsh8
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = rpoco8_testbench_v11_walsh_walsh8
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = rpoco8_testbench_v11_walsh_walsh8_gateway
 PORT io_pad = rpoco8_testbench_v11_walsh_walsh8_ext
 PORT clk = adc0_clk
 PORT clk90 = adc0_clk90
END
PORT rpoco8_testbench_v11_walsh_walsh8_ext = rpoco8_testbench_v11_walsh_walsh8_ext, DIR = out, VEC = [0:0]

# rpoco8_testbench_v11/xengine8_muxed/aa/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_aa_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_aa_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_aa_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_aa_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_aa_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_aa_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01082000
 PARAMETER C_HIGHADDR = 0x01083FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/ab/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_ab_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_ab_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_ab_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_ab_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ab_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01084000
 PARAMETER C_HIGHADDR = 0x01085FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/ab/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ab_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_ab_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_ab_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_ab_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_ab_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ab_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01086000
 PARAMETER C_HIGHADDR = 0x01087FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/ac/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_ac_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_ac_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_ac_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_ac_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ac_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01088000
 PARAMETER C_HIGHADDR = 0x01089FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/ac/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ac_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_ac_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_ac_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_ac_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_ac_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ac_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x0108A000
 PARAMETER C_HIGHADDR = 0x0108BFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/ad/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_ad_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_ad_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_ad_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_ad_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ad_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x0108C000
 PARAMETER C_HIGHADDR = 0x0108DFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/ad/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ad_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_ad_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_ad_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_ad_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_ad_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ad_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x0108E000
 PARAMETER C_HIGHADDR = 0x0108FFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/ae/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_ae_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_ae_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_ae_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_ae_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ae_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01090000
 PARAMETER C_HIGHADDR = 0x01091FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/ae/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ae_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_ae_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_ae_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_ae_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_ae_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ae_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01092000
 PARAMETER C_HIGHADDR = 0x01093FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/af/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_af_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_af_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_af_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_af_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_af_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_af_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01094000
 PARAMETER C_HIGHADDR = 0x01095FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/af/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_af_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_af_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_af_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_af_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_af_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_af_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01096000
 PARAMETER C_HIGHADDR = 0x01097FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/bb/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bb_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_bb_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_bb_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_bb_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_bb_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bb_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01098000
 PARAMETER C_HIGHADDR = 0x01099FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/bc/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_bc_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_bc_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_bc_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_bc_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bc_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x0109A000
 PARAMETER C_HIGHADDR = 0x0109BFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/bc/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bc_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_bc_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_bc_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_bc_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_bc_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bc_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x0109C000
 PARAMETER C_HIGHADDR = 0x0109DFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/bd/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_bd_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_bd_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_bd_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_bd_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bd_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x0109E000
 PARAMETER C_HIGHADDR = 0x0109FFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/bd/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bd_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_bd_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_bd_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_bd_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_bd_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bd_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010A0000
 PARAMETER C_HIGHADDR = 0x010A1FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/be/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_be_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_be_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_be_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_be_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_be_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_be_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010A2000
 PARAMETER C_HIGHADDR = 0x010A3FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/be/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_be_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_be_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_be_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_be_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_be_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_be_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010A4000
 PARAMETER C_HIGHADDR = 0x010A5FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/bf/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_bf_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_bf_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_bf_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_bf_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bf_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010A6000
 PARAMETER C_HIGHADDR = 0x010A7FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/bf/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bf_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_bf_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_bf_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_bf_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_bf_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_bf_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010A8000
 PARAMETER C_HIGHADDR = 0x010A9FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/cc/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cc_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_cc_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_cc_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_cc_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_cc_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cc_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010AA000
 PARAMETER C_HIGHADDR = 0x010ABFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/cd/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_cd_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_cd_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_cd_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_cd_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cd_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010AC000
 PARAMETER C_HIGHADDR = 0x010ADFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/cd/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cd_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_cd_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_cd_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_cd_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_cd_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cd_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010AE000
 PARAMETER C_HIGHADDR = 0x010AFFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/cg/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_cg_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_cg_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_cg_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_cg_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cg_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010B0000
 PARAMETER C_HIGHADDR = 0x010B1FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/cg/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cg_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_cg_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_cg_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_cg_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_cg_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_cg_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010B2000
 PARAMETER C_HIGHADDR = 0x010B3FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/ch/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_ch_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_ch_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_ch_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_ch_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ch_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010B4000
 PARAMETER C_HIGHADDR = 0x010B5FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/ch/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ch_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_ch_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_ch_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_ch_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_ch_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_ch_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010B6000
 PARAMETER C_HIGHADDR = 0x010B7FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/dd/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dd_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_dd_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_dd_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_dd_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_dd_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dd_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010B8000
 PARAMETER C_HIGHADDR = 0x010B9FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/dg/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_dg_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_dg_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_dg_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_dg_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dg_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010BA000
 PARAMETER C_HIGHADDR = 0x010BBFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/dg/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dg_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_dg_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_dg_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_dg_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_dg_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dg_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010BC000
 PARAMETER C_HIGHADDR = 0x010BDFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/dh/imag
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_dh_imag_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_dh_imag_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_dh_imag_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_dh_imag_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dh_imag
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010BE000
 PARAMETER C_HIGHADDR = 0x010BFFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk_portb
END


# rpoco8_testbench_v11/xengine8_muxed/dh/real
BEGIN bram_if
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dh_real_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 11
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk_porta
 PORT clk_in   = adc0_clk
 PORT addr     = rpoco8_testbench_v11_xengine8_muxed_dh_real_addr    
 PORT data_in  = rpoco8_testbench_v11_xengine8_muxed_dh_real_data_in 
 PORT data_out = rpoco8_testbench_v11_xengine8_muxed_dh_real_data_out
 PORT we       = rpoco8_testbench_v11_xengine8_muxed_dh_real_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk_porta
 BUS_INTERFACE PORTB = rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = rpoco8_testbench_v11_xengine8_muxed_dh_real
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010C0000
 PARAMETER C_HIGHADDR = 0x010C1FFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk_portb
END


# OPB to OPB bridge added at 0x1080000
BEGIN opb_v20
 PARAMETER INSTANCE = opb1
 PARAMETER HW_VER = 1.10.c
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT SYS_Rst = sys_reset
 PORT OPB_Clk = epb_clk
END

BEGIN opb_opb_lite
 PARAMETER INSTANCE = opb2opb_bridge_opb1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_DECODES  = 1
 PARAMETER C_DEC0_BASEADDR = 0x01080000
 PARAMETER C_DEC0_HIGHADDR = 0x010FFFFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE MOPB = opb1
 PORT MOPB_Clk = epb_clk
 PORT SOPB_Clk = epb_clk
END

