NDS Database:  version P.20131013

NDS_INFO | xbr | 2C256144 | XC2C256-7-TQ144

DEVICE | 2C256 | 2C256144 | 

NETWORK | Main | 0 | 0 | 1073758214 | 0

MACROCELL_INSTANCE | Latch+PrldLow | BUSY_MC | Main_COPY_0_COPY_0 | 1088 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5406 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5411 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 5551 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<3> | 5556 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/6 | 5561 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | BUSY_MC.Q | 5562 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | BUSY_MC.UIM | 5550 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | BUSY_MC.SI | BUSY_MC | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5406 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5411 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 5551 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<3> | 5556 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BUSY_MC.D1 | 5404 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BUSY_MC.D2 | 5403 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | BUSY_MC.CLKF | 5405 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3>

SRFF_INSTANCE | BUSY_MC.REG | BUSY_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BUSY_MC.D | 5402 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | BUSY_MC.CLKF | 5405 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3>
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
SIGNAL | NODE | FOOBAR2__ctinst/6 | 5561 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BUSY_MC.Q | 5549 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | TX_CIRCUIT/count<0>_MC | Main_COPY_0_COPY_0 | 5376 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5406 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5411 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 5551 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<3> | 5556 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5416 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 5539 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/count<0> | 5406 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/count<0>_MC.SI | TX_CIRCUIT/count<0>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5406 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5411 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 5551 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<3> | 5556 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/count<0>_MC.D1 | 5409 | ? | 0 | 0 | TX_CIRCUIT/count<0>_MC | NULL | NULL | TX_CIRCUIT/count<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/count<0>_MC.D2 | 5410 | ? | 0 | 0 | TX_CIRCUIT/count<0>_MC | NULL | NULL | TX_CIRCUIT/count<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/count<0>_MC.REG | TX_CIRCUIT/count<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/count<0>_MC.D | 5408 | ? | 0 | 0 | TX_CIRCUIT/count<0>_MC | NULL | NULL | TX_CIRCUIT/count<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5416 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 5539 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/count<0>_MC.Q | 5407 | ? | 0 | 0 | TX_CIRCUIT/count<0>_MC | NULL | NULL | TX_CIRCUIT/count<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | TX_CIRCUIT/count<1>_MC | Main_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5406 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5416 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 5539 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/count<1> | 5411 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/count<1>_MC.SI | TX_CIRCUIT/count<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5406 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/count<1>_MC.D1 | 5414 | ? | 0 | 0 | TX_CIRCUIT/count<1>_MC | NULL | NULL | TX_CIRCUIT/count<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/count<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/count<1>_MC.D2 | 5415 | ? | 0 | 0 | TX_CIRCUIT/count<1>_MC | NULL | NULL | TX_CIRCUIT/count<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/count<1>_MC.REG | TX_CIRCUIT/count<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/count<1>_MC.D | 5413 | ? | 0 | 0 | TX_CIRCUIT/count<1>_MC | NULL | NULL | TX_CIRCUIT/count<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5416 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 5539 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/count<1>_MC.Q | 5412 | ? | 0 | 0 | TX_CIRCUIT/count<1>_MC | NULL | NULL | TX_CIRCUIT/count<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | TX_CIRCUIT/clk_MC | Main_COPY_0_COPY_0 | 5376 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/clk | 5417 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/clk_MC.Q | TX_CIRCUIT/clk_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/clk_MC.SI | TX_CIRCUIT/clk_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/clk_MC.D1 | 5420 | ? | 0 | 0 | TX_CIRCUIT/clk_MC | NULL | NULL | TX_CIRCUIT/clk_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | N_PZ_234
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/clk_MC.D2 | 5421 | ? | 0 | 0 | TX_CIRCUIT/clk_MC | NULL | NULL | TX_CIRCUIT/clk_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/clk_MC.REG | TX_CIRCUIT/clk_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/clk_MC.D | 5419 | ? | 0 | 0 | TX_CIRCUIT/clk_MC | NULL | NULL | TX_CIRCUIT/clk_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/clk_MC.Q | 5418 | ? | 0 | 0 | TX_CIRCUIT/clk_MC | NULL | NULL | TX_CIRCUIT/clk_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_234_MC | Main_COPY_0_COPY_0 | 0 | 17 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5427 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<11> | 5434 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<11>_MC.Q | TX_CIRCUIT/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5439 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5444 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5449 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5454 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5459 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5464 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5469 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5474 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5479 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<9> | 5519 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5524 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5529 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5534 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5484 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 5514 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_234_MC.SI | N_PZ_234_MC | 0 | 17 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5427 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<11> | 5434 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<11>_MC.Q | TX_CIRCUIT/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5439 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5444 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5449 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5454 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5459 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5464 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5469 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5474 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5479 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<9> | 5519 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5524 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5529 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5534 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5484 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 5514 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_234_MC.D1 | 5426 | ? | 0 | 0 | N_PZ_234_MC | NULL | NULL | N_PZ_234_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_234_MC.D2 | 5425 | ? | 0 | 0 | N_PZ_234_MC | NULL | NULL | N_PZ_234_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<9> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<7>
SPPTERM | 14 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<9> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<8>
SPPTERM | 15 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<5> | IV_FALSE | TX_CIRCUIT/divider<6> | IV_FALSE | TX_CIRCUIT/divider<9> | IV_FALSE | TX_CIRCUIT/divider<21>

SRFF_INSTANCE | N_PZ_234_MC.REG | N_PZ_234_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_234_MC.D | 5424 | ? | 0 | 0 | N_PZ_234_MC | NULL | NULL | N_PZ_234_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_234_MC.Q | 5423 | ? | 0 | 0 | N_PZ_234_MC | NULL | NULL | N_PZ_234_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<10>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<10> | 5427 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<10>_MC.SI | TX_CIRCUIT/divider<10>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<10>_MC.D1 | 5431 | ? | 0 | 0 | TX_CIRCUIT/divider<10>_MC | NULL | NULL | TX_CIRCUIT/divider<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<10>_MC.D2 | 5430 | ? | 0 | 0 | TX_CIRCUIT/divider<10>_MC | NULL | NULL | TX_CIRCUIT/divider<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<10>_MC.REG | TX_CIRCUIT/divider<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<10>_MC.D | 5429 | ? | 0 | 0 | TX_CIRCUIT/divider<10>_MC | NULL | NULL | TX_CIRCUIT/divider<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<10>_MC.Q | 5428 | ? | 0 | 0 | TX_CIRCUIT/divider<10>_MC | NULL | NULL | TX_CIRCUIT/divider<10>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | CLK50_II | Main_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CLK50 | 5432 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<11>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<11> | 5434 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<11>_MC.Q | TX_CIRCUIT/divider<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<11>_MC.SI | TX_CIRCUIT/divider<11>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<11>_MC.D1 | 5438 | ? | 0 | 0 | TX_CIRCUIT/divider<11>_MC | NULL | NULL | TX_CIRCUIT/divider<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<11>_MC.D2 | 5437 | ? | 0 | 0 | TX_CIRCUIT/divider<11>_MC | NULL | NULL | TX_CIRCUIT/divider<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<11>_MC.REG | TX_CIRCUIT/divider<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<11>_MC.D | 5436 | ? | 0 | 0 | TX_CIRCUIT/divider<11>_MC | NULL | NULL | TX_CIRCUIT/divider<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<11>_MC.Q | 5435 | ? | 0 | 0 | TX_CIRCUIT/divider<11>_MC | NULL | NULL | TX_CIRCUIT/divider<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<12>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<12> | 5439 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<12>_MC.SI | TX_CIRCUIT/divider<12>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<12>_MC.D1 | 5443 | ? | 0 | 0 | TX_CIRCUIT/divider<12>_MC | NULL | NULL | TX_CIRCUIT/divider<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<12>_MC.D2 | 5442 | ? | 0 | 0 | TX_CIRCUIT/divider<12>_MC | NULL | NULL | TX_CIRCUIT/divider<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<12>_MC.REG | TX_CIRCUIT/divider<12>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<12>_MC.D | 5441 | ? | 0 | 0 | TX_CIRCUIT/divider<12>_MC | NULL | NULL | TX_CIRCUIT/divider<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<12>_MC.Q | 5440 | ? | 0 | 0 | TX_CIRCUIT/divider<12>_MC | NULL | NULL | TX_CIRCUIT/divider<12>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<13>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<13> | 5444 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<13>_MC.SI | TX_CIRCUIT/divider<13>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<13>_MC.D1 | 5448 | ? | 0 | 0 | TX_CIRCUIT/divider<13>_MC | NULL | NULL | TX_CIRCUIT/divider<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<13>_MC.D2 | 5447 | ? | 0 | 0 | TX_CIRCUIT/divider<13>_MC | NULL | NULL | TX_CIRCUIT/divider<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<13>_MC.REG | TX_CIRCUIT/divider<13>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<13>_MC.D | 5446 | ? | 0 | 0 | TX_CIRCUIT/divider<13>_MC | NULL | NULL | TX_CIRCUIT/divider<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<13>_MC.Q | 5445 | ? | 0 | 0 | TX_CIRCUIT/divider<13>_MC | NULL | NULL | TX_CIRCUIT/divider<13>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<14>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<14> | 5449 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<14>_MC.SI | TX_CIRCUIT/divider<14>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<14>_MC.D1 | 5453 | ? | 0 | 0 | TX_CIRCUIT/divider<14>_MC | NULL | NULL | TX_CIRCUIT/divider<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<14>_MC.D2 | 5452 | ? | 0 | 0 | TX_CIRCUIT/divider<14>_MC | NULL | NULL | TX_CIRCUIT/divider<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<14>_MC.REG | TX_CIRCUIT/divider<14>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<14>_MC.D | 5451 | ? | 0 | 0 | TX_CIRCUIT/divider<14>_MC | NULL | NULL | TX_CIRCUIT/divider<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<14>_MC.Q | 5450 | ? | 0 | 0 | TX_CIRCUIT/divider<14>_MC | NULL | NULL | TX_CIRCUIT/divider<14>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<15>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<15> | 5454 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<15>_MC.SI | TX_CIRCUIT/divider<15>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<15>_MC.D1 | 5458 | ? | 0 | 0 | TX_CIRCUIT/divider<15>_MC | NULL | NULL | TX_CIRCUIT/divider<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<15>_MC.D2 | 5457 | ? | 0 | 0 | TX_CIRCUIT/divider<15>_MC | NULL | NULL | TX_CIRCUIT/divider<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<15>_MC.REG | TX_CIRCUIT/divider<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<15>_MC.D | 5456 | ? | 0 | 0 | TX_CIRCUIT/divider<15>_MC | NULL | NULL | TX_CIRCUIT/divider<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<15>_MC.Q | 5455 | ? | 0 | 0 | TX_CIRCUIT/divider<15>_MC | NULL | NULL | TX_CIRCUIT/divider<15>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<16>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<16> | 5459 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<16>_MC.SI | TX_CIRCUIT/divider<16>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<16>_MC.D1 | 5463 | ? | 0 | 0 | TX_CIRCUIT/divider<16>_MC | NULL | NULL | TX_CIRCUIT/divider<16>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<16>_MC.D2 | 5462 | ? | 0 | 0 | TX_CIRCUIT/divider<16>_MC | NULL | NULL | TX_CIRCUIT/divider<16>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<16>_MC.REG | TX_CIRCUIT/divider<16>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<16>_MC.D | 5461 | ? | 0 | 0 | TX_CIRCUIT/divider<16>_MC | NULL | NULL | TX_CIRCUIT/divider<16>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<16>_MC.Q | 5460 | ? | 0 | 0 | TX_CIRCUIT/divider<16>_MC | NULL | NULL | TX_CIRCUIT/divider<16>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<17>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<17> | 5464 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<17>_MC.SI | TX_CIRCUIT/divider<17>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<17>_MC.D1 | 5468 | ? | 0 | 0 | TX_CIRCUIT/divider<17>_MC | NULL | NULL | TX_CIRCUIT/divider<17>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<17>_MC.D2 | 5467 | ? | 0 | 0 | TX_CIRCUIT/divider<17>_MC | NULL | NULL | TX_CIRCUIT/divider<17>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<17>_MC.REG | TX_CIRCUIT/divider<17>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<17>_MC.D | 5466 | ? | 0 | 0 | TX_CIRCUIT/divider<17>_MC | NULL | NULL | TX_CIRCUIT/divider<17>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<17>_MC.Q | 5465 | ? | 0 | 0 | TX_CIRCUIT/divider<17>_MC | NULL | NULL | TX_CIRCUIT/divider<17>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<18>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<18> | 5469 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<18>_MC.SI | TX_CIRCUIT/divider<18>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<18>_MC.D1 | 5473 | ? | 0 | 0 | TX_CIRCUIT/divider<18>_MC | NULL | NULL | TX_CIRCUIT/divider<18>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<18>_MC.D2 | 5472 | ? | 0 | 0 | TX_CIRCUIT/divider<18>_MC | NULL | NULL | TX_CIRCUIT/divider<18>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<18>_MC.REG | TX_CIRCUIT/divider<18>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<18>_MC.D | 5471 | ? | 0 | 0 | TX_CIRCUIT/divider<18>_MC | NULL | NULL | TX_CIRCUIT/divider<18>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<18>_MC.Q | 5470 | ? | 0 | 0 | TX_CIRCUIT/divider<18>_MC | NULL | NULL | TX_CIRCUIT/divider<18>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<19>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<19> | 5474 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<19>_MC.SI | TX_CIRCUIT/divider<19>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<19>_MC.D1 | 5478 | ? | 0 | 0 | TX_CIRCUIT/divider<19>_MC | NULL | NULL | TX_CIRCUIT/divider<19>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<19>_MC.D2 | 5477 | ? | 0 | 0 | TX_CIRCUIT/divider<19>_MC | NULL | NULL | TX_CIRCUIT/divider<19>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<19>_MC.REG | TX_CIRCUIT/divider<19>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<19>_MC.D | 5476 | ? | 0 | 0 | TX_CIRCUIT/divider<19>_MC | NULL | NULL | TX_CIRCUIT/divider<19>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<19>_MC.Q | 5475 | ? | 0 | 0 | TX_CIRCUIT/divider<19>_MC | NULL | NULL | TX_CIRCUIT/divider<19>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<20>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<20> | 5479 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<20>_MC.SI | TX_CIRCUIT/divider<20>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<20>_MC.D1 | 5483 | ? | 0 | 0 | TX_CIRCUIT/divider<20>_MC | NULL | NULL | TX_CIRCUIT/divider<20>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<20>_MC.D2 | 5482 | ? | 0 | 0 | TX_CIRCUIT/divider<20>_MC | NULL | NULL | TX_CIRCUIT/divider<20>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<20>_MC.REG | TX_CIRCUIT/divider<20>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<20>_MC.D | 5481 | ? | 0 | 0 | TX_CIRCUIT/divider<20>_MC | NULL | NULL | TX_CIRCUIT/divider<20>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<20>_MC.Q | 5480 | ? | 0 | 0 | TX_CIRCUIT/divider<20>_MC | NULL | NULL | TX_CIRCUIT/divider<20>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<5>_MC | Main_COPY_0_COPY_0 | 1024 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5484 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 5504 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 5509 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<5> | 5484 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<5>_MC.SI | TX_CIRCUIT/divider<5>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5484 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 5504 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 5509 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<5>_MC.D1 | 5487 | ? | 0 | 0 | TX_CIRCUIT/divider<5>_MC | NULL | NULL | TX_CIRCUIT/divider<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<5>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<5>_MC.D2 | 5488 | ? | 0 | 0 | TX_CIRCUIT/divider<5>_MC | NULL | NULL | TX_CIRCUIT/divider<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4>

SRFF_INSTANCE | TX_CIRCUIT/divider<5>_MC.REG | TX_CIRCUIT/divider<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<5>_MC.D | 5486 | ? | 0 | 0 | TX_CIRCUIT/divider<5>_MC | NULL | NULL | TX_CIRCUIT/divider<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<5>_MC.Q | 5485 | ? | 0 | 0 | TX_CIRCUIT/divider<5>_MC | NULL | NULL | TX_CIRCUIT/divider<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<0>_MC | Main_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<0>_MC.SI | TX_CIRCUIT/divider<0>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<0>_MC.D1 | 5492 | ? | 0 | 0 | TX_CIRCUIT/divider<0>_MC | NULL | NULL | TX_CIRCUIT/divider<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<0>_MC.D2 | 5493 | ? | 0 | 0 | TX_CIRCUIT/divider<0>_MC | NULL | NULL | TX_CIRCUIT/divider<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<0>_MC.REG | TX_CIRCUIT/divider<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<0>_MC.D | 5491 | ? | 0 | 0 | TX_CIRCUIT/divider<0>_MC | NULL | NULL | TX_CIRCUIT/divider<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<0>_MC.Q | 5490 | ? | 0 | 0 | TX_CIRCUIT/divider<0>_MC | NULL | NULL | TX_CIRCUIT/divider<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<1>_MC | Main_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<1>_MC.SI | TX_CIRCUIT/divider<1>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<1>_MC.D1 | 5498 | ? | 0 | 0 | TX_CIRCUIT/divider<1>_MC | NULL | NULL | TX_CIRCUIT/divider<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<1>_MC.D2 | 5497 | ? | 0 | 0 | TX_CIRCUIT/divider<1>_MC | NULL | NULL | TX_CIRCUIT/divider<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<1>
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1>

SRFF_INSTANCE | TX_CIRCUIT/divider<1>_MC.REG | TX_CIRCUIT/divider<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<1>_MC.D | 5496 | ? | 0 | 0 | TX_CIRCUIT/divider<1>_MC | NULL | NULL | TX_CIRCUIT/divider<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<1>_MC.Q | 5495 | ? | 0 | 0 | TX_CIRCUIT/divider<1>_MC | NULL | NULL | TX_CIRCUIT/divider<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | TX_CIRCUIT/divider<2>_MC | Main_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<2>_MC.SI | TX_CIRCUIT/divider<2>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<2>_MC.D1 | 5503 | ? | 0 | 0 | TX_CIRCUIT/divider<2>_MC | NULL | NULL | TX_CIRCUIT/divider<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<2>_MC.D2 | 5502 | ? | 0 | 0 | TX_CIRCUIT/divider<2>_MC | NULL | NULL | TX_CIRCUIT/divider<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<2>
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1>

SRFF_INSTANCE | TX_CIRCUIT/divider<2>_MC.REG | TX_CIRCUIT/divider<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<2>_MC.D | 5501 | ? | 0 | 0 | TX_CIRCUIT/divider<2>_MC | NULL | NULL | TX_CIRCUIT/divider<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<2>_MC.Q | 5500 | ? | 0 | 0 | TX_CIRCUIT/divider<2>_MC | NULL | NULL | TX_CIRCUIT/divider<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | TX_CIRCUIT/divider<3>_MC | Main_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 5504 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<3> | 5504 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<3>_MC.SI | TX_CIRCUIT/divider<3>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 5504 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<3>_MC.D1 | 5508 | ? | 0 | 0 | TX_CIRCUIT/divider<3>_MC | NULL | NULL | TX_CIRCUIT/divider<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<3>_MC.D2 | 5507 | ? | 0 | 0 | TX_CIRCUIT/divider<3>_MC | NULL | NULL | TX_CIRCUIT/divider<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<3>
SPPTERM | 4 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<2>

SRFF_INSTANCE | TX_CIRCUIT/divider<3>_MC.REG | TX_CIRCUIT/divider<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<3>_MC.D | 5506 | ? | 0 | 0 | TX_CIRCUIT/divider<3>_MC | NULL | NULL | TX_CIRCUIT/divider<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<3>_MC.Q | 5505 | ? | 0 | 0 | TX_CIRCUIT/divider<3>_MC | NULL | NULL | TX_CIRCUIT/divider<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | TX_CIRCUIT/divider<4>_MC | Main_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 5509 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 5504 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<4> | 5509 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<4>_MC.SI | TX_CIRCUIT/divider<4>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 5509 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 5504 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<4>_MC.D1 | 5513 | ? | 0 | 0 | TX_CIRCUIT/divider<4>_MC | NULL | NULL | TX_CIRCUIT/divider<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<4>_MC.D2 | 5512 | ? | 0 | 0 | TX_CIRCUIT/divider<4>_MC | NULL | NULL | TX_CIRCUIT/divider<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<4>
SPPTERM | 5 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3>

SRFF_INSTANCE | TX_CIRCUIT/divider<4>_MC.REG | TX_CIRCUIT/divider<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<4>_MC.D | 5511 | ? | 0 | 0 | TX_CIRCUIT/divider<4>_MC | NULL | NULL | TX_CIRCUIT/divider<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<4>_MC.Q | 5510 | ? | 0 | 0 | TX_CIRCUIT/divider<4>_MC | NULL | NULL | TX_CIRCUIT/divider<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<6>_MC | Main_COPY_0_COPY_0 | 1024 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5484 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 5514 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 5504 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 5509 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<6> | 5514 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<6>_MC.SI | TX_CIRCUIT/divider<6>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5484 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 5514 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 5504 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 5509 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<6>_MC.D1 | 5518 | ? | 0 | 0 | TX_CIRCUIT/divider<6>_MC | NULL | NULL | TX_CIRCUIT/divider<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<6>_MC.D2 | 5517 | ? | 0 | 0 | TX_CIRCUIT/divider<6>_MC | NULL | NULL | TX_CIRCUIT/divider<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<5> | IV_TRUE | TX_CIRCUIT/divider<6>
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<6>
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<6>
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<6>
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<6>
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<6>
SPPTERM | 8 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<5> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>

SRFF_INSTANCE | TX_CIRCUIT/divider<6>_MC.REG | TX_CIRCUIT/divider<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<6>_MC.D | 5516 | ? | 0 | 0 | TX_CIRCUIT/divider<6>_MC | NULL | NULL | TX_CIRCUIT/divider<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<6>_MC.Q | 5515 | ? | 0 | 0 | TX_CIRCUIT/divider<6>_MC | NULL | NULL | TX_CIRCUIT/divider<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<9>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<9> | 5519 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<9>_MC.SI | TX_CIRCUIT/divider<9>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<9>_MC.D1 | 5523 | ? | 0 | 0 | TX_CIRCUIT/divider<9>_MC | NULL | NULL | TX_CIRCUIT/divider<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<9>_MC.D2 | 5522 | ? | 0 | 0 | TX_CIRCUIT/divider<9>_MC | NULL | NULL | TX_CIRCUIT/divider<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<9>_MC.REG | TX_CIRCUIT/divider<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<9>_MC.D | 5521 | ? | 0 | 0 | TX_CIRCUIT/divider<9>_MC | NULL | NULL | TX_CIRCUIT/divider<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<9>_MC.Q | 5520 | ? | 0 | 0 | TX_CIRCUIT/divider<9>_MC | NULL | NULL | TX_CIRCUIT/divider<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<21>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<21> | 5524 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<21>_MC.SI | TX_CIRCUIT/divider<21>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<21>_MC.D1 | 5528 | ? | 0 | 0 | TX_CIRCUIT/divider<21>_MC | NULL | NULL | TX_CIRCUIT/divider<21>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<21>_MC.D2 | 5527 | ? | 0 | 0 | TX_CIRCUIT/divider<21>_MC | NULL | NULL | TX_CIRCUIT/divider<21>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<21>_MC.REG | TX_CIRCUIT/divider<21>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<21>_MC.D | 5526 | ? | 0 | 0 | TX_CIRCUIT/divider<21>_MC | NULL | NULL | TX_CIRCUIT/divider<21>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<21>_MC.Q | 5525 | ? | 0 | 0 | TX_CIRCUIT/divider<21>_MC | NULL | NULL | TX_CIRCUIT/divider<21>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | TX_CIRCUIT/divider<7>_MC | Main_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5529 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5484 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 5504 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 5509 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 5514 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<7> | 5529 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<7>_MC.SI | TX_CIRCUIT/divider<7>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5529 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5484 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 5504 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 5509 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 5514 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<7>_MC.D1 | 5533 | ? | 0 | 0 | TX_CIRCUIT/divider<7>_MC | NULL | NULL | TX_CIRCUIT/divider<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<7>_MC.D2 | 5532 | ? | 0 | 0 | TX_CIRCUIT/divider<7>_MC | NULL | NULL | TX_CIRCUIT/divider<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<7>
SPPTERM | 8 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<5> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<6>

SRFF_INSTANCE | TX_CIRCUIT/divider<7>_MC.REG | TX_CIRCUIT/divider<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<7>_MC.D | 5531 | ? | 0 | 0 | TX_CIRCUIT/divider<7>_MC | NULL | NULL | TX_CIRCUIT/divider<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<7>_MC.Q | 5530 | ? | 0 | 0 | TX_CIRCUIT/divider<7>_MC | NULL | NULL | TX_CIRCUIT/divider<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<8>_MC | Main_COPY_0_COPY_0 | 1024 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5534 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5484 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 5504 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 5509 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 5514 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5529 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<8> | 5534 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<8>_MC.SI | TX_CIRCUIT/divider<8>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_234 | 5422 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_234_MC.Q | N_PZ_234_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5534 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5484 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5489 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 5494 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5499 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 5504 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 5509 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 5514 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5529 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<8>_MC.D1 | 5538 | ? | 0 | 0 | TX_CIRCUIT/divider<8>_MC | NULL | NULL | TX_CIRCUIT/divider<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<8>_MC.D2 | 5537 | ? | 0 | 0 | TX_CIRCUIT/divider<8>_MC | NULL | NULL | TX_CIRCUIT/divider<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<8>
SPPTERM | 9 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<5> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<6> | IV_TRUE | TX_CIRCUIT/divider<7>

SRFF_INSTANCE | TX_CIRCUIT/divider<8>_MC.REG | TX_CIRCUIT/divider<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<8>_MC.D | 5536 | ? | 0 | 0 | TX_CIRCUIT/divider<8>_MC | NULL | NULL | TX_CIRCUIT/divider<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5433 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<8>_MC.Q | 5535 | ? | 0 | 0 | TX_CIRCUIT/divider<8>_MC | NULL | NULL | TX_CIRCUIT/divider<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Ce | TX_CIRCUIT/start_MC | Main_COPY_0_COPY_0 | 268436736 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5545 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 5548 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/start | 5540 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/start_MC.Q | TX_CIRCUIT/start_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/start_MC.SI | TX_CIRCUIT/start_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/start_MC.D1 | 5544 | ? | 0 | 0 | TX_CIRCUIT/start_MC | NULL | NULL | TX_CIRCUIT/start_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/start_MC.D2 | 5543 | ? | 0 | 0 | TX_CIRCUIT/start_MC | NULL | NULL | TX_CIRCUIT/start_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/start_MC.REG | TX_CIRCUIT/start_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/start_MC.D | 5542 | ? | 0 | 0 | TX_CIRCUIT/start_MC | NULL | NULL | TX_CIRCUIT/start_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5545 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 5548 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/start_MC.Q | 5541 | ? | 0 | 0 | TX_CIRCUIT/start_MC | NULL | NULL | TX_CIRCUIT/start_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | LOAD_II | Main_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | LOAD | 5546 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | LOAD_II/UIM | 5547 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow+Tff | TX_CIRCUIT/count<2>_MC | Main_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5406 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5411 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5416 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 5539 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/count<2> | 5551 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/count<2>_MC.SI | TX_CIRCUIT/count<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5406 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5411 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/count<2>_MC.D1 | 5554 | ? | 0 | 0 | TX_CIRCUIT/count<2>_MC | NULL | NULL | TX_CIRCUIT/count<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/count<2>_MC.D2 | 5555 | ? | 0 | 0 | TX_CIRCUIT/count<2>_MC | NULL | NULL | TX_CIRCUIT/count<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/count<2>_MC.REG | TX_CIRCUIT/count<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/count<2>_MC.D | 5553 | ? | 0 | 0 | TX_CIRCUIT/count<2>_MC | NULL | NULL | TX_CIRCUIT/count<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5416 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 5539 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/count<2>_MC.Q | 5552 | ? | 0 | 0 | TX_CIRCUIT/count<2>_MC | NULL | NULL | TX_CIRCUIT/count<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | TX_CIRCUIT/count<3>_MC | Main_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5406 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5411 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 5551 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5416 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 5539 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/count<3> | 5556 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/count<3>_MC.SI | TX_CIRCUIT/count<3>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5406 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5411 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 5551 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/count<3>_MC.D1 | 5559 | ? | 0 | 0 | TX_CIRCUIT/count<3>_MC | NULL | NULL | TX_CIRCUIT/count<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/count<3>_MC.D2 | 5560 | ? | 0 | 0 | TX_CIRCUIT/count<3>_MC | NULL | NULL | TX_CIRCUIT/count<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/count<3>_MC.REG | TX_CIRCUIT/count<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/count<3>_MC.D | 5558 | ? | 0 | 0 | TX_CIRCUIT/count<3>_MC | NULL | NULL | TX_CIRCUIT/count<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5416 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 5539 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/count<3>_MC.Q | 5557 | ? | 0 | 0 | TX_CIRCUIT/count<3>_MC | NULL | NULL | TX_CIRCUIT/count<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | BUSY | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | BUSY_MC.Q | 5562 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | BUSY | 5563 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | BUSY | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<0>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<0>_MC.Q | 5584 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<0>_MC.Q | DISPLAY<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<0>_MC.SI | DISPLAY<0>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<0>_MC.D1 | 5566 | ? | 0 | 0 | DISPLAY<0>_MC | NULL | NULL | DISPLAY<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<0>_MC.D2 | 5565 | ? | 0 | 0 | DISPLAY<0>_MC | NULL | NULL | DISPLAY<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM
SPPTERM | 7 | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM

SRFF_INSTANCE | DISPLAY<0>_MC.REG | DISPLAY<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<0>_MC.D | 5564 | ? | 0 | 0 | DISPLAY<0>_MC | NULL | NULL | DISPLAY<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<0>_MC.Q | 5583 | ? | 0 | 0 | DISPLAY<0>_MC | NULL | NULL | DISPLAY<0>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | DATA<0>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<0> | 5567 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<0>_II/IREG | 5660 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<1>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<1> | 5569 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<1>_II/IREG | 5661 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<3>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<3> | 5571 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<3>_II/IREG | 5663 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<4>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<4> | 5573 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<4>_II/IREG | 5664 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<5>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<5> | 5575 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<5>_II/IREG | 5665 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<6>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<6> | 5577 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<6>_II/IREG | 5666 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<7>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<7> | 5579 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<7>_II/IREG | 5667 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<2>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<2> | 5581 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<2>_II/IREG | 5662 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 10 | 5 | II_REG

OUTPUT_INSTANCE | 0 | DISPLAY<0> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<0>_MC.Q | 5584 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<0>_MC.Q | DISPLAY<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<0> | 5585 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<1>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<1>_MC.Q | 5590 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<1>_MC.Q | DISPLAY<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<1>_MC.SI | DISPLAY<1>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<1>_MC.D1 | 5588 | ? | 0 | 0 | DISPLAY<1>_MC | NULL | NULL | DISPLAY<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<1>_MC.D2 | 5587 | ? | 0 | 0 | DISPLAY<1>_MC | NULL | NULL | DISPLAY<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM

SRFF_INSTANCE | DISPLAY<1>_MC.REG | DISPLAY<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<1>_MC.D | 5586 | ? | 0 | 0 | DISPLAY<1>_MC | NULL | NULL | DISPLAY<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<1>_MC.Q | 5589 | ? | 0 | 0 | DISPLAY<1>_MC | NULL | NULL | DISPLAY<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DISPLAY<1> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<1>_MC.Q | 5590 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<1>_MC.Q | DISPLAY<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<1> | 5591 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<2>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<2>_MC.Q | 5596 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<2>_MC.Q | DISPLAY<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<2>_MC.SI | DISPLAY<2>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<2>_MC.D1 | 5594 | ? | 0 | 0 | DISPLAY<2>_MC | NULL | NULL | DISPLAY<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<2>_MC.D2 | 5593 | ? | 0 | 0 | DISPLAY<2>_MC | NULL | NULL | DISPLAY<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM

SRFF_INSTANCE | DISPLAY<2>_MC.REG | DISPLAY<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<2>_MC.D | 5592 | ? | 0 | 0 | DISPLAY<2>_MC | NULL | NULL | DISPLAY<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<2>_MC.Q | 5595 | ? | 0 | 0 | DISPLAY<2>_MC | NULL | NULL | DISPLAY<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DISPLAY<2> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<2>_MC.Q | 5596 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<2>_MC.Q | DISPLAY<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<2> | 5597 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<3>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<3>_MC.Q | 5602 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<3>_MC.Q | DISPLAY<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<3>_MC.SI | DISPLAY<3>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<3>_MC.D1 | 5600 | ? | 0 | 0 | DISPLAY<3>_MC | NULL | NULL | DISPLAY<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<3>_MC.D2 | 5599 | ? | 0 | 0 | DISPLAY<3>_MC | NULL | NULL | DISPLAY<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
SPPTERM | 7 | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
SPPTERM | 8 | IV_FALSE | DATA<0>_II/UIM | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM

SRFF_INSTANCE | DISPLAY<3>_MC.REG | DISPLAY<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<3>_MC.D | 5598 | ? | 0 | 0 | DISPLAY<3>_MC | NULL | NULL | DISPLAY<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<3>_MC.Q | 5601 | ? | 0 | 0 | DISPLAY<3>_MC | NULL | NULL | DISPLAY<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DISPLAY<3> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<3>_MC.Q | 5602 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<3>_MC.Q | DISPLAY<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<3> | 5603 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<4>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<4>_MC.Q | 5608 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<4>_MC.Q | DISPLAY<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<4>_MC.SI | DISPLAY<4>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<4>_MC.D1 | 5606 | ? | 0 | 0 | DISPLAY<4>_MC | NULL | NULL | DISPLAY<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<4>_MC.D2 | 5605 | ? | 0 | 0 | DISPLAY<4>_MC | NULL | NULL | DISPLAY<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_FALSE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 6 | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 6 | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM

SRFF_INSTANCE | DISPLAY<4>_MC.REG | DISPLAY<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<4>_MC.D | 5604 | ? | 0 | 0 | DISPLAY<4>_MC | NULL | NULL | DISPLAY<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<4>_MC.Q | 5607 | ? | 0 | 0 | DISPLAY<4>_MC | NULL | NULL | DISPLAY<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DISPLAY<4> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<4>_MC.Q | 5608 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<4>_MC.Q | DISPLAY<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<4> | 5609 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<5>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<5>_MC.Q | 5614 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<5>_MC.Q | DISPLAY<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<5>_MC.SI | DISPLAY<5>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<5>_MC.D1 | 5612 | ? | 0 | 0 | DISPLAY<5>_MC | NULL | NULL | DISPLAY<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<5>_MC.D2 | 5611 | ? | 0 | 0 | DISPLAY<5>_MC | NULL | NULL | DISPLAY<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 7 | IV_FALSE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM

SRFF_INSTANCE | DISPLAY<5>_MC.REG | DISPLAY<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<5>_MC.D | 5610 | ? | 0 | 0 | DISPLAY<5>_MC | NULL | NULL | DISPLAY<5>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<5>_MC.Q | 5613 | ? | 0 | 0 | DISPLAY<5>_MC | NULL | NULL | DISPLAY<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DISPLAY<5> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<5>_MC.Q | 5614 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<5>_MC.Q | DISPLAY<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<5> | 5615 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<6>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<6>_MC.Q | 5620 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<6>_MC.Q | DISPLAY<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<6>_MC.SI | DISPLAY<6>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 5570 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 5572 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 5574 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 5576 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 5578 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 5580 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 5568 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 5582 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<6>_MC.D1 | 5618 | ? | 0 | 0 | DISPLAY<6>_MC | NULL | NULL | DISPLAY<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<6>_MC.D2 | 5617 | ? | 0 | 0 | DISPLAY<6>_MC | NULL | NULL | DISPLAY<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
SPPTERM | 7 | IV_FALSE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM

SRFF_INSTANCE | DISPLAY<6>_MC.REG | DISPLAY<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<6>_MC.D | 5616 | ? | 0 | 0 | DISPLAY<6>_MC | NULL | NULL | DISPLAY<6>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<6>_MC.Q | 5619 | ? | 0 | 0 | DISPLAY<6>_MC | NULL | NULL | DISPLAY<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DISPLAY<6> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<6>_MC.Q | 5620 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<6>_MC.Q | DISPLAY<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<6> | 5621 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<6> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | EN_SEGMENT_MC | Main_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | EN_SEGMENT_MC.Q | 5626 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | EN_SEGMENT_MC.Q | EN_SEGMENT_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | EN_SEGMENT_MC.SI | EN_SEGMENT_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | EN_SEGMENT_MC.D1 | 5624 | ? | 0 | 0 | EN_SEGMENT_MC | NULL | NULL | EN_SEGMENT_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | EN_SEGMENT_MC.D2 | 5623 | ? | 0 | 0 | EN_SEGMENT_MC | NULL | NULL | EN_SEGMENT_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | EN_SEGMENT_MC.REG | EN_SEGMENT_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | EN_SEGMENT_MC.D | 5622 | ? | 0 | 0 | EN_SEGMENT_MC | NULL | NULL | EN_SEGMENT_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | EN_SEGMENT_MC.Q | 5625 | ? | 0 | 0 | EN_SEGMENT_MC | NULL | NULL | EN_SEGMENT_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | EN_SEGMENT | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | EN_SEGMENT_MC.Q | 5626 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | EN_SEGMENT_MC.Q | EN_SEGMENT_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | EN_SEGMENT | 5627 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | EN_SEGMENT | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | TXD_MC | Main_COPY_0_COPY_0 | 0 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5406 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 5551 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5411 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<3> | 5556 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<7> | 5638 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<7>_MC.Q | TX_CIRCUIT/output<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<3> | 5648 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<3>_MC.Q | TX_CIRCUIT/output<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<5> | 5643 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<5>_MC.Q | TX_CIRCUIT/output<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<9> | 5634 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<9>_MC.Q | TX_CIRCUIT/output<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<6> | 5636 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<6>_MC.Q | TX_CIRCUIT/output<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<2> | 5645 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<2>_MC.Q | TX_CIRCUIT/output<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<4> | 5640 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<4>_MC.Q | TX_CIRCUIT/output<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<8> | 5631 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<8>_MC.Q | TX_CIRCUIT/output<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | TXD_MC.Q | 5652 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TXD_MC.Q | TXD_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | TXD_MC.SI | TXD_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5406 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 5551 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5411 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<3> | 5556 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<7> | 5638 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<7>_MC.Q | TX_CIRCUIT/output<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<3> | 5648 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<3>_MC.Q | TX_CIRCUIT/output<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<5> | 5643 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<5>_MC.Q | TX_CIRCUIT/output<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<9> | 5634 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<9>_MC.Q | TX_CIRCUIT/output<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<6> | 5636 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<6>_MC.Q | TX_CIRCUIT/output<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<2> | 5645 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<2>_MC.Q | TX_CIRCUIT/output<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<4> | 5640 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<4>_MC.Q | TX_CIRCUIT/output<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<8> | 5631 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<8>_MC.Q | TX_CIRCUIT/output<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TXD_MC.D1 | 5629 | ? | 0 | 0 | TXD_MC | NULL | NULL | TXD_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TXD_MC.D2 | 5630 | ? | 0 | 0 | TXD_MC | NULL | NULL | TXD_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<7>
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<3>
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<5>
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<9>
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<6>
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_FALSE | TX_CIRCUIT/output<2>
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<4>
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3> | IV_FALSE | TX_CIRCUIT/output<8>

SRFF_INSTANCE | TXD_MC.REG | TXD_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TXD_MC.D | 5628 | ? | 0 | 0 | TXD_MC | NULL | NULL | TXD_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TXD_MC.Q | 5651 | ? | 0 | 0 | TXD_MC | NULL | NULL | TXD_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<8>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5633 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/IREG | 5666 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<8> | 5631 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<8>_MC.Q | TX_CIRCUIT/output<8>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<8>_MC.REG | TX_CIRCUIT/output<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<6>_II/IREG | 5666 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5633 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<8>_MC.Q | 5632 | ? | 0 | 0 | TX_CIRCUIT/output<8>_MC | NULL | NULL | TX_CIRCUIT/output<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<9>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5633 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/IREG | 5667 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<9> | 5634 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<9>_MC.Q | TX_CIRCUIT/output<9>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<9>_MC.REG | TX_CIRCUIT/output<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<7>_II/IREG | 5667 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5633 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<9>_MC.Q | 5635 | ? | 0 | 0 | TX_CIRCUIT/output<9>_MC | NULL | NULL | TX_CIRCUIT/output<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<6>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5633 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/IREG | 5664 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<6> | 5636 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<6>_MC.Q | TX_CIRCUIT/output<6>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<6>_MC.REG | TX_CIRCUIT/output<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<4>_II/IREG | 5664 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5633 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<6>_MC.Q | 5637 | ? | 0 | 0 | TX_CIRCUIT/output<6>_MC | NULL | NULL | TX_CIRCUIT/output<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<7>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5633 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/IREG | 5665 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<7> | 5638 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<7>_MC.Q | TX_CIRCUIT/output<7>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<7>_MC.REG | TX_CIRCUIT/output<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<5>_II/IREG | 5665 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5633 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<7>_MC.Q | 5639 | ? | 0 | 0 | TX_CIRCUIT/output<7>_MC | NULL | NULL | TX_CIRCUIT/output<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<4>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR11__ctinst/4 | 5642 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR11__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/IREG | 5662 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<4> | 5640 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<4>_MC.Q | TX_CIRCUIT/output<4>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<4>_MC.REG | TX_CIRCUIT/output<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<2>_II/IREG | 5662 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR11__ctinst/4 | 5642 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR11__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<4>_MC.Q | 5641 | ? | 0 | 0 | TX_CIRCUIT/output<4>_MC | NULL | NULL | TX_CIRCUIT/output<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<5>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5633 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/IREG | 5663 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<5> | 5643 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<5>_MC.Q | TX_CIRCUIT/output<5>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<5>_MC.REG | TX_CIRCUIT/output<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<3>_II/IREG | 5663 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5633 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<5>_MC.Q | 5644 | ? | 0 | 0 | TX_CIRCUIT/output<5>_MC | NULL | NULL | TX_CIRCUIT/output<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<2>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR12__ctinst/4 | 5647 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR12__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/IREG | 5660 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<2> | 5645 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<2>_MC.Q | TX_CIRCUIT/output<2>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<2>_MC.REG | TX_CIRCUIT/output<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<0>_II/IREG | 5660 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR12__ctinst/4 | 5647 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR12__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<2>_MC.Q | 5646 | ? | 0 | 0 | TX_CIRCUIT/output<2>_MC | NULL | NULL | TX_CIRCUIT/output<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<3>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 5650 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/IREG | 5661 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<3> | 5648 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<3>_MC.Q | TX_CIRCUIT/output<3>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<3>_MC.REG | TX_CIRCUIT/output<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<1>_II/IREG | 5661 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 5650 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<3>_MC.Q | 5649 | ? | 0 | 0 | TX_CIRCUIT/output<3>_MC | NULL | NULL | TX_CIRCUIT/output<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | TXD | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | TXD_MC.Q | 5652 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TXD_MC.Q | TXD_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | TXD | 5653 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | TXD | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | led_MC | Main_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | led_MC.Q | 5658 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | led_MC.Q | led_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | led_MC.SI | led_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | led_MC.D1 | 5656 | ? | 0 | 0 | led_MC | NULL | NULL | led_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | led_MC.D2 | 5655 | ? | 0 | 0 | led_MC | NULL | NULL | led_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | led_MC.REG | led_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | led_MC.D | 5654 | ? | 0 | 0 | led_MC | NULL | NULL | led_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | led_MC.Q | 5657 | ? | 0 | 0 | led_MC | NULL | NULL | led_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | led | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | led_MC.Q | 5658 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | led_MC.Q | led_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | led | 5659 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | led | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | TX_CIRCUIT/divider<19>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | TX_CIRCUIT/divider<18>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | TX_CIRCUIT/divider<20>_MC | 1 | LOAD_II | 1 | NULL | 0 | 143 | 51200
FBPIN | 4 | TX_CIRCUIT/output<5>_MC | 1 | DATA<3>_II | 1 | NULL | 0 | 142 | 49152
FBPIN | 5 | TX_CIRCUIT/divider<17>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | TX_CIRCUIT/output<6>_MC | 1 | DATA<4>_II | 1 | NULL | 0 | 140 | 49152
FBPIN | 7 | TX_CIRCUIT/divider<16>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | TX_CIRCUIT/divider<15>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | TX_CIRCUIT/divider<14>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | TX_CIRCUIT/divider<13>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | TX_CIRCUIT/divider<12>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | TX_CIRCUIT/output<7>_MC | 1 | DATA<5>_II | 1 | NULL | 0 | 139 | 49152
FBPIN | 13 | TX_CIRCUIT/output<8>_MC | 1 | DATA<6>_II | 1 | NULL | 0 | 138 | 49152
FBPIN | 14 | TX_CIRCUIT/output<9>_MC | 1 | DATA<7>_II | 1 | NULL | 0 | 137 | 49152
FBPIN | 15 | TX_CIRCUIT/divider<11>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | TX_CIRCUIT/divider<10>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | BUSY_MC | 1 | NULL | 0 | BUSY | 1 | 2 | 53248
FBPIN | 2 | TX_CIRCUIT/divider<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | TX_CIRCUIT/divider<6>_MC | 1 | NULL | 0 | NULL | 0 | 3 | 53248
FBPIN | 4 | TX_CIRCUIT/divider<5>_MC | 1 | NULL | 0 | NULL | 0 | 4 | 49152
FBPIN | 5 | TX_CIRCUIT/divider<4>_MC | 1 | NULL | 0 | NULL | 0 | 5 | 53248
FBPIN | 6 | TX_CIRCUIT/clk_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | TX_CIRCUIT/divider<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | TX_CIRCUIT/divider<21>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | TX_CIRCUIT/count<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | TX_CIRCUIT/count<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | TX_CIRCUIT/count<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | TX_CIRCUIT/divider<3>_MC | 1 | NULL | 0 | NULL | 0 | 6 | 53248
FBPIN | 13 | TX_CIRCUIT/divider<2>_MC | 1 | NULL | 0 | NULL | 0 | 7 | 49152
FBPIN | 14 | TX_CIRCUIT/divider<1>_MC | 1 | NULL | 0 | NULL | 0 | 9 | 49152
FBPIN | 15 | TXD_MC | 1 | NULL | 0 | TXD | 1 | 10 | 49152
FBPIN | 16 | TX_CIRCUIT/count<0>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 11 | TX_CIRCUIT/start_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | TX_CIRCUIT/divider<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | TX_CIRCUIT/divider<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | N_PZ_234_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR4_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR5_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR6_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | NULL | 0 | CLK50_II | 1 | NULL | 0 | 38 | 57344
FBPIN | 12 | TX_CIRCUIT/output<3>_MC | 1 | DATA<1>_II | 1 | NULL | 0 | 39 | 50176

FB_INSTANCE | FOOBAR7_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR8_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR9_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR10_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR11_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 11 | TX_CIRCUIT/output<4>_MC | 1 | DATA<2>_II | 1 | NULL | 0 | 124 | 50176
FBPIN | 16 | EN_SEGMENT_MC | 1 | NULL | 0 | EN_SEGMENT | 1 | 130 | 49152

FB_INSTANCE | FOOBAR12_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 15 | TX_CIRCUIT/output<2>_MC | 1 | DATA<0>_II | 1 | NULL | 0 | 94 | 49152

FB_INSTANCE | FOOBAR13_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR14_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | led_MC | 1 | NULL | 0 | led | 1 | 69 | 49152
FBPIN | 16 | DISPLAY<0>_MC | 1 | NULL | 0 | DISPLAY<0> | 1 | 61 | 49152

FB_INSTANCE | FOOBAR15_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR16_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 5 | DISPLAY<4>_MC | 1 | NULL | 0 | DISPLAY<4> | 1 | 60 | 49152
FBPIN | 11 | DISPLAY<3>_MC | 1 | NULL | 0 | DISPLAY<3> | 1 | 58 | 49152
FBPIN | 12 | DISPLAY<2>_MC | 1 | NULL | 0 | DISPLAY<2> | 1 | 57 | 49152
FBPIN | 13 | DISPLAY<6>_MC | 1 | NULL | 0 | DISPLAY<6> | 1 | 56 | 49152
FBPIN | 15 | DISPLAY<1>_MC | 1 | NULL | 0 | DISPLAY<1> | 1 | 54 | 49152
FBPIN | 16 | DISPLAY<5>_MC | 1 | NULL | 0 | DISPLAY<5> | 1 | 53 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR17_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | Main_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/UIM | 5547 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5633 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | Main_COPY_0_COPY_0 | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/clk | 5417 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/clk_MC.Q | TX_CIRCUIT/clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/start | 5540 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/start_MC.Q | TX_CIRCUIT/start_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5416 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR2__ctinst/5 | 5539 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 6 | 12 | CT_SI6
SIGNAL | NODE | FOOBAR2__ctinst/6 | 5561 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | Main_COPY_0_COPY_0 | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/UIM | 5547 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 5550 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5545 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR3__ctinst/5 | 5548 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | Main_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/UIM | 5547 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR6__ctinst/4 | 5650 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR9_ | FOOBAR9__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR10_ | FOOBAR10__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR11_ | FOOBAR11__ctinst | Main_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/UIM | 5547 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR11__ctinst/4 | 5642 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR11__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

CT_INSTANCE | FOOBAR12_ | FOOBAR12__ctinst | Main_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/UIM | 5547 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR12__ctinst/4 | 5647 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR12__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

CT_INSTANCE | FOOBAR13_ | FOOBAR13__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR14_ | FOOBAR14__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR15_ | FOOBAR15__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR16_ | FOOBAR16__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 1
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

PLA | FOOBAR2_ | 36
PLA_TERM | 0 | 
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3> | IV_FALSE | TX_CIRCUIT/output<8>
PLA_TERM | 1 | 
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<9>
PLA_TERM | 2 | 
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<6>
PLA_TERM | 3 | 
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<7>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
PLA_TERM | 5 | 
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
PLA_TERM | 6 | 
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
PLA_TERM | 7 | 
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<4>
PLA_TERM | 8 | 
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<5>
PLA_TERM | 9 | 
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_FALSE | TX_CIRCUIT/output<2>
PLA_TERM | 10 | 
SPPTERM | 4 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3>
PLA_TERM | 11 | 
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<3>
PLA_TERM | 12 | 
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1>
PLA_TERM | 13 | 
SPPTERM | 2 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<0>
PLA_TERM | 14 | 
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<1>
PLA_TERM | 15 | 
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1>
PLA_TERM | 16 | 
SPPTERM | 2 | IV_FALSE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<2>
PLA_TERM | 17 | 
SPPTERM | 4 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<2>
PLA_TERM | 18 | 
SPPTERM | 2 | IV_FALSE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<3>
PLA_TERM | 19 | 
SPPTERM | 2 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<5>
PLA_TERM | 20 | 
SPPTERM | 5 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3>
PLA_TERM | 21 | 
SPPTERM | 2 | IV_FALSE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<4>
PLA_TERM | 22 | 
SPPTERM | 6 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4>
PLA_TERM | 23 | 
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<6>
PLA_TERM | 24 | 
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<5> | IV_TRUE | TX_CIRCUIT/divider<6>
PLA_TERM | 25 | 
SPPTERM | 1 | IV_TRUE | N_PZ_234
PLA_TERM | 26 | 
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<6>
PLA_TERM | 27 | 
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<6>
PLA_TERM | 28 | 
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<6>
PLA_TERM | 29 | 
SPPTERM | 8 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<5> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 30 | 
SPPTERM | 3 | IV_TRUE | N_PZ_234 | IV_FALSE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<6>
PLA_TERM | 34 | 
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/count<0>
PLA_TERM | 37 | 
SPPTERM | 2 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1>
PLA_TERM | 40 | 
SPPTERM | 3 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2>
PLA_TERM | 52 | 
SPPTERM | 2 | IV_FALSE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<2>
PLA_TERM | 55 | 
SPPTERM | 4 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3>

PLA | FOOBAR3_ | 9
PLA_TERM | 0 | 
SPPTERM | 15 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<5> | IV_FALSE | TX_CIRCUIT/divider<6> | IV_FALSE | TX_CIRCUIT/divider<9> | IV_FALSE | TX_CIRCUIT/divider<21>
PLA_TERM | 1 | 
SPPTERM | 14 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<9> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<7>
PLA_TERM | 2 | 
SPPTERM | 14 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<9> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<8>
PLA_TERM | 3 | 
SPPTERM | 2 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<8>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
PLA_TERM | 5 | 
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
PLA_TERM | 6 | 
SPPTERM | 9 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<5> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<6> | IV_TRUE | TX_CIRCUIT/divider<7>
PLA_TERM | 7 | 
SPPTERM | 8 | IV_TRUE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<5> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<6>
PLA_TERM | 8 | 
SPPTERM | 2 | IV_FALSE | N_PZ_234 | IV_TRUE | TX_CIRCUIT/divider<7>

PLA | FOOBAR6_ | 1
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

PLA | FOOBAR11_ | 1
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

PLA | FOOBAR12_ | 1
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

PLA | FOOBAR14_ | 3
PLA_TERM | 0 | 
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 7 | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
PLA_TERM | 2 | 
SPPTERM | 7 | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM

PLA | FOOBAR16_ | 14
PLA_TERM | 0 | 
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM
PLA_TERM | 2 | 
SPPTERM | 7 | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM
PLA_TERM | 3 | 
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 4 | 
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
PLA_TERM | 5 | 
SPPTERM | 7 | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
PLA_TERM | 6 | 
SPPTERM | 8 | IV_FALSE | DATA<0>_II/UIM | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM
PLA_TERM | 7 | 
SPPTERM | 6 | IV_FALSE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 8 | 
SPPTERM | 6 | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 9 | 
SPPTERM | 6 | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM
PLA_TERM | 10 | 
SPPTERM | 7 | IV_FALSE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 11 | 
SPPTERM | 6 | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
PLA_TERM | 12 | 
SPPTERM | 6 | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 13 | 
SPPTERM | 7 | IV_FALSE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM

BUSINFO | DATA<7:0> | 8 | 0 | 0 | DATA<0> | 7 | DATA<1> | 6 | DATA<2> | 5 | DATA<3> | 4 | DATA<4> | 3 | DATA<5> | 2 | DATA<6> | 1 | DATA<7> | 0
BUSINFO | DISPLAY<6:0> | 7 | 0 | 1 | DISPLAY<0> | 6 | DISPLAY<1> | 5 | DISPLAY<2> | 4 | DISPLAY<3> | 3 | DISPLAY<4> | 2 | DISPLAY<5> | 1 | DISPLAY<6> | 0

IOSTD | LVCMOS18
CLK50 | LVCMOS18
LOAD | LVCMOS18
BUSY | LVCMOS18
DATA<0> | LVCMOS18
DATA<1> | LVCMOS18
DATA<3> | LVCMOS18
DATA<4> | LVCMOS18
DATA<5> | LVCMOS18
DATA<6> | LVCMOS18
DATA<7> | LVCMOS18
DATA<2> | LVCMOS18
DISPLAY<0> | LVCMOS18
DISPLAY<1> | LVCMOS18
DISPLAY<2> | LVCMOS18
DISPLAY<3> | LVCMOS18
DISPLAY<4> | LVCMOS18
DISPLAY<5> | LVCMOS18
DISPLAY<6> | LVCMOS18
EN_SEGMENT | LVCMOS18
TXD | LVCMOS18
led | LVCMOS18


FB_ORDER_OF_INPUTS | FOOBAR1_ | 2 | LOAD | 143

FB_IMUX_INDEX | FOOBAR1_ | -1 | -1 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | TX_CIRCUIT/clk | NULL | 1 | TX_CIRCUIT/divider<1> | NULL | 3 | TX_CIRCUIT/count<2> | NULL | 4 | TX_CIRCUIT/divider<2> | NULL | 5 | TX_CIRCUIT/count<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 6 | TX_CIRCUIT/output<2> | NULL | 8 | TX_CIRCUIT/output<4> | NULL | 9 | N_PZ_234 | NULL | 10 | TX_CIRCUIT/divider<3> | NULL | 11 | TX_CIRCUIT/start | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 13 | TX_CIRCUIT/divider<4> | NULL | 15 | TX_CIRCUIT/divider<5> | NULL | 16 | TX_CIRCUIT/count<0> | NULL | 17 | TX_CIRCUIT/output<8> | NULL | 18 | TX_CIRCUIT/output<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 19 | TX_CIRCUIT/divider<0> | NULL | 20 | TX_CIRCUIT/output<7> | NULL | 22 | TX_CIRCUIT/output<5> | NULL | 24 | TX_CIRCUIT/output<6> | NULL | 27 | TX_CIRCUIT/count<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 30 | TX_CIRCUIT/divider<6> | NULL | 32 | TX_CIRCUIT/output<9> | NULL

FB_IMUX_INDEX | FOOBAR2_ | 205 | 213 | -1 | 209 | 212 | 210 | 374 | -1 | 354 | 230 | 211 | 226 | -1 | 204 | -1 | 203 | 215 | 196 | 275 | 201 | 195 | -1 | 187 | -1 | 189 | -1 | -1 | 208 | -1 | -1 | 202 | -1 | 197 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | TX_CIRCUIT/divider<13> | NULL | 1 | TX_CIRCUIT/divider<1> | NULL | 2 | TX_CIRCUIT/divider<19> | NULL | 3 | TX_CIRCUIT/divider<8> | NULL | 4 | TX_CIRCUIT/divider<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 5 | TX_CIRCUIT/divider<21> | NULL | 6 | TX_CIRCUIT/divider<6> | NULL | 7 | TX_CIRCUIT/divider<9> | NULL | 8 | TX_CIRCUIT/divider<5> | NULL | 9 | N_PZ_234 | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 10 | TX_CIRCUIT/divider<7> | NULL | 11 | TX_CIRCUIT/divider<16> | NULL | 12 | TX_CIRCUIT/divider<14> | NULL | 13 | TX_CIRCUIT/divider<4> | NULL | 14 | TX_CIRCUIT/divider<10> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 15 | TX_CIRCUIT/divider<3> | NULL | 16 | BUSY_MC.UIM | NULL | 19 | TX_CIRCUIT/divider<0> | NULL | 20 | LOAD | 143 | 22 | TX_CIRCUIT/divider<20> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 23 | TX_CIRCUIT/divider<17> | NULL | 26 | TX_CIRCUIT/divider<15> | NULL | 28 | TX_CIRCUIT/divider<11> | NULL | 29 | TX_CIRCUIT/divider<12> | NULL | 38 | TX_CIRCUIT/divider<18> | NULL

FB_IMUX_INDEX | FOOBAR3_ | 193 | 213 | 184 | 228 | 212 | 207 | 202 | 206 | 203 | 230 | 227 | 190 | 192 | 204 | 199 | 211 | 200 | -1 | -1 | 201 | 2 | -1 | 186 | 188 | -1 | -1 | 191 | -1 | 198 | 194 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 185 | -1


FB_ORDER_OF_INPUTS | FOOBAR6_ | 2 | LOAD | 143

FB_IMUX_INDEX | FOOBAR6_ | -1 | -1 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR11_ | 2 | LOAD | 143

FB_IMUX_INDEX | FOOBAR11_ | -1 | -1 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR12_ | 2 | LOAD | 143

FB_IMUX_INDEX | FOOBAR12_ | -1 | -1 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR14_ | 0 | DATA<2> | 124 | 3 | DATA<3> | 142 | 5 | DATA<1> | 39 | 6 | DATA<5> | 139 | 7 | DATA<6> | 138
FB_ORDER_OF_INPUTS | FOOBAR14_ | 8 | DATA<0> | 94 | 15 | DATA<7> | 137 | 21 | DATA<4> | 140

FB_IMUX_INDEX | FOOBAR14_ | 120 | -1 | -1 | 3 | -1 | 61 | 6 | 7 | 136 | -1 | -1 | -1 | -1 | -1 | -1 | 8 | -1 | -1 | -1 | -1 | -1 | 5 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR16_ | 0 | DATA<2> | 124 | 3 | DATA<3> | 142 | 5 | DATA<1> | 39 | 6 | DATA<5> | 139 | 7 | DATA<6> | 138
FB_ORDER_OF_INPUTS | FOOBAR16_ | 8 | DATA<0> | 94 | 15 | DATA<7> | 137 | 21 | DATA<4> | 140

FB_IMUX_INDEX | FOOBAR16_ | 120 | -1 | -1 | 3 | -1 | 61 | 6 | 7 | 136 | -1 | -1 | -1 | -1 | -1 | -1 | 8 | -1 | -1 | -1 | -1 | -1 | 5 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | CLK50 | 2 | 2
