/*
Developer   - Sriram Venkata Krishna
Date        - 11-08-2025
Platform    - HDL Bits
*/

//012. Vector 1

module top_module
    ( 
        input wire [15:0] in,
        output wire [7:0] out_hi,
        output wire [7:0] out_lo 
    );
    
    assign out_hi[7:0] = in[15:8];
    assign out_lo[7:0] = in[7:0];

endmodule
