make[1]: Entering directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
test -e work || vlib work 
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../rtl/verilog /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../rtl/verilog/*.v
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:03 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../rtl/verilog" /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../rtl/verilog/Controller_Pipeline.v /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../rtl/verilog/data_defs.v /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../rtl/verilog/Decode_Pipelined.v /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../rtl/verilog/Execute.v /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../rtl/verilog/Fetch.v /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../rtl/verilog/Mem_Access.v /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../rtl/verilog/TopLevelLC3.v /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../rtl/verilog/WriteBack.v 
-- Compiling module Controller_Pipeline
-- Compiling module Decode
-- Compiling module Execute
-- Compiling module extension
-- Compiling module ALU
-- Compiling module Fetch
-- Compiling module MemAccess
-- Compiling module LC3
-- Compiling module Writeback
-- Compiling module RegFile

Top level modules:
	LC3
End time: 06:02:05 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE   +incdir+../../../UVMF_2023.3/uvmf_base_pkg -F ../../../UVMF_2023.3/uvmf_base_pkg/uvmf_base_pkg_filelist_hdl.f
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:05 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+../../../UVMF_2023.3/uvmf_base_pkg" -F ../../../UVMF_2023.3/uvmf_base_pkg/uvmf_base_pkg_filelist_hdl.f 
-- Compiling package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:02:05 on Dec 06,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE   +incdir+../../../UVMF_2023.3/uvmf_base_pkg -F ../../../UVMF_2023.3/uvmf_base_pkg/uvmf_base_pkg_filelist_hvl.f
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:05 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+../../../UVMF_2023.3/uvmf_base_pkg" -F ../../../UVMF_2023.3/uvmf_base_pkg/uvmf_base_pkg_filelist_hvl.f 
-- Compiling package uvmf_base_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:02:08 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:08 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hdl.f 
-- Compiling package fetch_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:02:08 on Dec 06,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:08 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hvl.f 
-- Compiling package fetch_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package fetch_in_pkg_hdl

Top level modules:
	--none--
End time: 06:02:11 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:11 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_xrtl.f 
-- Compiling package fetch_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_in_pkg_hdl
-- Compiling interface fetch_in_if
-- Compiling package fetch_in_monitor_bfm_sv_unit
-- Compiling interface fetch_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package fetch_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package fetch_in_driver_bfm_sv_unit
-- Compiling interface fetch_in_driver_bfm

Top level modules:
	--none--
End time: 06:02:13 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:13 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hdl.f 
-- Compiling package fetch_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:02:14 on Dec 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:14 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hvl.f 
-- Compiling package fetch_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package fetch_out_pkg_hdl

Top level modules:
	--none--
End time: 06:02:17 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:17 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_xrtl.f 
-- Compiling package fetch_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_out_pkg_hdl
-- Compiling interface fetch_out_if
-- Compiling package fetch_out_monitor_bfm_sv_unit
-- Compiling interface fetch_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package fetch_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package fetch_out_driver_bfm_sv_unit
-- Compiling interface fetch_out_driver_bfm

Top level modules:
	--none--
End time: 06:02:19 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:19 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hdl.f 
-- Compiling package decode_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:02:20 on Dec 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:20 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hvl.f 
-- Compiling package decode_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package decode_in_pkg_hdl

Top level modules:
	--none--
End time: 06:02:22 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:22 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_xrtl.f 
-- Compiling package decode_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package decode_in_pkg_hdl
-- Compiling interface decode_in_if
-- Compiling package decode_in_monitor_bfm_sv_unit
-- Compiling interface decode_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package decode_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package decode_in_driver_bfm_sv_unit
-- Compiling interface decode_in_driver_bfm

Top level modules:
	--none--
End time: 06:02:25 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:25 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hdl.f 
-- Compiling package decode_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:02:26 on Dec 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:26 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hvl.f 
-- Compiling package decode_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package decode_out_pkg_hdl

Top level modules:
	--none--
End time: 06:02:28 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:28 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_xrtl.f 
-- Compiling package decode_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package decode_out_pkg_hdl
-- Compiling interface decode_out_if
-- Compiling package decode_out_monitor_bfm_sv_unit
-- Compiling interface decode_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package decode_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package decode_out_driver_bfm_sv_unit
-- Compiling interface decode_out_driver_bfm

Top level modules:
	--none--
End time: 06:02:31 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:31 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hdl.f 
-- Compiling package execute_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:02:32 on Dec 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:32 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hvl.f 
-- Compiling package execute_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package execute_in_pkg_hdl

Top level modules:
	--none--
End time: 06:02:34 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:34 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_xrtl.f 
-- Compiling package execute_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package execute_in_pkg_hdl
-- Compiling interface execute_in_if
-- Compiling package execute_in_monitor_bfm_sv_unit
-- Compiling interface execute_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package execute_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package execute_in_driver_bfm_sv_unit
-- Compiling interface execute_in_driver_bfm

Top level modules:
	--none--
End time: 06:02:37 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:37 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hdl.f 
-- Compiling package execute_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:02:38 on Dec 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:38 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hvl.f 
-- Compiling package execute_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package execute_out_pkg_hdl

Top level modules:
	--none--
End time: 06:02:40 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:40 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_xrtl.f 
-- Compiling package execute_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package execute_out_pkg_hdl
-- Compiling interface execute_out_if
-- Compiling package execute_out_monitor_bfm_sv_unit
-- Compiling interface execute_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package execute_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package execute_out_driver_bfm_sv_unit
-- Compiling interface execute_out_driver_bfm

Top level modules:
	--none--
End time: 06:02:43 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:43 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hdl.f 
-- Compiling package writeback_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:02:44 on Dec 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:44 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hvl.f 
-- Compiling package writeback_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package writeback_in_pkg_hdl

Top level modules:
	--none--
End time: 06:02:46 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:46 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_xrtl.f 
-- Compiling package writeback_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package writeback_in_pkg_hdl
-- Compiling interface writeback_in_if
-- Compiling package writeback_in_monitor_bfm_sv_unit
-- Compiling interface writeback_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package writeback_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package writeback_in_driver_bfm_sv_unit
-- Compiling interface writeback_in_driver_bfm

Top level modules:
	--none--
End time: 06:02:49 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:49 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hdl.f 
-- Compiling package writeback_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:02:50 on Dec 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:50 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hvl.f 
-- Compiling package writeback_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package writeback_out_pkg_hdl

Top level modules:
	--none--
End time: 06:02:52 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:52 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_xrtl.f 
-- Compiling package writeback_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package writeback_out_pkg_hdl
-- Compiling interface writeback_out_if
-- Compiling package writeback_out_monitor_bfm_sv_unit
-- Compiling interface writeback_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package writeback_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package writeback_out_driver_bfm_sv_unit
-- Compiling interface writeback_out_driver_bfm

Top level modules:
	--none--
End time: 06:02:55 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:55 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hdl.f 
-- Compiling package memaccess_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:02:56 on Dec 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:56 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hvl.f 
-- Compiling package memaccess_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package memaccess_in_pkg_hdl

Top level modules:
	--none--
End time: 06:02:57 on Dec 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:02:57 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_xrtl.f 
-- Compiling package memaccess_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package memaccess_in_pkg_hdl
-- Compiling interface memaccess_in_if
-- Compiling package memaccess_in_monitor_bfm_sv_unit
-- Compiling interface memaccess_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package memaccess_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package memaccess_in_driver_bfm_sv_unit
-- Compiling interface memaccess_in_driver_bfm

Top level modules:
	--none--
End time: 06:03:00 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:00 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hdl.f 
-- Compiling package memaccess_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:03:01 on Dec 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:01 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hvl.f 
-- Compiling package memaccess_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package memaccess_out_pkg_hdl

Top level modules:
	--none--
End time: 06:03:03 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:03 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_xrtl.f 
-- Compiling package memaccess_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package memaccess_out_pkg_hdl
-- Compiling interface memaccess_out_if
-- Compiling package memaccess_out_monitor_bfm_sv_unit
-- Compiling interface memaccess_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package memaccess_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package memaccess_out_driver_bfm_sv_unit
-- Compiling interface memaccess_out_driver_bfm

Top level modules:
	--none--
End time: 06:03:06 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_in_pkg/control_in_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:06 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_in_pkg/control_in_filelist_hdl.f 
-- Compiling package control_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:03:07 on Dec 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_in_pkg/control_in_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:07 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_in_pkg/control_in_filelist_hvl.f 
-- Compiling package control_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package control_in_pkg_hdl

Top level modules:
	--none--
End time: 06:03:09 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_in_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_in_pkg/control_in_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:09 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_in_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_in_pkg/control_in_filelist_xrtl.f 
-- Compiling package control_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package control_in_pkg_hdl
-- Compiling interface control_in_if
-- Compiling package control_in_monitor_bfm_sv_unit
-- Compiling interface control_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package control_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package control_in_driver_bfm_sv_unit
-- Compiling interface control_in_driver_bfm

Top level modules:
	--none--
End time: 06:03:12 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_out_pkg/control_out_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:12 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_out_pkg/control_out_filelist_hdl.f 
-- Compiling package control_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:03:12 on Dec 06,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_out_pkg/control_out_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:12 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_out_pkg/control_out_filelist_hvl.f 
-- Compiling package control_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package control_out_pkg_hdl

Top level modules:
	--none--
End time: 06:03:14 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_out_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_out_pkg/control_out_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:15 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_out_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/control_out_pkg/control_out_filelist_xrtl.f 
-- Compiling package control_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package control_out_pkg_hdl
-- Compiling interface control_out_if
-- Compiling package control_out_monitor_bfm_sv_unit
-- Compiling interface control_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package control_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package control_out_driver_bfm_sv_unit
-- Compiling interface control_out_driver_bfm

Top level modules:
	--none--
End time: 06:03:17 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:17 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_hdl.f 
-- Compiling package imem_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:03:18 on Dec 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:18 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_hvl.f 
-- Compiling package imem_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package imem_pkg_hdl

Top level modules:
	--none--
End time: 06:03:20 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:20 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_xrtl.f 
-- Compiling package imem_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package imem_pkg_hdl
-- Compiling interface imem_if
-- Compiling package imem_monitor_bfm_sv_unit
-- Compiling interface imem_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package imem_pkg
-- Importing package uvmf_base_pkg
-- Compiling package imem_driver_bfm_sv_unit
-- Compiling interface imem_driver_bfm

Top level modules:
	--none--
End time: 06:03:23 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_hdl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:23 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_hdl.f 
-- Compiling package dmem_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:03:24 on Dec 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_hvl.f 
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:24 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_hvl.f 
-- Compiling package dmem_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package dmem_pkg_hdl

Top level modules:
	--none--
End time: 06:03:27 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_xrtl.f  
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:27 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_xrtl.f 
-- Compiling package dmem_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package dmem_pkg_hdl
-- Compiling interface dmem_if
-- Compiling package dmem_monitor_bfm_sv_unit
-- Compiling interface dmem_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package dmem_pkg
-- Importing package uvmf_base_pkg
-- Compiling package dmem_driver_bfm_sv_unit
-- Compiling interface dmem_driver_bfm

Top level modules:
	--none--
End time: 06:03:29 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_prediction_pkg /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_prediction_pkg/lc3_prediction_pkg.sv
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:29 on Dec 06,2023
vlog "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_prediction_pkg" /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_prediction_pkg/lc3_prediction_pkg.sv 
-- Compiling package lc3_prediction_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)

Top level modules:
	--none--
End time: 06:03:31 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/fetch_env_pkg /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/fetch_env_pkg/fetch_env_pkg.sv
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:31 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/fetch_env_pkg" /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/fetch_env_pkg/fetch_env_pkg.sv 
-- Compiling package fetch_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl

Top level modules:
	--none--
End time: 06:03:33 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/decode_env_pkg /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/decode_env_pkg/decode_env_pkg.sv
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:33 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/decode_env_pkg" /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/decode_env_pkg/decode_env_pkg.sv 
-- Compiling package decode_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl

Top level modules:
	--none--
End time: 06:03:35 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/execute_env_pkg /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/execute_env_pkg/execute_env_pkg.sv
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:36 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/execute_env_pkg" /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/execute_env_pkg/execute_env_pkg.sv 
-- Compiling package execute_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl

Top level modules:
	--none--
End time: 06:03:38 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/writeback_env_pkg /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/writeback_env_pkg/writeback_env_pkg.sv
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:38 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/writeback_env_pkg" /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/writeback_env_pkg/writeback_env_pkg.sv 
-- Compiling package writeback_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl

Top level modules:
	--none--
End time: 06:03:40 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/memaccess_env_pkg.sv
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:40 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg" /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/memaccess_env_pkg.sv 
-- Compiling package memaccess_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl

Top level modules:
	--none--
End time: 06:03:42 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/control_env_pkg /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/control_env_pkg/control_env_pkg.sv
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:42 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/control_env_pkg" /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/control_env_pkg/control_env_pkg.sv 
-- Compiling package control_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package control_in_pkg
-- Importing package control_in_pkg_hdl
-- Importing package control_out_pkg
-- Importing package control_out_pkg_hdl

Top level modules:
	--none--
End time: 06:03:44 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_env_pkg /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_env_pkg/lc3_env_pkg.sv
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:44 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_env_pkg" /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_env_pkg/lc3_env_pkg.sv 
-- Compiling package lc3_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_env_pkg
-- Importing package lc3_prediction_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package decode_env_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_env_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_env_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package control_env_pkg
-- Importing package control_in_pkg
-- Importing package control_in_pkg_hdl
-- Importing package control_out_pkg
-- Importing package control_out_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl

Top level modules:
	--none--
End time: 06:03:47 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/sequences /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/parameters/lc3_parameters_pkg.sv
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:47 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/sequences" /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/parameters/lc3_parameters_pkg.sv 
-- Compiling package lc3_parameters_pkg
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 06:03:47 on Dec 06,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/sequences /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/sequences/lc3_sequences_pkg.sv
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:48 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/sequences" /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/sequences/lc3_sequences_pkg.sv 
-- Compiling package lc3_sequences_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package control_in_pkg
-- Importing package control_in_pkg_hdl
-- Importing package control_out_pkg
-- Importing package control_out_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package lc3_parameters_pkg
-- Importing package lc3_env_pkg
-- Importing package fetch_env_pkg
-- Importing package lc3_prediction_pkg
-- Importing package decode_env_pkg
-- Importing package execute_env_pkg
-- Importing package memaccess_env_pkg
-- Importing package writeback_env_pkg
-- Importing package control_env_pkg

Top level modules:
	--none--
End time: 06:03:50 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/tests /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/tests/lc3_test_pkg.sv
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:50 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/tests" /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/tests/lc3_test_pkg.sv 
-- Compiling package lc3_test_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_parameters_pkg
-- Importing package lc3_env_pkg
-- Importing package fetch_env_pkg
-- Importing package lc3_prediction_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package decode_env_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_env_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_env_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package control_env_pkg
-- Importing package control_in_pkg
-- Importing package control_in_pkg_hdl
-- Importing package control_out_pkg
-- Importing package control_out_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl
-- Importing package lc3_sequences_pkg

Top level modules:
	--none--
End time: 06:03:53 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/questa_mvc_src/sv +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/testbench -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/testbench/top_filelist_hvl.f
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:53 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/questa_mvc_src/sv" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/testbench" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/testbench/top_filelist_hvl.f 
-- Compiling package hvl_top_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package lc3_test_pkg
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_parameters_pkg
-- Importing package lc3_env_pkg
-- Importing package fetch_env_pkg
-- Importing package lc3_prediction_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package decode_env_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_env_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_env_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package control_env_pkg
-- Importing package control_in_pkg
-- Importing package control_in_pkg_hdl
-- Importing package control_out_pkg
-- Importing package control_out_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl
-- Importing package lc3_sequences_pkg
-- Compiling module hvl_top

Top level modules:
	hvl_top
End time: 06:03:56 on Dec 06,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/testbench -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/testbench/top_filelist_hdl.f
QuestaSim vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:56 on Dec 06,2023
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/testbench" -F /mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim/../tb/testbench/top_filelist_hdl.f 
-- Compiling module LC3
-- Compiling module hdl_top
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)

Top level modules:
	hdl_top
End time: 06:03:58 on Dec 06,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vopt +cover=bsf+/hdl_top/DUT.      hvl_top hdl_top    -o optimized_batch_top_tb
QuestaSim vopt 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 06:03:58 on Dec 06,2023
vopt "+cover=bsf+/hdl_top/DUT." hvl_top hdl_top -o optimized_batch_top_tb 

Top level modules:
	hvl_top
	hdl_top

Analyzing design...
-- Loading module hvl_top
-- Loading module hdl_top
-- Loading package mtiUvm.questa_uvm_pkg
-- Loading interface fetch_in_if
-- Loading interface fetch_out_if
-- Loading interface decode_in_if
-- Loading interface decode_out_if
-- Loading interface execute_in_if
-- Loading interface execute_out_if
-- Loading interface writeback_in_if
-- Loading interface writeback_out_if
-- Loading interface memaccess_in_if
-- Loading interface memaccess_out_if
-- Loading interface control_in_if
-- Loading interface control_out_if
-- Loading interface imem_if
-- Loading interface dmem_if
-- Loading interface fetch_in_monitor_bfm
-- Loading interface fetch_in_driver_bfm
-- Loading interface fetch_out_monitor_bfm
-- Loading interface fetch_out_driver_bfm
-- Loading interface decode_in_monitor_bfm
-- Loading interface decode_in_driver_bfm
-- Loading interface decode_out_monitor_bfm
-- Loading interface decode_out_driver_bfm
-- Loading interface execute_in_monitor_bfm
-- Loading interface execute_in_driver_bfm
-- Loading interface execute_out_monitor_bfm
-- Loading interface execute_out_driver_bfm
-- Loading interface writeback_in_monitor_bfm
-- Loading interface writeback_in_driver_bfm
-- Loading interface writeback_out_monitor_bfm
-- Loading interface writeback_out_driver_bfm
-- Loading interface memaccess_in_monitor_bfm
-- Loading interface memaccess_in_driver_bfm
-- Loading interface memaccess_out_monitor_bfm
-- Loading interface memaccess_out_driver_bfm
-- Loading interface control_in_monitor_bfm
-- Loading interface control_in_driver_bfm
-- Loading interface control_out_monitor_bfm
-- Loading interface control_out_driver_bfm
-- Loading interface imem_monitor_bfm
-- Loading interface imem_driver_bfm
-- Loading interface dmem_monitor_bfm
-- Loading interface dmem_driver_bfm
-- Loading module LC3
-- Loading module Fetch
-- Loading module Decode
-- Loading module Execute
-- Loading module ALU
-- Loading module extension
-- Loading module MemAccess
-- Loading module Writeback
-- Loading module RegFile
-- Loading module Controller_Pipeline
Optimizing 170 design-units (inlining 9/42 module instances):
-- Optimizing interface execute_in_driver_bfm(fast)
-- Optimizing interface decode_out_monitor_bfm(fast)
-- Optimizing interface decode_out_driver_bfm(fast)
-- Optimizing interface decode_in_monitor_bfm(fast)
-- Optimizing interface decode_in_driver_bfm(fast)
-- Optimizing interface fetch_out_monitor_bfm(fast)
-- Optimizing interface fetch_out_driver_bfm(fast)
-- Optimizing interface fetch_in_monitor_bfm(fast)
-- Optimizing interface fetch_in_driver_bfm(fast)
-- Optimizing interface dmem_if(fast)
-- Optimizing interface imem_if(fast)
-- Optimizing interface control_out_if(fast)
-- Optimizing interface control_in_if(fast)
-- Optimizing interface memaccess_out_if(fast)
-- Optimizing interface memaccess_in_if(fast)
-- Optimizing interface writeback_out_if(fast)
-- Optimizing interface writeback_in_if(fast)
-- Optimizing interface execute_out_if(fast)
-- Optimizing interface execute_in_if(fast)
-- Optimizing interface decode_out_if(fast)
-- Optimizing interface decode_in_if(fast)
-- Optimizing interface fetch_out_if(fast)
-- Optimizing interface fetch_in_if(fast)
-- Optimizing package execute_in_monitor_bfm_sv_unit(fast)
-- Optimizing package execute_in_driver_bfm_sv_unit(fast)
-- Optimizing package execute_out_monitor_bfm_sv_unit(fast)
-- Optimizing package execute_out_driver_bfm_sv_unit(fast)
-- Optimizing package writeback_in_monitor_bfm_sv_unit(fast)
-- Optimizing package writeback_in_driver_bfm_sv_unit(fast)
-- Optimizing package writeback_out_monitor_bfm_sv_unit(fast)
-- Optimizing package writeback_out_driver_bfm_sv_unit(fast)
-- Optimizing package memaccess_in_monitor_bfm_sv_unit(fast)
-- Optimizing package memaccess_in_driver_bfm_sv_unit(fast)
-- Optimizing package memaccess_out_monitor_bfm_sv_unit(fast)
-- Optimizing package memaccess_out_driver_bfm_sv_unit(fast)
-- Optimizing package control_in_monitor_bfm_sv_unit(fast)
-- Optimizing package control_in_driver_bfm_sv_unit(fast)
-- Optimizing package control_out_monitor_bfm_sv_unit(fast)
-- Optimizing package control_out_driver_bfm_sv_unit(fast)
-- Optimizing package imem_monitor_bfm_sv_unit(fast)
-- Optimizing package imem_driver_bfm_sv_unit(fast)
-- Optimizing package dmem_monitor_bfm_sv_unit(fast)
-- Optimizing package dmem_driver_bfm_sv_unit(fast)
-- Optimizing package hvl_top_sv_unit(fast)
-- Optimizing interface dmem_monitor_bfm(fast)
-- Optimizing interface dmem_driver_bfm(fast)
-- Optimizing interface imem_monitor_bfm(fast)
-- Optimizing interface imem_driver_bfm(fast)
-- Optimizing interface control_out_monitor_bfm(fast)
-- Optimizing interface control_out_driver_bfm(fast)
-- Optimizing interface control_in_monitor_bfm(fast)
-- Optimizing interface control_in_driver_bfm(fast)
-- Optimizing interface memaccess_out_monitor_bfm(fast)
-- Optimizing interface memaccess_out_driver_bfm(fast)
-- Optimizing interface memaccess_in_monitor_bfm(fast)
-- Optimizing interface memaccess_in_driver_bfm(fast)
-- Optimizing interface writeback_out_monitor_bfm(fast)
-- Optimizing interface writeback_out_driver_bfm(fast)
-- Optimizing interface writeback_in_monitor_bfm(fast)
-- Optimizing interface writeback_in_driver_bfm(fast)
-- Optimizing interface execute_out_monitor_bfm(fast)
-- Optimizing interface execute_out_driver_bfm(fast)
-- Optimizing interface execute_in_monitor_bfm(fast)
-- Optimizing package fetch_in_pkg_hdl(fast)
-- Optimizing package fetch_in_if_sv_unit(fast)
-- Optimizing package fetch_out_pkg_hdl(fast)
-- Optimizing package fetch_out_if_sv_unit(fast)
-- Optimizing package decode_in_if_sv_unit(fast)
-- Optimizing package decode_out_pkg_hdl(fast)
-- Optimizing package decode_out_if_sv_unit(fast)
-- Optimizing package execute_in_pkg_hdl(fast)
-- Optimizing package execute_in_if_sv_unit(fast)
-- Optimizing package execute_out_pkg_hdl(fast)
-- Optimizing package execute_out_if_sv_unit(fast)
-- Optimizing package writeback_in_pkg_hdl(fast)
-- Optimizing package writeback_in_if_sv_unit(fast)
-- Optimizing package writeback_out_pkg_hdl(fast)
-- Optimizing package writeback_out_if_sv_unit(fast)
-- Optimizing package memaccess_in_pkg_hdl(fast)
-- Optimizing package memaccess_in_if_sv_unit(fast)
-- Optimizing package memaccess_out_pkg_hdl(fast)
-- Optimizing package memaccess_out_if_sv_unit(fast)
-- Optimizing package control_in_if_sv_unit(fast)
-- Optimizing package control_out_if_sv_unit(fast)
-- Optimizing package imem_if_sv_unit(fast)
-- Optimizing package dmem_pkg_hdl(fast)
-- Optimizing package dmem_if_sv_unit(fast)
-- Optimizing package fetch_in_monitor_bfm_sv_unit(fast)
-- Optimizing package fetch_in_driver_bfm_sv_unit(fast)
-- Optimizing package fetch_out_monitor_bfm_sv_unit(fast)
-- Optimizing package fetch_out_driver_bfm_sv_unit(fast)
-- Optimizing package decode_in_monitor_bfm_sv_unit(fast)
-- Optimizing package decode_in_driver_bfm_sv_unit(fast)
-- Optimizing package decode_out_monitor_bfm_sv_unit(fast)
-- Optimizing package decode_out_driver_bfm_sv_unit(fast)
-- Optimizing package lc3_parameters_pkg(fast)
-- Optimizing interface dmem_if(fast__1)
-- Optimizing interface fetch_in_if(fast__1)
-- Optimizing interface decode_in_if(fast__1)
-- Optimizing interface writeback_out_if(fast__1)
-- Optimizing interface memaccess_out_if(fast__1)
-- Optimizing interface imem_if(fast__1)
-- Optimizing module hvl_top(fast)
-- Optimizing package uvmf_base_pkg_hdl(fast)
-- Optimizing package decode_in_pkg_hdl(fast)
-- Optimizing package control_in_pkg_hdl(fast)
-- Optimizing package control_out_pkg_hdl(fast)
-- Optimizing package imem_pkg_hdl(fast)
-- Optimizing package fetch_env_pkg(fast)
-- Optimizing package decode_env_pkg(fast)
-- Optimizing package memaccess_env_pkg(fast)
-- Optimizing package writeback_env_pkg(fast)
-- Optimizing package lc3_sequences_pkg(fast)
-- Optimizing module hdl_top(fast)
-- Optimizing interface execute_in_monitor_bfm(fast__1)
-- Optimizing interface control_out_monitor_bfm(fast__1)
-- Optimizing interface execute_out_monitor_bfm(fast__1)
-- Optimizing interface decode_in_monitor_bfm(fast__1)
-- Optimizing interface writeback_in_monitor_bfm(fast__1)
-- Optimizing interface imem_driver_bfm(fast__1)
-- Optimizing interface dmem_driver_bfm(fast__1)
-- Optimizing interface control_in_monitor_bfm(fast__1)
-- Optimizing interface decode_out_monitor_bfm(fast__1)
-- Optimizing interface memaccess_in_monitor_bfm(fast__1)
-- Optimizing interface dmem_monitor_bfm(fast__1)
-- Optimizing interface imem_monitor_bfm(fast__1)
-- Optimizing interface writeback_out_monitor_bfm(fast__1)
-- Optimizing interface memaccess_out_monitor_bfm(fast__1)
-- Optimizing interface fetch_in_monitor_bfm(fast__1)
-- Optimizing interface fetch_out_monitor_bfm(fast__1)
-- Optimizing interface execute_in_if(fast__1)
-- Optimizing interface execute_out_if(fast__1)
-- Optimizing interface control_out_if(fast__1)
-- Optimizing interface writeback_in_if(fast__1)
-- Optimizing interface control_in_if(fast__1)
-- Optimizing interface decode_out_if(fast__1)
-- Optimizing interface fetch_out_if(fast__1)
-- Optimizing interface memaccess_in_if(fast__1)
-- Optimizing package fetch_in_pkg(fast)
-- Optimizing package fetch_out_pkg(fast)
-- Optimizing package decode_out_pkg(fast)
-- Optimizing package execute_out_pkg(fast)
-- Optimizing package writeback_in_pkg(fast)
-- Optimizing package writeback_out_pkg(fast)
-- Optimizing package memaccess_in_pkg(fast)
-- Optimizing package memaccess_out_pkg(fast)
-- Optimizing package control_in_pkg(fast)
-- Optimizing package dmem_pkg(fast)
-- Optimizing package lc3_prediction_pkg(fast)
-- Optimizing package execute_env_pkg(fast)
-- Optimizing package control_env_pkg(fast)
-- Optimizing package lc3_env_pkg(fast)
-- Inlining module Fetch(fast)
-- Inlining module Decode(fast)
-- Inlining module ALU(fast)
-- Inlining module extension(fast)
-- Inlining module Execute(fast)
-- Inlining module MemAccess(fast)
-- Inlining module RegFile(fast)
-- Inlining module Writeback(fast)
-- Inlining module Controller_Pipeline(fast)
-- Optimizing module LC3(fast)
-- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
-- Optimizing package mtiUvm.questa_uvm_pkg(fast)
-- Optimizing package uvmf_base_pkg(fast)
-- Optimizing package decode_in_pkg(fast)
-- Optimizing package execute_in_pkg(fast)
-- Optimizing package control_out_pkg(fast)
-- Optimizing package imem_pkg(fast)
-- Optimizing package lc3_test_pkg(fast)
Optimized design name is optimized_batch_top_tb
End time: 06:04:08 on Dec 06,2023, Elapsed time: 0:00:10
Errors: 0, Warnings: 0
vopt +cover=bsf+/hdl_top/DUT.   +acc    hvl_top hdl_top    -o optimized_debug_top_tb
QuestaSim vopt 2023.2_2 Compiler 2023.06 Jun  9 2023
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
Start time: 06:04:08 on Dec 06,2023
vopt "+cover=bsf+/hdl_top/DUT." "+acc" hvl_top hdl_top -o optimized_debug_top_tb 

Top level modules:
	hvl_top
	hdl_top

Analyzing design...
-- Loading module hvl_top
-- Loading module hdl_top
-- Loading package mtiUvm.questa_uvm_pkg
-- Loading interface fetch_in_if
-- Loading interface fetch_out_if
-- Loading interface decode_in_if
-- Loading interface decode_out_if
-- Loading interface execute_in_if
-- Loading interface execute_out_if
-- Loading interface writeback_in_if
-- Loading interface writeback_out_if
-- Loading interface memaccess_in_if
-- Loading interface memaccess_out_if
-- Loading interface control_in_if
-- Loading interface control_out_if
-- Loading interface imem_if
-- Loading interface dmem_if
-- Loading interface fetch_in_monitor_bfm
-- Loading interface fetch_in_driver_bfm
-- Loading interface fetch_out_monitor_bfm
-- Loading interface fetch_out_driver_bfm
-- Loading interface decode_in_monitor_bfm
-- Loading interface decode_in_driver_bfm
-- Loading interface decode_out_monitor_bfm
-- Loading interface decode_out_driver_bfm
-- Loading interface execute_in_monitor_bfm
-- Loading interface execute_in_driver_bfm
-- Loading interface execute_out_monitor_bfm
-- Loading interface execute_out_driver_bfm
-- Loading interface writeback_in_monitor_bfm
-- Loading interface writeback_in_driver_bfm
-- Loading interface writeback_out_monitor_bfm
-- Loading interface writeback_out_driver_bfm
-- Loading interface memaccess_in_monitor_bfm
-- Loading interface memaccess_in_driver_bfm
-- Loading interface memaccess_out_monitor_bfm
-- Loading interface memaccess_out_driver_bfm
-- Loading interface control_in_monitor_bfm
-- Loading interface control_in_driver_bfm
-- Loading interface control_out_monitor_bfm
-- Loading interface control_out_driver_bfm
-- Loading interface imem_monitor_bfm
-- Loading interface imem_driver_bfm
-- Loading interface dmem_monitor_bfm
-- Loading interface dmem_driver_bfm
-- Loading module LC3
-- Loading module Fetch
-- Loading module Decode
-- Loading module Execute
-- Loading module ALU
-- Loading module extension
-- Loading module MemAccess
-- Loading module Writeback
-- Loading module RegFile
-- Loading module Controller_Pipeline
Optimizing 170 design-units (inlining 0/42 module instances):
-- Optimizing interface control_out_driver_bfm(fast)
-- Optimizing interface control_in_monitor_bfm(fast)
-- Optimizing interface control_in_driver_bfm(fast)
-- Optimizing interface memaccess_out_monitor_bfm(fast)
-- Optimizing interface memaccess_out_driver_bfm(fast)
-- Optimizing interface memaccess_in_monitor_bfm(fast)
-- Optimizing interface memaccess_in_driver_bfm(fast)
-- Optimizing interface writeback_out_monitor_bfm(fast)
-- Optimizing interface writeback_out_driver_bfm(fast)
-- Optimizing interface writeback_in_monitor_bfm(fast)
-- Optimizing interface writeback_in_driver_bfm(fast)
-- Optimizing interface execute_out_monitor_bfm(fast)
-- Optimizing interface execute_out_driver_bfm(fast)
-- Optimizing interface execute_in_monitor_bfm(fast)
-- Optimizing interface execute_in_driver_bfm(fast)
-- Optimizing interface decode_out_monitor_bfm(fast)
-- Optimizing interface decode_out_driver_bfm(fast)
-- Optimizing interface decode_in_monitor_bfm(fast)
-- Optimizing interface decode_in_driver_bfm(fast)
-- Optimizing interface fetch_out_monitor_bfm(fast)
-- Optimizing interface fetch_out_driver_bfm(fast)
-- Optimizing interface fetch_in_monitor_bfm(fast)
-- Optimizing interface fetch_in_driver_bfm(fast)
-- Optimizing interface dmem_if(fast)
-- Optimizing interface imem_if(fast)
-- Optimizing interface control_out_if(fast)
-- Optimizing interface control_in_if(fast)
-- Optimizing interface memaccess_out_if(fast)
-- Optimizing interface memaccess_in_if(fast)
-- Optimizing interface writeback_out_if(fast)
-- Optimizing interface writeback_in_if(fast)
-- Optimizing interface execute_out_if(fast)
-- Optimizing interface execute_in_if(fast)
-- Optimizing interface decode_out_if(fast)
-- Optimizing interface decode_in_if(fast)
-- Optimizing interface fetch_out_if(fast)
-- Optimizing interface fetch_in_if(fast)
-- Optimizing package memaccess_out_if_sv_unit(fast)
-- Optimizing package control_in_if_sv_unit(fast)
-- Optimizing package control_out_if_sv_unit(fast)
-- Optimizing package imem_if_sv_unit(fast)
-- Optimizing package dmem_if_sv_unit(fast)
-- Optimizing package fetch_in_monitor_bfm_sv_unit(fast)
-- Optimizing package fetch_in_driver_bfm_sv_unit(fast)
-- Optimizing package fetch_out_monitor_bfm_sv_unit(fast)
-- Optimizing package fetch_out_driver_bfm_sv_unit(fast)
-- Optimizing package decode_in_monitor_bfm_sv_unit(fast)
-- Optimizing package decode_in_driver_bfm_sv_unit(fast)
-- Optimizing package decode_out_monitor_bfm_sv_unit(fast)
-- Optimizing package decode_out_driver_bfm_sv_unit(fast)
-- Optimizing package execute_in_monitor_bfm_sv_unit(fast)
-- Optimizing package execute_in_driver_bfm_sv_unit(fast)
-- Optimizing package execute_out_monitor_bfm_sv_unit(fast)
-- Optimizing package execute_out_driver_bfm_sv_unit(fast)
-- Optimizing package writeback_in_monitor_bfm_sv_unit(fast)
-- Optimizing package writeback_in_driver_bfm_sv_unit(fast)
-- Optimizing package writeback_out_monitor_bfm_sv_unit(fast)
-- Optimizing package writeback_out_driver_bfm_sv_unit(fast)
-- Optimizing package memaccess_in_monitor_bfm_sv_unit(fast)
-- Optimizing package memaccess_in_driver_bfm_sv_unit(fast)
-- Optimizing package memaccess_out_monitor_bfm_sv_unit(fast)
-- Optimizing package memaccess_out_driver_bfm_sv_unit(fast)
-- Optimizing package control_in_monitor_bfm_sv_unit(fast)
-- Optimizing package control_in_driver_bfm_sv_unit(fast)
-- Optimizing package control_out_monitor_bfm_sv_unit(fast)
-- Optimizing package control_out_driver_bfm_sv_unit(fast)
-- Optimizing package imem_monitor_bfm_sv_unit(fast)
-- Optimizing package imem_driver_bfm_sv_unit(fast)
-- Optimizing package dmem_monitor_bfm_sv_unit(fast)
-- Optimizing package dmem_driver_bfm_sv_unit(fast)
-- Optimizing package hvl_top_sv_unit(fast)
-- Optimizing interface dmem_monitor_bfm(fast)
-- Optimizing interface dmem_driver_bfm(fast)
-- Optimizing interface imem_monitor_bfm(fast)
-- Optimizing interface imem_driver_bfm(fast)
-- Optimizing interface control_out_monitor_bfm(fast)
-- Optimizing package fetch_in_pkg_hdl(fast)
-- Optimizing package fetch_in_if_sv_unit(fast)
-- Optimizing package fetch_out_pkg_hdl(fast)
-- Optimizing package fetch_out_if_sv_unit(fast)
-- Optimizing package decode_in_pkg_hdl(fast)
-- Optimizing package decode_in_if_sv_unit(fast)
-- Optimizing package decode_out_pkg_hdl(fast)
-- Optimizing package decode_out_if_sv_unit(fast)
-- Optimizing package execute_in_pkg_hdl(fast)
-- Optimizing package execute_in_if_sv_unit(fast)
-- Optimizing package execute_out_pkg_hdl(fast)
-- Optimizing package execute_out_if_sv_unit(fast)
-- Optimizing package writeback_in_pkg_hdl(fast)
-- Optimizing package writeback_in_if_sv_unit(fast)
-- Optimizing package writeback_out_pkg_hdl(fast)
-- Optimizing package writeback_out_if_sv_unit(fast)
-- Optimizing package memaccess_in_pkg_hdl(fast)
-- Optimizing package memaccess_in_if_sv_unit(fast)
-- Optimizing package memaccess_out_pkg_hdl(fast)
-- Optimizing package control_in_pkg_hdl(fast)
-- Optimizing package control_out_pkg_hdl(fast)
-- Optimizing package imem_pkg_hdl(fast)
-- Optimizing package dmem_pkg_hdl(fast)
-- Optimizing package lc3_parameters_pkg(fast)
-- Optimizing interface execute_in_if(fast__1)
-- Optimizing interface execute_out_if(fast__1)
-- Optimizing interface control_out_if(fast__1)
-- Optimizing interface writeback_in_if(fast__1)
-- Optimizing interface control_in_if(fast__1)
-- Optimizing interface decode_out_if(fast__1)
-- Optimizing interface fetch_out_if(fast__1)
-- Optimizing interface memaccess_in_if(fast__1)
-- Optimizing interface dmem_if(fast__1)
-- Optimizing interface fetch_in_if(fast__1)
-- Optimizing interface decode_in_if(fast__1)
-- Optimizing interface writeback_out_if(fast__1)
-- Optimizing interface memaccess_out_if(fast__1)
-- Optimizing interface imem_if(fast__1)
-- Optimizing module hvl_top(fast)
-- Optimizing package uvmf_base_pkg_hdl(fast)
-- Optimizing package fetch_env_pkg(fast)
-- Optimizing package decode_env_pkg(fast)
-- Optimizing package memaccess_env_pkg(fast)
-- Optimizing package writeback_env_pkg(fast)
-- Optimizing package control_env_pkg(fast)
-- Optimizing package lc3_sequences_pkg(fast)
-- Optimizing module Controller_Pipeline(fast)
-- Optimizing module hdl_top(fast)
-- Optimizing interface execute_in_monitor_bfm(fast__1)
-- Optimizing interface control_out_monitor_bfm(fast__1)
-- Optimizing module Decode(fast)
-- Optimizing interface execute_out_monitor_bfm(fast__1)
-- Optimizing interface decode_in_monitor_bfm(fast__1)
-- Optimizing interface writeback_in_monitor_bfm(fast__1)
-- Optimizing interface dmem_driver_bfm(fast__1)
-- Optimizing interface control_in_monitor_bfm(fast__1)
-- Optimizing interface decode_out_monitor_bfm(fast__1)
-- Optimizing interface memaccess_in_monitor_bfm(fast__1)
-- Optimizing interface dmem_monitor_bfm(fast__1)
-- Optimizing interface imem_monitor_bfm(fast__1)
-- Optimizing interface writeback_out_monitor_bfm(fast__1)
-- Optimizing interface memaccess_out_monitor_bfm(fast__1)
-- Optimizing interface fetch_in_monitor_bfm(fast__1)
-- Optimizing interface fetch_out_monitor_bfm(fast__1)
-- Optimizing module LC3(fast)
-- Optimizing module RegFile(fast)
-- Optimizing module Writeback(fast)
-- Optimizing module MemAccess(fast)
-- Optimizing module ALU(fast)
-- Optimizing module Fetch(fast)
-- Optimizing module extension(fast)
-- Optimizing package mtiUvm.questa_uvm_pkg(fast)
-- Optimizing package uvmf_base_pkg(fast)
-- Optimizing package decode_in_pkg(fast)
-- Optimizing package execute_in_pkg(fast)
-- Optimizing package control_out_pkg(fast)
-- Optimizing package imem_pkg(fast)
-- Optimizing module Execute(fast)
-- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
-- Optimizing package fetch_in_pkg(fast)
-- Optimizing package fetch_out_pkg(fast)
-- Optimizing package decode_out_pkg(fast)
-- Optimizing package execute_out_pkg(fast)
-- Optimizing package writeback_in_pkg(fast)
-- Optimizing package writeback_out_pkg(fast)
-- Optimizing package memaccess_in_pkg(fast)
-- Optimizing package memaccess_out_pkg(fast)
-- Optimizing package control_in_pkg(fast)
-- Optimizing package dmem_pkg(fast)
-- Optimizing package lc3_prediction_pkg(fast)
-- Optimizing package execute_env_pkg(fast)
-- Optimizing package lc3_env_pkg(fast)
-- Optimizing package lc3_test_pkg(fast)
-- Optimizing interface imem_driver_bfm(fast__1)
Optimized design name is optimized_debug_top_tb
End time: 06:04:18 on Dec 06,2023, Elapsed time: 0:00:10
Errors: 0, Warnings: 1
vsim -c -coverage   -sv_seed 1 +UVM_TESTNAME=alu_add_test +UVM_VERBOSITY=UVM_MEDIUM -permit_unmatched_virtual_intf +notimingchecks -suppress 8887 -solvefaildebug -solvefailtestcase    -uvmcontrol=none  -printsimstats     -do " coverage save -onexit alu_add_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;"  optimized_batch_top_tb  
Reading pref.tcl

# 2023.2_2

# vsim -c -coverage -sv_seed 1 "+UVM_TESTNAME=alu_add_test" "+UVM_VERBOSITY=UVM_MEDIUM" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -solvefaildebug -solvefailtestcase -uvmcontrol=none -printsimstats -do " coverage save -onexit alu_add_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;" optimized_batch_top_tb 
# Start time: 06:04:25 on Dec 06,2023
# //  Questa Sim
# //  Version 2023.2_2 linux Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.imem_driver_bfm(fast)
# Loading work.imem_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.imem_pkg_hdl(fast)
# Loading work.fetch_in_driver_bfm(fast)
# Loading work.fetch_in_monitor_bfm(fast)
# Loading work.fetch_out_driver_bfm(fast)
# Loading work.fetch_out_monitor_bfm(fast)
# Loading work.decode_in_driver_bfm(fast)
# Loading work.decode_in_monitor_bfm(fast)
# Loading work.decode_out_driver_bfm(fast)
# Loading work.decode_out_monitor_bfm(fast)
# Loading work.execute_in_driver_bfm(fast)
# Loading work.execute_in_monitor_bfm(fast)
# Loading work.execute_out_driver_bfm(fast)
# Loading work.execute_out_monitor_bfm(fast)
# Loading work.writeback_in_driver_bfm(fast)
# Loading work.writeback_in_monitor_bfm(fast)
# Loading work.writeback_out_driver_bfm(fast)
# Loading work.writeback_out_monitor_bfm(fast)
# Loading work.memaccess_in_driver_bfm(fast)
# Loading work.memaccess_in_monitor_bfm(fast)
# Loading work.memaccess_out_driver_bfm(fast)
# Loading work.memaccess_out_monitor_bfm(fast)
# Loading work.control_in_driver_bfm(fast)
# Loading work.control_in_monitor_bfm(fast)
# Loading work.control_out_driver_bfm(fast)
# Loading work.control_out_monitor_bfm(fast)
# Loading work.dmem_driver_bfm(fast)
# Loading work.dmem_monitor_bfm(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.imem_pkg(fast)
# Loading work.dmem_pkg_hdl(fast)
# Loading work.dmem_pkg(fast)
# Loading work.control_out_pkg_hdl(fast)
# Loading work.control_out_pkg(fast)
# Loading work.control_in_pkg_hdl(fast)
# Loading work.control_in_pkg(fast)
# Loading work.lc3_prediction_pkg(fast)
# Loading work.control_env_pkg(fast)
# Loading work.writeback_out_pkg_hdl(fast)
# Loading work.writeback_out_pkg(fast)
# Loading work.writeback_in_pkg_hdl(fast)
# Loading work.writeback_in_pkg(fast)
# Loading work.writeback_env_pkg(fast)
# Loading work.memaccess_out_pkg_hdl(fast)
# Loading work.memaccess_out_pkg(fast)
# Loading work.memaccess_in_pkg_hdl(fast)
# Loading work.memaccess_in_pkg(fast)
# Loading work.memaccess_env_pkg(fast)
# Loading work.execute_out_pkg_hdl(fast)
# Loading work.execute_out_pkg(fast)
# Loading work.execute_in_pkg_hdl(fast)
# Loading work.execute_in_pkg(fast)
# Loading work.execute_env_pkg(fast)
# Loading work.decode_out_pkg_hdl(fast)
# Loading work.decode_out_pkg(fast)
# Loading work.decode_in_pkg_hdl(fast)
# Loading work.decode_in_pkg(fast)
# Loading work.decode_env_pkg(fast)
# Loading work.fetch_out_pkg_hdl(fast)
# Loading work.fetch_out_pkg(fast)
# Loading work.fetch_in_pkg_hdl(fast)
# Loading work.fetch_in_pkg(fast)
# Loading work.fetch_env_pkg(fast)
# Loading work.lc3_env_pkg(fast)
# Loading work.lc3_parameters_pkg(fast)
# Loading work.lc3_sequences_pkg(fast)
# Loading work.lc3_test_pkg(fast)
# Loading work.hvl_top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.fetch_in_if_sv_unit(fast)
# Loading work.fetch_in_if(fast__1)
# Loading work.fetch_out_if_sv_unit(fast)
# Loading work.fetch_out_if(fast__1)
# Loading work.decode_in_if_sv_unit(fast)
# Loading work.decode_in_if(fast__1)
# Loading work.decode_out_if_sv_unit(fast)
# Loading work.decode_out_if(fast__1)
# Loading work.execute_in_if_sv_unit(fast)
# Loading work.execute_in_if(fast__1)
# Loading work.execute_out_if_sv_unit(fast)
# Loading work.execute_out_if(fast__1)
# Loading work.writeback_in_if_sv_unit(fast)
# Loading work.writeback_in_if(fast__1)
# Loading work.writeback_out_if_sv_unit(fast)
# Loading work.writeback_out_if(fast__1)
# Loading work.memaccess_in_if_sv_unit(fast)
# Loading work.memaccess_in_if(fast__1)
# Loading work.memaccess_out_if_sv_unit(fast)
# Loading work.memaccess_out_if(fast__1)
# Loading work.control_in_if_sv_unit(fast)
# Loading work.control_in_if(fast__1)
# Loading work.control_out_if_sv_unit(fast)
# Loading work.control_out_if(fast__1)
# Loading work.imem_if_sv_unit(fast)
# Loading work.imem_if(fast__1)
# Loading work.dmem_if_sv_unit(fast)
# Loading work.dmem_if(fast__1)
# Loading work.fetch_in_monitor_bfm_sv_unit(fast)
# Loading work.fetch_in_monitor_bfm(fast__1)
# Loading work.fetch_out_monitor_bfm_sv_unit(fast)
# Loading work.fetch_out_monitor_bfm(fast__1)
# Loading work.decode_in_monitor_bfm_sv_unit(fast)
# Loading work.decode_in_monitor_bfm(fast__1)
# Loading work.decode_out_monitor_bfm_sv_unit(fast)
# Loading work.decode_out_monitor_bfm(fast__1)
# Loading work.execute_in_monitor_bfm_sv_unit(fast)
# Loading work.execute_in_monitor_bfm(fast__1)
# Loading work.execute_out_monitor_bfm_sv_unit(fast)
# Loading work.execute_out_monitor_bfm(fast__1)
# Loading work.writeback_in_monitor_bfm_sv_unit(fast)
# Loading work.writeback_in_monitor_bfm(fast__1)
# Loading work.writeback_out_monitor_bfm_sv_unit(fast)
# Loading work.writeback_out_monitor_bfm(fast__1)
# Loading work.memaccess_in_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_in_monitor_bfm(fast__1)
# Loading work.memaccess_out_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_out_monitor_bfm(fast__1)
# Loading work.control_in_monitor_bfm_sv_unit(fast)
# Loading work.control_in_monitor_bfm(fast__1)
# Loading work.control_out_monitor_bfm_sv_unit(fast)
# Loading work.control_out_monitor_bfm(fast__1)
# Loading work.imem_monitor_bfm_sv_unit(fast)
# Loading work.imem_monitor_bfm(fast__1)
# Loading work.dmem_monitor_bfm_sv_unit(fast)
# Loading work.dmem_monitor_bfm(fast__1)
# Loading work.imem_driver_bfm_sv_unit(fast)
# Loading work.imem_driver_bfm(fast__1)
# Loading work.dmem_driver_bfm_sv_unit(fast)
# Loading work.dmem_driver_bfm(fast__1)
# Loading work.LC3(fast)
# Loading /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/uvm-1.1d/linux/uvm_dpi.so
#  coverage save -onexit alu_add_test.ucdb
#  set IterationLimit 140000
# 140000
#  set NoQuitOnFinish 1
# 1
#    run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2023.3
# //  (C) 2013-2023 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init()
# Entered into hvl top
# UVM_INFO @ 0: reporter [RNTST] Running test alu_add_test...
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# entered into build phase of alu test
# UVM_WARNING @ 0: uvm_test_top.environment.control_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] end_of_test_empty_check has been turned off
# UVM_WARNING @ 0: uvm_test_top.environment.fetch_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.imem_resp.imem_resp_coverage [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that transaction variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.writeback_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_INFO @ 0: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] bfm.start_monitoring() 
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x0 ACTUAL: npc:0x0000 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 20: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x0 
# UVM_INFO @ 30: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 40: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3002 pc:0x3001 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3003 pc:0x3002 instrmem_rd:0x1 ACTUAL: npc:0x3002 pc:0x3001 instrmem_rd:0x1 
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x0 pcoffset9:0x000 instruction:0x2000 npc_in:0x3002 
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x1 ACTUAL: npc:0x3003 pc:0x3002 instrmem_rd:0x1 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x1 pcoffset9:0x000 instruction:0x2200 npc_in:0x3003 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x1 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x2 pcoffset9:0x000 instruction:0x2400 npc_in:0x3004 
# UVM_INFO @ 140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x0 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 
# UVM_INFO @ 150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x1 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x3 pcoffset9:0x000 instruction:0x2600 npc_in:0x3005 
# UVM_INFO @ 160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x0 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 
# UVM_INFO @ 170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x1 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x4 pcoffset9:0x000 instruction:0x2800 npc_in:0x3006 
# UVM_INFO @ 180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x0 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 
# UVM_INFO @ 190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x1 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x5 pcoffset9:0x000 instruction:0x2a00 npc_in:0x3007 
# UVM_INFO @ 200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x0 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 
# UVM_INFO @ 210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x1 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x6 pcoffset9:0x000 instruction:0x2c00 npc_in:0x3008 
# UVM_INFO @ 220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x0 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 
# UVM_INFO @ 230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x1 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x7 pcoffset9:0x000 instruction:0x2e00 npc_in:0x3009 
# UVM_INFO @ 240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x0 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 
# UVM_INFO @ 250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x1 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x3 dr:0x7 imm:0x0 instruction:0x1e03 npc_in:0x300a 
# UVM_INFO @ 260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x0 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x1 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x1e03 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x1e03 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x1e03 
# UVM_INFO @ 270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 
# UVM_INFO @ 270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x1 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x3 imm5:0x02 imm:0x1 instruction:0x1722 npc_in:0x300b 
# UVM_INFO @ 280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x1 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x1 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x0 imm5:0x1c imm:0x1 instruction:0x11fc npc_in:0x300c 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300b ir_var:0x1722 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300b ir_var:0x1722 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300b ir_var:0x1722 
# UVM_INFO @ 290: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x1e03 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x1e03 pcout:0x0000 
# UVM_INFO @ 290: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d instrmem_rd:0x1 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x1 
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x2 dr:0x3 imm:0x0 instruction:0x1782 npc_in:0x300d 
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300c ir_var:0x11fc 
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300c ir_var:0x11fc ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300c ir_var:0x11fc 
# UVM_INFO @ 300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0002 M_Data:0x0000 IR_Exec:0x1722 pcout:0x0002 ACTUAL: sr1:0x4 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0002 M_Data:0x0000 IR_Exec:0x1722 pcout:0x0002 
# UVM_INFO @ 300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 300: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x1 ACTUAL: npc:0x300e pc:0x300d instrmem_rd:0x1 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x1 dr:0x6 imm:0x0 instruction:0x1dc1 npc_in:0x300e 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300d ir_var:0x1782 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300d ir_var:0x1782 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300d ir_var:0x1782 
# UVM_INFO @ 310: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x11fc pcout:0xfffc ACTUAL: sr1:0x7 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x11fc pcout:0xfffc 
# UVM_INFO @ 310: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f instrmem_rd:0x1 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x1 
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x0 dr:0x5 imm:0x0 instruction:0x1b00 npc_in:0x300f 
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300e ir_var:0x1dc1 
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300e ir_var:0x1dc1 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300e ir_var:0x1dc1 
# UVM_INFO @ 320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x1782 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x1782 pcout:0x0000 
# UVM_INFO @ 320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 320: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 instrmem_rd:0x1 ACTUAL: npc:0x3010 pc:0x300f instrmem_rd:0x1 
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x3 dr:0x7 imm:0x0 instruction:0x1f03 npc_in:0x3010 
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300f ir_var:0x1b00 
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300f ir_var:0x1b00 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300f ir_var:0x1b00 
# UVM_INFO @ 330: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x1dc1 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x1dc1 pcout:0x0000 
# UVM_INFO @ 330: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 instrmem_rd:0x1 ACTUAL: npc:0x3011 pc:0x3010 instrmem_rd:0x1 
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x7 dr:0x6 imm:0x0 instruction:0x1dc7 npc_in:0x3011 
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0x1f03 
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0x1f03 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0x1f03 
# UVM_INFO @ 340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0xfffc IR_Exec:0x1b00 pcout:0xfffc ACTUAL: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0xfffc IR_Exec:0x1b00 pcout:0xfffc 
# UVM_INFO @ 340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 340: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0xfffc enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0xfffc enable_writeback_status:0x1 
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x1 ACTUAL: npc:0x3012 pc:0x3011 instrmem_rd:0x1 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x2 dr:0x3 imm:0x0 instruction:0x1702 npc_in:0x3012 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0x1dc7 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0x1dc7 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0x1dc7 
# UVM_INFO @ 350: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x1f03 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x1f03 pcout:0x0000 
# UVM_INFO @ 350: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3014 pc:0x3013 instrmem_rd:0x1 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x1 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x7 dr:0x3 imm:0x0 instruction:0x1607 npc_in:0x3013 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0x1702 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0x1702 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0x1702 
# UVM_INFO @ 360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x1dc7 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x1dc7 pcout:0x0000 
# UVM_INFO @ 360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x1 ACTUAL: npc:0x3014 pc:0x3013 instrmem_rd:0x1 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x6 imm5:0x01 imm:0x1 instruction:0x1d21 npc_in:0x3014 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3013 ir_var:0x1607 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3013 ir_var:0x1607 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3013 ir_var:0x1607 
# UVM_INFO @ 370: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x1702 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x1702 pcout:0x0000 
# UVM_INFO @ 370: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x1 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x1 
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x1 dr:0x4 imm:0x0 instruction:0x1981 npc_in:0x3015 
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3014 ir_var:0x1d21 
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3014 ir_var:0x1d21 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3014 ir_var:0x1d21 
# UVM_INFO @ 380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x1607 pcout:0xfffc ACTUAL: sr1:0x0 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x1607 pcout:0xfffc 
# UVM_INFO @ 380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 380: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfffc VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfffc VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x1 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x1 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x6 dr:0x5 imm:0x0 instruction:0x1b46 npc_in:0x3016 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0x1981 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0x1981 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0x1981 
# UVM_INFO @ 390: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0001 M_Data:0x0000 IR_Exec:0x1d21 pcout:0x0001 ACTUAL: sr1:0x4 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0001 M_Data:0x0000 IR_Exec:0x1d21 pcout:0x0001 
# UVM_INFO @ 390: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 instrmem_rd:0x1 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x1 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x1 imm5:0x1e imm:0x1 instruction:0x133e npc_in:0x3017 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0x1b46 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0x1b46 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0x1b46 
# UVM_INFO @ 400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0001 M_Data:0x0000 IR_Exec:0x1981 pcout:0x0001 ACTUAL: sr1:0x6 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0001 M_Data:0x0000 IR_Exec:0x1981 pcout:0x0001 
# UVM_INFO @ 400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 400: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x1 ACTUAL: npc:0x3018 pc:0x3017 instrmem_rd:0x1 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x1 imm5:0x01 imm:0x1 instruction:0x12a1 npc_in:0x3018 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0x133e 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0x133e ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0x133e 
# UVM_INFO @ 410: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0x0001 IR_Exec:0x1b46 pcout:0xfffd ACTUAL: sr1:0x5 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0x0001 IR_Exec:0x1b46 pcout:0xfffd 
# UVM_INFO @ 410: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffc VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffc VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301a pc:0x3019 instrmem_rd:0x1 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x1 
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x5 dr:0x1 imm:0x0 instruction:0x1285 npc_in:0x3019 
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0x12a1 
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0x12a1 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0x12a1 
# UVM_INFO @ 420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0001 IR_Exec:0x133e pcout:0xffff ACTUAL: sr1:0x4 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0001 IR_Exec:0x133e pcout:0xffff 
# UVM_INFO @ 420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 420: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x1 ACTUAL: npc:0x301a pc:0x3019 instrmem_rd:0x1 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x1 dr:0x2 imm:0x0 instruction:0x14c1 npc_in:0x301a 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0x1285 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0x1285 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0x1285 
# UVM_INFO @ 430: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0001 M_Data:0x0000 IR_Exec:0x12a1 pcout:0x0001 ACTUAL: sr1:0x2 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0001 M_Data:0x0000 IR_Exec:0x12a1 pcout:0x0001 
# UVM_INFO @ 430: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b instrmem_rd:0x1 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x1 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x6 imm5:0x02 imm:0x1 instruction:0x1d62 npc_in:0x301b 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301a ir_var:0x14c1 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301a ir_var:0x14c1 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301a ir_var:0x14c1 
# UVM_INFO @ 440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0xfffd IR_Exec:0x1285 pcout:0xfffd ACTUAL: sr1:0x2 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0xfffd IR_Exec:0x1285 pcout:0xfffd 
# UVM_INFO @ 440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 440: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0xfffd enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0xfffd enable_writeback_status:0x1 
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c instrmem_rd:0x1 ACTUAL: npc:0x301c pc:0x301b instrmem_rd:0x1 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x7 imm5:0x03 imm:0x1 instruction:0x1f63 npc_in:0x301c 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301b ir_var:0x1d62 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301b ir_var:0x1d62 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301b ir_var:0x1d62 
# UVM_INFO @ 450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff9 M_Data:0xfffd IR_Exec:0x14c1 pcout:0xfff9 ACTUAL: sr1:0x3 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff9 M_Data:0xfffd IR_Exec:0x14c1 pcout:0xfff9 
# UVM_INFO @ 450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffc VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffc VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301e pc:0x301d instrmem_rd:0x1 ACTUAL: npc:0x301d pc:0x301c instrmem_rd:0x1 
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x3 imm5:0x17 imm:0x1 instruction:0x1737 npc_in:0x301d 
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301c ir_var:0x1f63 
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301c ir_var:0x1f63 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301c ir_var:0x1f63 
# UVM_INFO @ 460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x1d62 pcout:0xffff ACTUAL: sr1:0x5 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x1d62 pcout:0xffff 
# UVM_INFO @ 460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301f pc:0x301e instrmem_rd:0x1 ACTUAL: npc:0x301e pc:0x301d instrmem_rd:0x1 
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x5 dr:0x5 imm:0x0 instruction:0x1bc5 npc_in:0x301e 
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301d ir_var:0x1737 
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301d ir_var:0x1737 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301d ir_var:0x1737 
# UVM_INFO @ 470: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0xfffc IR_Exec:0x1f63 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0xfffc IR_Exec:0x1f63 pcout:0x0000 
# UVM_INFO @ 470: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffd VSR2:0xfffc enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffd VSR2:0xfffc enable_writeback_status:0x1 
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x1 ACTUAL: npc:0x301f pc:0x301e instrmem_rd:0x1 
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x1 imm5:0x0d imm:0x1 instruction:0x13ad npc_in:0x301f 
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301e ir_var:0x1bc5 
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301e ir_var:0x1bc5 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301e ir_var:0x1bc5 
# UVM_INFO @ 480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff8 M_Data:0x0000 IR_Exec:0x1737 pcout:0xfff8 ACTUAL: sr1:0x4 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff8 M_Data:0x0000 IR_Exec:0x1737 pcout:0xfff8 
# UVM_INFO @ 480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 480: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0001 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0001 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3021 pc:0x3020 instrmem_rd:0x1 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x1 
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x2 dr:0x3 imm:0x0 instruction:0x1602 npc_in:0x3020 
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301f ir_var:0x13ad 
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301f ir_var:0x13ad ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301f ir_var:0x13ad 
# UVM_INFO @ 490: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0xfffd IR_Exec:0x1bc5 pcout:0xfffd ACTUAL: sr1:0x7 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0xfffd IR_Exec:0x1bc5 pcout:0xfffd 
# UVM_INFO @ 490: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xfffd enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xfffd enable_writeback_status:0x1 
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3022 pc:0x3021 instrmem_rd:0x1 ACTUAL: npc:0x3021 pc:0x3020 instrmem_rd:0x1 
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x5 dr:0x1 imm:0x0 instruction:0x1205 npc_in:0x3021 
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0x1602 
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0x1602 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0x1602 
# UVM_INFO @ 500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x000c M_Data:0xfffd IR_Exec:0x13ad pcout:0x000c ACTUAL: sr1:0x6 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x000c M_Data:0xfffd IR_Exec:0x13ad pcout:0x000c 
# UVM_INFO @ 500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 500: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0xfffd enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0xfffd enable_writeback_status:0x1 
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x1 ACTUAL: npc:0x3022 pc:0x3021 instrmem_rd:0x1 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x3 dr:0x1 imm:0x0 instruction:0x1203 npc_in:0x3022 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0x1205 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0x1205 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0x1205 
# UVM_INFO @ 510: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0xfff9 IR_Exec:0x1602 pcout:0xfff5 ACTUAL: sr1:0x0 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0xfff9 IR_Exec:0x1602 pcout:0xfff5 
# UVM_INFO @ 510: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffc VSR2:0xfff9 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffc VSR2:0xfff9 enable_writeback_status:0x1 
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x1 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x1 
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x4 imm5:0x14 imm:0x1 instruction:0x19b4 npc_in:0x3023 
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3022 ir_var:0x1203 
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3022 ir_var:0x1203 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3022 ir_var:0x1203 
# UVM_INFO @ 520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff9 M_Data:0xfffd IR_Exec:0x1205 pcout:0xfff9 ACTUAL: sr1:0x0 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff9 M_Data:0xfffd IR_Exec:0x1205 pcout:0xfff9 
# UVM_INFO @ 520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 520: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffc VSR2:0xfffd enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffc VSR2:0xfffd enable_writeback_status:0x1 
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3025 pc:0x3024 instrmem_rd:0x1 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x1 
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x5 imm5:0x09 imm:0x1 instruction:0x1a29 npc_in:0x3024 
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0x19b4 
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0x19b4 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0x19b4 
# UVM_INFO @ 530: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff1 M_Data:0xfff5 IR_Exec:0x1203 pcout:0xfff1 ACTUAL: sr1:0x0 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff1 M_Data:0xfff5 IR_Exec:0x1203 pcout:0xfff1 
# UVM_INFO @ 530: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffc VSR2:0xfff5 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffc VSR2:0xfff5 enable_writeback_status:0x1 
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 instrmem_rd:0x1 ACTUAL: npc:0x3025 pc:0x3024 instrmem_rd:0x1 
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x2 dr:0x5 imm:0x0 instruction:0x1b42 npc_in:0x3025 
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0x1a29 
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0x1a29 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0x1a29 
# UVM_INFO @ 540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff3 M_Data:0x0001 IR_Exec:0x19b4 pcout:0xfff3 ACTUAL: sr1:0x6 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff3 M_Data:0x0001 IR_Exec:0x19b4 pcout:0xfff3 
# UVM_INFO @ 540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 540: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x1 ACTUAL: npc:0x3026 pc:0x3025 instrmem_rd:0x1 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x7 imm5:0x1a imm:0x1 instruction:0x1eba npc_in:0x3026 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3025 ir_var:0x1b42 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3025 ir_var:0x1b42 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3025 ir_var:0x1b42 
# UVM_INFO @ 550: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0005 M_Data:0xfff1 IR_Exec:0x1a29 pcout:0x0005 ACTUAL: sr1:0x0 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0005 M_Data:0xfff1 IR_Exec:0x1a29 pcout:0x0005 
# UVM_INFO @ 550: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffc VSR2:0xfff1 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffc VSR2:0xfff1 enable_writeback_status:0x1 
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 instrmem_rd:0x1 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x1 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x2 dr:0x5 imm:0x0 instruction:0x1a02 npc_in:0x3027 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0x1eba 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0x1eba ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0x1eba 
# UVM_INFO @ 560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffe M_Data:0xfff9 IR_Exec:0x1b42 pcout:0xfffe ACTUAL: sr1:0x5 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffe M_Data:0xfff9 IR_Exec:0x1b42 pcout:0xfffe 
# UVM_INFO @ 560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 560: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffd VSR2:0xfff9 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffd VSR2:0xfff9 enable_writeback_status:0x1 
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x1 ACTUAL: npc:0x3028 pc:0x3027 instrmem_rd:0x1 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x5 dr:0x5 imm:0x0 instruction:0x1a05 npc_in:0x3028 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0x1a02 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0x1a02 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0x1a02 
# UVM_INFO @ 570: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff3 M_Data:0xfff9 IR_Exec:0x1eba pcout:0xfff3 ACTUAL: sr1:0x2 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff3 M_Data:0xfff9 IR_Exec:0x1eba pcout:0xfff3 
# UVM_INFO @ 570: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff9 VSR2:0xfff9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff9 VSR2:0xfff9 enable_writeback_status:0x1 
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302a pc:0x3029 instrmem_rd:0x1 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x1 
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x1 dr:0x3 imm:0x0 instruction:0x1681 npc_in:0x3029 
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0x1a05 
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0x1a05 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0x1a05 
# UVM_INFO @ 580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0xfff9 IR_Exec:0x1a02 pcout:0xfff5 ACTUAL: sr1:0x0 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0xfff9 IR_Exec:0x1a02 pcout:0xfff5 
# UVM_INFO @ 580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 580: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffc VSR2:0xfff9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffc VSR2:0xfff9 enable_writeback_status:0x1 
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a instrmem_rd:0x1 ACTUAL: npc:0x302a pc:0x3029 instrmem_rd:0x1 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x7 dr:0x7 imm:0x0 instruction:0x1ec7 npc_in:0x302a 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0x1681 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0x1681 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0x1681 
# UVM_INFO @ 590: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff1 M_Data:0xfff5 IR_Exec:0x1a05 pcout:0xfff1 ACTUAL: sr1:0x0 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff1 M_Data:0xfff5 IR_Exec:0x1a05 pcout:0xfff1 
# UVM_INFO @ 590: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffc VSR2:0xfffe enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffc VSR2:0xfffe enable_writeback_status:0x1 
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302c pc:0x302b instrmem_rd:0x1 ACTUAL: npc:0x302b pc:0x302a instrmem_rd:0x1 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x4 dr:0x6 imm:0x0 instruction:0x1d44 npc_in:0x302b 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302a ir_var:0x1ec7 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302a ir_var:0x1ec7 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302a ir_var:0x1ec7 
# UVM_INFO @ 600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffea M_Data:0xfff1 IR_Exec:0x1681 pcout:0xffea ACTUAL: sr1:0x2 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffea M_Data:0xfff1 IR_Exec:0x1681 pcout:0xffea 
# UVM_INFO @ 600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 600: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff9 VSR2:0xfff1 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff9 VSR2:0xfff1 enable_writeback_status:0x1 
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x1 ACTUAL: npc:0x302c pc:0x302b instrmem_rd:0x1 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x2 dr:0x3 imm:0x0 instruction:0x1602 npc_in:0x302c 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302b ir_var:0x1d44 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302b ir_var:0x1d44 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302b ir_var:0x1d44 
# UVM_INFO @ 610: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffdd M_Data:0xfff3 IR_Exec:0x1ec7 pcout:0xffdd ACTUAL: sr1:0x3 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffdd M_Data:0xfff3 IR_Exec:0x1ec7 pcout:0xffdd 
# UVM_INFO @ 610: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff5 VSR2:0xfff3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff5 VSR2:0xfff3 enable_writeback_status:0x1 
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302e pc:0x302d instrmem_rd:0x1 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x1 
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x2 imm5:0x1a imm:0x1 instruction:0x15fa npc_in:0x302d 
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302c ir_var:0x1602 
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302c ir_var:0x1602 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302c ir_var:0x1602 
# UVM_INFO @ 620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe4 M_Data:0xfff3 IR_Exec:0x1d44 pcout:0xffe4 ACTUAL: sr1:0x5 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe4 M_Data:0xfff3 IR_Exec:0x1d44 pcout:0xffe4 
# UVM_INFO @ 620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 620: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff1 VSR2:0xfff3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff1 VSR2:0xfff3 enable_writeback_status:0x1 
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302f pc:0x302e instrmem_rd:0x1 ACTUAL: npc:0x302e pc:0x302d instrmem_rd:0x1 
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x2 imm5:0x00 imm:0x1 instruction:0x14e0 npc_in:0x302e 
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302d ir_var:0x15fa 
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302d ir_var:0x15fa ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302d ir_var:0x15fa 
# UVM_INFO @ 630: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0xfff9 IR_Exec:0x1602 pcout:0xfff5 ACTUAL: sr1:0x0 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0xfff9 IR_Exec:0x1602 pcout:0xfff5 
# UVM_INFO @ 630: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffc VSR2:0xfff9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffc VSR2:0xfff9 enable_writeback_status:0x1 
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3030 pc:0x302f instrmem_rd:0x1 ACTUAL: npc:0x302f pc:0x302e instrmem_rd:0x1 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x7 imm5:0x00 imm:0x1 instruction:0x1ee0 npc_in:0x302f 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302e ir_var:0x14e0 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302e ir_var:0x14e0 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302e ir_var:0x14e0 
# UVM_INFO @ 640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffd7 M_Data:0xfff9 IR_Exec:0x15fa pcout:0xffd7 ACTUAL: sr1:0x7 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffd7 M_Data:0xfff9 IR_Exec:0x15fa pcout:0xffd7 
# UVM_INFO @ 640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 640: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffdd VSR2:0xfff9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffdd VSR2:0xfff9 enable_writeback_status:0x1 
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x1 ACTUAL: npc:0x3030 pc:0x302f instrmem_rd:0x1 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x0 imm5:0x11 imm:0x1 instruction:0x1131 npc_in:0x3030 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302f ir_var:0x1ee0 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302f ir_var:0x1ee0 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302f ir_var:0x1ee0 
# UVM_INFO @ 650: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0xfffc IR_Exec:0x14e0 pcout:0xfff5 ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0xfffc IR_Exec:0x14e0 pcout:0xfff5 
# UVM_INFO @ 650: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff5 VSR2:0xfffc enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff5 VSR2:0xfffc enable_writeback_status:0x1 
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3032 pc:0x3031 instrmem_rd:0x1 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x1 
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x7 dr:0x3 imm:0x0 instruction:0x1607 npc_in:0x3031 
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0x1131 
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0x1131 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0x1131 
# UVM_INFO @ 660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0xfffc IR_Exec:0x1ee0 pcout:0xfff5 ACTUAL: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0xfffc IR_Exec:0x1ee0 pcout:0xfff5 
# UVM_INFO @ 660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 660: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff5 VSR2:0xfffc enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff5 VSR2:0xfffc enable_writeback_status:0x1 
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 instrmem_rd:0x1 ACTUAL: npc:0x3032 pc:0x3031 instrmem_rd:0x1 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x5 dr:0x2 imm:0x0 instruction:0x1485 npc_in:0x3032 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3031 ir_var:0x1607 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3031 ir_var:0x1607 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3031 ir_var:0x1607 
# UVM_INFO @ 670: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe4 M_Data:0xfff1 IR_Exec:0x1131 pcout:0xffe4 ACTUAL: sr1:0x4 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe4 M_Data:0xfff1 IR_Exec:0x1131 pcout:0xffe4 
# UVM_INFO @ 670: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff3 VSR2:0xfff1 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff3 VSR2:0xfff1 enable_writeback_status:0x1 
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 instrmem_rd:0x1 ACTUAL: npc:0x3033 pc:0x3032 instrmem_rd:0x1 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x5 imm5:0x00 imm:0x1 instruction:0x1b60 npc_in:0x3033 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0x1485 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0x1485 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0x1485 
# UVM_INFO @ 680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffd9 M_Data:0xfff5 IR_Exec:0x1607 pcout:0xffd9 ACTUAL: sr1:0x0 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffd9 M_Data:0xfff5 IR_Exec:0x1607 pcout:0xffd9 
# UVM_INFO @ 680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 680: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffc VSR2:0xfff5 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffc VSR2:0xfff5 enable_writeback_status:0x1 
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 instrmem_rd:0x1 ACTUAL: npc:0x3034 pc:0x3033 instrmem_rd:0x1 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x6 dr:0x5 imm:0x0 instruction:0x1b86 npc_in:0x3034 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3033 ir_var:0x1b60 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3033 ir_var:0x1b60 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3033 ir_var:0x1b60 
# UVM_INFO @ 690: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe6 M_Data:0xfff1 IR_Exec:0x1485 pcout:0xffe6 ACTUAL: sr1:0x2 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe6 M_Data:0xfff1 IR_Exec:0x1485 pcout:0xffe6 
# UVM_INFO @ 690: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff5 VSR2:0xfff1 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff5 VSR2:0xfff1 enable_writeback_status:0x1 
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3036 pc:0x3035 instrmem_rd:0x1 ACTUAL: npc:0x3035 pc:0x3034 instrmem_rd:0x1 
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x6 imm5:0x10 imm:0x1 instruction:0x1c30 npc_in:0x3035 
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0x1b86 
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0x1b86 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0x1b86 
# UVM_INFO @ 700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff1 M_Data:0xffe4 IR_Exec:0x1b60 pcout:0xfff1 ACTUAL: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff1 M_Data:0xffe4 IR_Exec:0x1b60 pcout:0xfff1 
# UVM_INFO @ 700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 700: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff1 VSR2:0xffe4 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff1 VSR2:0xffe4 enable_writeback_status:0x1 
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 instrmem_rd:0x1 ACTUAL: npc:0x3036 pc:0x3035 instrmem_rd:0x1 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x0 dr:0x6 imm:0x0 instruction:0x1c80 npc_in:0x3036 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3035 ir_var:0x1c30 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3035 ir_var:0x1c30 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3035 ir_var:0x1c30 
# UVM_INFO @ 710: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffc8 M_Data:0xffe4 IR_Exec:0x1b86 pcout:0xffc8 ACTUAL: sr1:0x6 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffc8 M_Data:0xffe4 IR_Exec:0x1b86 pcout:0xffc8 
# UVM_INFO @ 710: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffe4 VSR2:0xffe4 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffe4 VSR2:0xffe4 enable_writeback_status:0x1 
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3038 pc:0x3037 instrmem_rd:0x1 ACTUAL: npc:0x3037 pc:0x3036 instrmem_rd:0x1 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x5 imm5:0x09 imm:0x1 instruction:0x1aa9 npc_in:0x3037 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0x1c80 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0x1c80 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0x1c80 
# UVM_INFO @ 720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffd4 M_Data:0xffe4 IR_Exec:0x1c30 pcout:0xffd4 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffd4 M_Data:0xffe4 IR_Exec:0x1c30 pcout:0xffd4 
# UVM_INFO @ 720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 720: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffe4 VSR2:0xffe4 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffe4 VSR2:0xffe4 enable_writeback_status:0x1 
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3039 pc:0x3038 instrmem_rd:0x1 ACTUAL: npc:0x3038 pc:0x3037 instrmem_rd:0x1 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x7 imm5:0x01 imm:0x1 instruction:0x1ea1 npc_in:0x3038 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0x1aa9 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0x1aa9 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0x1aa9 
# UVM_INFO @ 730: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffca M_Data:0xffe4 IR_Exec:0x1c80 pcout:0xffca ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffca M_Data:0xffe4 IR_Exec:0x1c80 pcout:0xffca 
# UVM_INFO @ 730: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffe6 VSR2:0xffe4 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffe6 VSR2:0xffe4 enable_writeback_status:0x1 
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 instrmem_rd:0x1 ACTUAL: npc:0x3039 pc:0x3038 instrmem_rd:0x1 
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x6 dr:0x5 imm:0x0 instruction:0x1b46 npc_in:0x3039 
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3038 ir_var:0x1ea1 
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3038 ir_var:0x1ea1 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3038 ir_var:0x1ea1 
# UVM_INFO @ 740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0xfff1 IR_Exec:0x1aa9 pcout:0xffef ACTUAL: sr1:0x2 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0xfff1 IR_Exec:0x1aa9 pcout:0xffef 
# UVM_INFO @ 740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 740: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffe6 VSR2:0xfff1 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffe6 VSR2:0xfff1 enable_writeback_status:0x1 
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303b pc:0x303a instrmem_rd:0x1 ACTUAL: npc:0x303a pc:0x3039 instrmem_rd:0x1 
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x6 imm5:0x09 imm:0x1 instruction:0x1ca9 npc_in:0x303a 
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0x1b46 
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0x1b46 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0x1b46 
# UVM_INFO @ 750: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe7 M_Data:0xfff1 IR_Exec:0x1ea1 pcout:0xffe7 ACTUAL: sr1:0x2 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe7 M_Data:0xfff1 IR_Exec:0x1ea1 pcout:0xffe7 
# UVM_INFO @ 750: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffe6 VSR2:0xfff1 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffe6 VSR2:0xfff1 enable_writeback_status:0x1 
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303c pc:0x303b instrmem_rd:0x1 ACTUAL: npc:0x303b pc:0x303a instrmem_rd:0x1 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x7 dr:0x0 imm:0x0 instruction:0x1187 npc_in:0x303b 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303a ir_var:0x1ca9 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303a ir_var:0x1ca9 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303a ir_var:0x1ca9 
# UVM_INFO @ 760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffb9 M_Data:0xffca IR_Exec:0x1b46 pcout:0xffb9 ACTUAL: sr1:0x5 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffb9 M_Data:0xffca IR_Exec:0x1b46 pcout:0xffb9 
# UVM_INFO @ 760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 760: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffef VSR2:0xffca enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffef VSR2:0xffca enable_writeback_status:0x1 
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c instrmem_rd:0x1 ACTUAL: npc:0x303c pc:0x303b instrmem_rd:0x1 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x3 imm5:0x1b imm:0x1 instruction:0x163b npc_in:0x303c 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303b ir_var:0x1187 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303b ir_var:0x1187 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303b ir_var:0x1187 
# UVM_INFO @ 770: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0xfff1 IR_Exec:0x1ca9 pcout:0xffef ACTUAL: sr1:0x2 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0xfff1 IR_Exec:0x1ca9 pcout:0xffef 
# UVM_INFO @ 770: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffe6 VSR2:0xfff1 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffe6 VSR2:0xfff1 enable_writeback_status:0x1 
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303e pc:0x303d instrmem_rd:0x1 ACTUAL: npc:0x303d pc:0x303c instrmem_rd:0x1 
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x3 imm5:0x1d imm:0x1 instruction:0x16bd npc_in:0x303d 
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303c ir_var:0x163b 
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303c ir_var:0x163b ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303c ir_var:0x163b 
# UVM_INFO @ 780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffd6 M_Data:0xffe7 IR_Exec:0x1187 pcout:0xffd6 ACTUAL: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffd6 M_Data:0xffe7 IR_Exec:0x1187 pcout:0xffd6 
# UVM_INFO @ 780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 780: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffca VSR2:0xffe7 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffca VSR2:0xffe7 enable_writeback_status:0x1 
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303f pc:0x303e instrmem_rd:0x1 ACTUAL: npc:0x303e pc:0x303d instrmem_rd:0x1 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x0 dr:0x6 imm:0x0 instruction:0x1c40 npc_in:0x303e 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303d ir_var:0x16bd 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303d ir_var:0x16bd ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303d ir_var:0x16bd 
# UVM_INFO @ 790: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffd1 M_Data:0xffd9 IR_Exec:0x163b pcout:0xffd1 ACTUAL: sr1:0x0 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffd1 M_Data:0xffd9 IR_Exec:0x163b pcout:0xffd1 
# UVM_INFO @ 790: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffe4 VSR2:0xffd9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffe4 VSR2:0xffd9 enable_writeback_status:0x1 
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f instrmem_rd:0x1 ACTUAL: npc:0x303f pc:0x303e instrmem_rd:0x1 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x5 dr:0x4 imm:0x0 instruction:0x1885 npc_in:0x303f 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303e ir_var:0x1c40 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303e ir_var:0x1c40 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303e ir_var:0x1c40 
# UVM_INFO @ 800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe3 M_Data:0xffb9 IR_Exec:0x16bd pcout:0xffe3 ACTUAL: sr1:0x2 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe3 M_Data:0xffb9 IR_Exec:0x16bd pcout:0xffe3 
# UVM_INFO @ 800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 800: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffe6 VSR2:0xffb9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffe6 VSR2:0xffb9 enable_writeback_status:0x1 
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 instrmem_rd:0x1 ACTUAL: npc:0x3040 pc:0x303f instrmem_rd:0x1 
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x0 dr:0x2 imm:0x0 instruction:0x1580 npc_in:0x3040 
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303f ir_var:0x1885 
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303f ir_var:0x1885 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303f ir_var:0x1885 
# UVM_INFO @ 810: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffc7 M_Data:0xffd6 IR_Exec:0x1c40 pcout:0xffc7 ACTUAL: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffc7 M_Data:0xffd6 IR_Exec:0x1c40 pcout:0xffc7 
# UVM_INFO @ 810: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff1 VSR2:0xffd6 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff1 VSR2:0xffd6 enable_writeback_status:0x1 
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 instrmem_rd:0x1 ACTUAL: npc:0x3041 pc:0x3040 instrmem_rd:0x1 
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x6 imm5:0x05 imm:0x1 instruction:0x1ca5 npc_in:0x3041 
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3040 ir_var:0x1580 
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3040 ir_var:0x1580 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3040 ir_var:0x1580 
# UVM_INFO @ 820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff9f M_Data:0xffb9 IR_Exec:0x1885 pcout:0xff9f ACTUAL: sr1:0x2 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff9f M_Data:0xffb9 IR_Exec:0x1885 pcout:0xff9f 
# UVM_INFO @ 820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 820: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffe6 VSR2:0xffb9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffe6 VSR2:0xffb9 enable_writeback_status:0x1 
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3043 pc:0x3042 instrmem_rd:0x1 ACTUAL: npc:0x3042 pc:0x3041 instrmem_rd:0x1 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x6 imm5:0x0d imm:0x1 instruction:0x1d6d npc_in:0x3042 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0x1ca5 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0x1ca5 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0x1ca5 
# UVM_INFO @ 830: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff9d M_Data:0xffd6 IR_Exec:0x1580 pcout:0xff9d ACTUAL: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff9d M_Data:0xffd6 IR_Exec:0x1580 pcout:0xff9d 
# UVM_INFO @ 830: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffc7 VSR2:0xffd6 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffc7 VSR2:0xffd6 enable_writeback_status:0x1 
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3044 pc:0x3043 instrmem_rd:0x1 ACTUAL: npc:0x3043 pc:0x3042 instrmem_rd:0x1 
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x2 imm5:0x13 imm:0x1 instruction:0x1533 npc_in:0x3043 
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0x1d6d 
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0x1d6d ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0x1d6d 
# UVM_INFO @ 840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffa2 M_Data:0xffb9 IR_Exec:0x1ca5 pcout:0xffa2 ACTUAL: sr1:0x2 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffa2 M_Data:0xffb9 IR_Exec:0x1ca5 pcout:0xffa2 
# UVM_INFO @ 840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 840: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffe6 VSR2:0xffb9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffe6 VSR2:0xffb9 enable_writeback_status:0x1 
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3045 pc:0x3044 instrmem_rd:0x1 ACTUAL: npc:0x3044 pc:0x3043 instrmem_rd:0x1 
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x1 dr:0x4 imm:0x0 instruction:0x1941 npc_in:0x3044 
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0x1533 
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0x1533 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0x1533 
# UVM_INFO @ 850: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffc6 M_Data:0xffb9 IR_Exec:0x1d6d pcout:0xffc6 ACTUAL: sr1:0x5 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffc6 M_Data:0xffb9 IR_Exec:0x1d6d pcout:0xffc6 
# UVM_INFO @ 850: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffb9 VSR2:0xffb9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffb9 VSR2:0xffb9 enable_writeback_status:0x1 
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 instrmem_rd:0x1 ACTUAL: npc:0x3045 pc:0x3044 instrmem_rd:0x1 
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x7 imm5:0x08 imm:0x1 instruction:0x1ea8 npc_in:0x3045 
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0x1941 
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0x1941 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0x1941 
# UVM_INFO @ 860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff92 M_Data:0xffe3 IR_Exec:0x1533 pcout:0xff92 ACTUAL: sr1:0x4 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff92 M_Data:0xffe3 IR_Exec:0x1533 pcout:0xff92 
# UVM_INFO @ 860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 860: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff9f VSR2:0xffe3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff9f VSR2:0xffe3 enable_writeback_status:0x1 
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3047 pc:0x3046 instrmem_rd:0x1 ACTUAL: npc:0x3046 pc:0x3045 instrmem_rd:0x1 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x2 imm5:0x11 imm:0x1 instruction:0x1571 npc_in:0x3046 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0x1ea8 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0x1ea8 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0x1ea8 
# UVM_INFO @ 870: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffaa M_Data:0xfff1 IR_Exec:0x1941 pcout:0xffaa ACTUAL: sr1:0x5 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffaa M_Data:0xfff1 IR_Exec:0x1941 pcout:0xffaa 
# UVM_INFO @ 870: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffb9 VSR2:0xfff1 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffb9 VSR2:0xfff1 enable_writeback_status:0x1 
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3048 pc:0x3047 instrmem_rd:0x1 ACTUAL: npc:0x3047 pc:0x3046 instrmem_rd:0x1 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x7 imm5:0x0c imm:0x1 instruction:0x1eec npc_in:0x3047 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0x1571 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0x1571 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0x1571 
# UVM_INFO @ 880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff9a M_Data:0xffd6 IR_Exec:0x1ea8 pcout:0xff9a ACTUAL: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff9a M_Data:0xffd6 IR_Exec:0x1ea8 pcout:0xff9a 
# UVM_INFO @ 880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 880: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff92 VSR2:0xffd6 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff92 VSR2:0xffd6 enable_writeback_status:0x1 
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3049 pc:0x3048 instrmem_rd:0x1 ACTUAL: npc:0x3048 pc:0x3047 instrmem_rd:0x1 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x3 dr:0x2 imm:0x0 instruction:0x1583 npc_in:0x3048 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0x1eec 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0x1eec ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0x1eec 
# UVM_INFO @ 890: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffaa M_Data:0xfff1 IR_Exec:0x1571 pcout:0xffaa ACTUAL: sr1:0x5 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffaa M_Data:0xfff1 IR_Exec:0x1571 pcout:0xffaa 
# UVM_INFO @ 890: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffb9 VSR2:0xfff1 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffb9 VSR2:0xfff1 enable_writeback_status:0x1 
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304a pc:0x3049 instrmem_rd:0x1 ACTUAL: npc:0x3049 pc:0x3048 instrmem_rd:0x1 
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x4 imm5:0x18 imm:0x1 instruction:0x1938 npc_in:0x3049 
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0x1583 
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0x1583 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0x1583 
# UVM_INFO @ 900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0xffaa IR_Exec:0x1eec pcout:0xffef ACTUAL: sr1:0x3 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0xffaa IR_Exec:0x1eec pcout:0xffef 
# UVM_INFO @ 900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 900: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffe3 VSR2:0xffaa enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffe3 VSR2:0xffaa enable_writeback_status:0x1 
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304b pc:0x304a instrmem_rd:0x1 ACTUAL: npc:0x304a pc:0x3049 instrmem_rd:0x1 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x0 dr:0x6 imm:0x0 instruction:0x1d00 npc_in:0x304a 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0x1938 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0x1938 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0x1938 
# UVM_INFO @ 910: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffa9 M_Data:0xffe3 IR_Exec:0x1583 pcout:0xffa9 ACTUAL: sr1:0x6 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffa9 M_Data:0xffe3 IR_Exec:0x1583 pcout:0xffa9 
# UVM_INFO @ 910: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffc6 VSR2:0xffe3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffc6 VSR2:0xffe3 enable_writeback_status:0x1 
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304c pc:0x304b instrmem_rd:0x1 ACTUAL: npc:0x304b pc:0x304a instrmem_rd:0x1 
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x6 dr:0x1 imm:0x0 instruction:0x1286 npc_in:0x304b 
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304a ir_var:0x1d00 
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304a ir_var:0x1d00 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304a ir_var:0x1d00 
# UVM_INFO @ 920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffa2 M_Data:0xffd6 IR_Exec:0x1938 pcout:0xffa2 ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffa2 M_Data:0xffd6 IR_Exec:0x1938 pcout:0xffa2 
# UVM_INFO @ 920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 920: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffaa VSR2:0xffd6 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffaa VSR2:0xffd6 enable_writeback_status:0x1 
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c instrmem_rd:0x1 ACTUAL: npc:0x304c pc:0x304b instrmem_rd:0x1 
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x0 imm5:0x1d imm:0x1 instruction:0x103d npc_in:0x304c 
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304b ir_var:0x1286 
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304b ir_var:0x1286 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304b ir_var:0x1286 
# UVM_INFO @ 930: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff78 M_Data:0xffd6 IR_Exec:0x1d00 pcout:0xff78 ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff78 M_Data:0xffd6 IR_Exec:0x1d00 pcout:0xff78 
# UVM_INFO @ 930: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffaa VSR2:0xffd6 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffaa VSR2:0xffd6 enable_writeback_status:0x1 
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304e pc:0x304d instrmem_rd:0x1 ACTUAL: npc:0x304d pc:0x304c instrmem_rd:0x1 
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x4 dr:0x7 imm:0x0 instruction:0x1f44 npc_in:0x304d 
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304c ir_var:0x103d 
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304c ir_var:0x103d ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304c ir_var:0x103d 
# UVM_INFO @ 940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff21 M_Data:0xff78 IR_Exec:0x1286 pcout:0xff21 ACTUAL: sr1:0x2 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff21 M_Data:0xff78 IR_Exec:0x1286 pcout:0xff21 
# UVM_INFO @ 940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 940: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffa9 VSR2:0xffc6 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffa9 VSR2:0xffc6 enable_writeback_status:0x1 
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304f pc:0x304e instrmem_rd:0x1 ACTUAL: npc:0x304e pc:0x304d instrmem_rd:0x1 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x3 dr:0x1 imm:0x0 instruction:0x1243 npc_in:0x304e 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304d ir_var:0x1f44 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304d ir_var:0x1f44 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304d ir_var:0x1f44 
# UVM_INFO @ 950: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffd3 M_Data:0xffb9 IR_Exec:0x103d pcout:0xffd3 ACTUAL: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffd3 M_Data:0xffb9 IR_Exec:0x103d pcout:0xffd3 
# UVM_INFO @ 950: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffd6 VSR2:0xffb9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffd6 VSR2:0xffb9 enable_writeback_status:0x1 
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3050 pc:0x304f instrmem_rd:0x1 ACTUAL: npc:0x304f pc:0x304e instrmem_rd:0x1 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x6 dr:0x6 imm:0x0 instruction:0x1d86 npc_in:0x304f 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304e ir_var:0x1243 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304e ir_var:0x1243 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304e ir_var:0x1243 
# UVM_INFO @ 960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff5b M_Data:0xffa2 IR_Exec:0x1f44 pcout:0xff5b ACTUAL: sr1:0x5 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff5b M_Data:0xffa2 IR_Exec:0x1f44 pcout:0xff5b 
# UVM_INFO @ 960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 960: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffb9 VSR2:0xffa2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffb9 VSR2:0xffa2 enable_writeback_status:0x1 
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3051 pc:0x3050 instrmem_rd:0x1 ACTUAL: npc:0x3050 pc:0x304f instrmem_rd:0x1 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 dr:0x6 imm5:0x08 imm:0x1 instruction:0x1c68 npc_in:0x3050 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304f ir_var:0x1d86 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304f ir_var:0x1d86 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304f ir_var:0x1d86 
# UVM_INFO @ 970: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff04 M_Data:0xffe3 IR_Exec:0x1243 pcout:0xff04 ACTUAL: sr1:0x1 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff04 M_Data:0xffe3 IR_Exec:0x1243 pcout:0xff04 
# UVM_INFO @ 970: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff21 VSR2:0xffe3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff21 VSR2:0xffe3 enable_writeback_status:0x1 
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x1 ACTUAL: npc:0x3051 pc:0x3050 instrmem_rd:0x1 
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x6 imm5:0x00 imm:0x1 instruction:0x1da0 npc_in:0x3051 
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3050 ir_var:0x1c68 
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3050 ir_var:0x1c68 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3050 ir_var:0x1c68 
# UVM_INFO @ 980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x6 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfef0 M_Data:0xff78 IR_Exec:0x1d86 pcout:0xfef0 ACTUAL: sr1:0x6 sr2:0x6 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfef0 M_Data:0xff78 IR_Exec:0x1d86 pcout:0xfef0 
# UVM_INFO @ 980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 980: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff78 VSR2:0xff78 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff78 VSR2:0xff78 enable_writeback_status:0x1 
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3053 pc:0x3052 instrmem_rd:0x1 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x1 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x6 dr:0x7 imm:0x0 instruction:0x1ec6 npc_in:0x3052 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0x1da0 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0x1da0 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0x1da0 
# UVM_INFO @ 990: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff0c M_Data:0xffd3 IR_Exec:0x1c68 pcout:0xff0c ACTUAL: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff0c M_Data:0xffd3 IR_Exec:0x1c68 pcout:0xff0c 
# UVM_INFO @ 990: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff04 VSR2:0xffd3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff04 VSR2:0xffd3 enable_writeback_status:0x1 
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 instrmem_rd:0x1 ACTUAL: npc:0x3053 pc:0x3052 instrmem_rd:0x1 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x0 imm5:0x17 imm:0x1 instruction:0x1177 npc_in:0x3053 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3052 ir_var:0x1ec6 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3052 ir_var:0x1ec6 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3052 ir_var:0x1ec6 
# UVM_INFO @ 1000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff0c M_Data:0xffd3 IR_Exec:0x1da0 pcout:0xff0c ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff0c M_Data:0xffd3 IR_Exec:0x1da0 pcout:0xff0c 
# UVM_INFO @ 1000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1000: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfef0 VSR2:0xffd3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfef0 VSR2:0xffd3 enable_writeback_status:0x1 
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3055 pc:0x3054 instrmem_rd:0x1 ACTUAL: npc:0x3054 pc:0x3053 instrmem_rd:0x1 
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x4 dr:0x1 imm:0x0 instruction:0x1344 npc_in:0x3054 
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0x1177 
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0x1177 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0x1177 
# UVM_INFO @ 1010: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfeef M_Data:0xff0c IR_Exec:0x1ec6 pcout:0xfeef ACTUAL: sr1:0x3 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfeef M_Data:0xff0c IR_Exec:0x1ec6 pcout:0xfeef 
# UVM_INFO @ 1010: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffe3 VSR2:0xff0c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffe3 VSR2:0xff0c enable_writeback_status:0x1 
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 instrmem_rd:0x1 ACTUAL: npc:0x3055 pc:0x3054 instrmem_rd:0x1 
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x2 dr:0x2 imm:0x0 instruction:0x1502 npc_in:0x3055 
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3054 ir_var:0x1344 
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3054 ir_var:0x1344 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3054 ir_var:0x1344 
# UVM_INFO @ 1020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffb0 M_Data:0xff5b IR_Exec:0x1177 pcout:0xffb0 ACTUAL: sr1:0x5 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xffb0 M_Data:0xff5b IR_Exec:0x1177 pcout:0xffb0 
# UVM_INFO @ 1020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1020: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffb9 VSR2:0xff5b enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffb9 VSR2:0xff5b enable_writeback_status:0x1 
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 instrmem_rd:0x1 ACTUAL: npc:0x3056 pc:0x3055 instrmem_rd:0x1 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x6 dr:0x5 imm:0x0 instruction:0x1b46 npc_in:0x3056 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3055 ir_var:0x1502 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3055 ir_var:0x1502 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3055 ir_var:0x1502 
# UVM_INFO @ 1030: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff5b M_Data:0xffa2 IR_Exec:0x1344 pcout:0xff5b ACTUAL: sr1:0x5 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff5b M_Data:0xffa2 IR_Exec:0x1344 pcout:0xff5b 
# UVM_INFO @ 1030: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffb9 VSR2:0xffa2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffb9 VSR2:0xffa2 enable_writeback_status:0x1 
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3058 pc:0x3057 instrmem_rd:0x1 ACTUAL: npc:0x3057 pc:0x3056 instrmem_rd:0x1 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x5 dr:0x4 imm:0x0 instruction:0x1905 npc_in:0x3057 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0x1b46 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0x1b46 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0x1b46 
# UVM_INFO @ 1040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff4b M_Data:0xffa9 IR_Exec:0x1502 pcout:0xff4b ACTUAL: sr1:0x4 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff4b M_Data:0xffa9 IR_Exec:0x1502 pcout:0xff4b 
# UVM_INFO @ 1040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1040: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffa2 VSR2:0xffa9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffa2 VSR2:0xffa9 enable_writeback_status:0x1 
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 instrmem_rd:0x1 ACTUAL: npc:0x3058 pc:0x3057 instrmem_rd:0x1 
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 dr:0x4 imm5:0x18 imm:0x1 instruction:0x1878 npc_in:0x3058 
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3057 ir_var:0x1905 
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3057 ir_var:0x1905 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3057 ir_var:0x1905 
# UVM_INFO @ 1050: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfec5 M_Data:0xff0c IR_Exec:0x1b46 pcout:0xfec5 ACTUAL: sr1:0x5 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfec5 M_Data:0xff0c IR_Exec:0x1b46 pcout:0xfec5 
# UVM_INFO @ 1050: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffb9 VSR2:0xff0c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffb9 VSR2:0xff0c enable_writeback_status:0x1 
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305a pc:0x3059 instrmem_rd:0x1 ACTUAL: npc:0x3059 pc:0x3058 instrmem_rd:0x1 
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x5 imm5:0x01 imm:0x1 instruction:0x1ba1 npc_in:0x3059 
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0x1878 
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0x1878 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0x1878 
# UVM_INFO @ 1060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe67 M_Data:0xfec5 IR_Exec:0x1905 pcout:0xfe67 ACTUAL: sr1:0x4 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe67 M_Data:0xfec5 IR_Exec:0x1905 pcout:0xfe67 
# UVM_INFO @ 1060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1060: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffa2 VSR2:0xffb9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffa2 VSR2:0xffb9 enable_writeback_status:0x1 
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305b pc:0x305a instrmem_rd:0x1 ACTUAL: npc:0x305a pc:0x3059 instrmem_rd:0x1 
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x6 dr:0x0 imm:0x0 instruction:0x1146 npc_in:0x305a 
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0x1ba1 
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0x1ba1 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0x1ba1 
# UVM_INFO @ 1070: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff53 M_Data:0xffb0 IR_Exec:0x1878 pcout:0xff53 ACTUAL: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff53 M_Data:0xffb0 IR_Exec:0x1878 pcout:0xff53 
# UVM_INFO @ 1070: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff5b VSR2:0xffb0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff5b VSR2:0xffb0 enable_writeback_status:0x1 
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305c pc:0x305b instrmem_rd:0x1 ACTUAL: npc:0x305b pc:0x305a instrmem_rd:0x1 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x6 imm5:0x11 imm:0x1 instruction:0x1c31 npc_in:0x305b 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305a ir_var:0x1146 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305a ir_var:0x1146 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305a ir_var:0x1146 
# UVM_INFO @ 1080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff0d M_Data:0xff5b IR_Exec:0x1ba1 pcout:0xff0d ACTUAL: sr1:0x6 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff0d M_Data:0xff5b IR_Exec:0x1ba1 pcout:0xff0d 
# UVM_INFO @ 1080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1080: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff0c VSR2:0xff5b enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff0c VSR2:0xff5b enable_writeback_status:0x1 
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c instrmem_rd:0x1 ACTUAL: npc:0x305c pc:0x305b instrmem_rd:0x1 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x5 dr:0x6 imm:0x0 instruction:0x1d05 npc_in:0x305c 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305b ir_var:0x1c31 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305b ir_var:0x1c31 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305b ir_var:0x1c31 
# UVM_INFO @ 1090: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe19 M_Data:0xff0c IR_Exec:0x1146 pcout:0xfe19 ACTUAL: sr1:0x5 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe19 M_Data:0xff0c IR_Exec:0x1146 pcout:0xfe19 
# UVM_INFO @ 1090: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfec5 VSR2:0xff0c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfec5 VSR2:0xff0c enable_writeback_status:0x1 
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d instrmem_rd:0x1 ACTUAL: npc:0x305d pc:0x305c instrmem_rd:0x1 
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x2 dr:0x1 imm:0x0 instruction:0x12c2 npc_in:0x305d 
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305c ir_var:0x1d05 
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305c ir_var:0x1d05 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305c ir_var:0x1d05 
# UVM_INFO @ 1100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe0a M_Data:0xff5b IR_Exec:0x1c31 pcout:0xfe0a ACTUAL: sr1:0x0 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe0a M_Data:0xff5b IR_Exec:0x1c31 pcout:0xfe0a 
# UVM_INFO @ 1100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1100: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffb0 VSR2:0xff5b enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffb0 VSR2:0xff5b enable_writeback_status:0x1 
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e instrmem_rd:0x1 ACTUAL: npc:0x305e pc:0x305d instrmem_rd:0x1 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x4 dr:0x2 imm:0x0 instruction:0x1404 npc_in:0x305e 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305d ir_var:0x12c2 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305d ir_var:0x12c2 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305d ir_var:0x12c2 
# UVM_INFO @ 1110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe60 M_Data:0xff0d IR_Exec:0x1d05 pcout:0xfe60 ACTUAL: sr1:0x4 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe60 M_Data:0xff0d IR_Exec:0x1d05 pcout:0xfe60 
# UVM_INFO @ 1110: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff53 VSR2:0xff0d enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff53 VSR2:0xff0d enable_writeback_status:0x1 
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3060 pc:0x305f instrmem_rd:0x1 ACTUAL: npc:0x305f pc:0x305e instrmem_rd:0x1 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x3 dr:0x5 imm:0x0 instruction:0x1a43 npc_in:0x305f 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305e ir_var:0x1404 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305e ir_var:0x1404 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305e ir_var:0x1404 
# UVM_INFO @ 1120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff2e M_Data:0xff4b IR_Exec:0x12c2 pcout:0xff2e ACTUAL: sr1:0x3 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff2e M_Data:0xff4b IR_Exec:0x12c2 pcout:0xff2e 
# UVM_INFO @ 1120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1120: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffe3 VSR2:0xff4b enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffe3 VSR2:0xff4b enable_writeback_status:0x1 
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3061 pc:0x3060 instrmem_rd:0x1 ACTUAL: npc:0x3060 pc:0x305f instrmem_rd:0x1 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x7 imm5:0x03 imm:0x1 instruction:0x1fa3 npc_in:0x3060 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305f ir_var:0x1a43 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305f ir_var:0x1a43 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305f ir_var:0x1a43 
# UVM_INFO @ 1130: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x4 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfd6c M_Data:0xff53 IR_Exec:0x1404 pcout:0xfd6c ACTUAL: sr1:0x0 sr2:0x4 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfd6c M_Data:0xff53 IR_Exec:0x1404 pcout:0xfd6c 
# UVM_INFO @ 1130: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfe19 VSR2:0xff53 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfe19 VSR2:0xff53 enable_writeback_status:0x1 
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3062 pc:0x3061 instrmem_rd:0x1 ACTUAL: npc:0x3061 pc:0x3060 instrmem_rd:0x1 
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x4 dr:0x0 imm:0x0 instruction:0x1044 npc_in:0x3061 
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0x1fa3 
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0x1fa3 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0x1fa3 
# UVM_INFO @ 1140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff11 M_Data:0xffe3 IR_Exec:0x1a43 pcout:0xff11 ACTUAL: sr1:0x1 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff11 M_Data:0xffe3 IR_Exec:0x1a43 pcout:0xff11 
# UVM_INFO @ 1140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1140: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff2e VSR2:0xffe3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff2e VSR2:0xffe3 enable_writeback_status:0x1 
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3063 pc:0x3062 instrmem_rd:0x1 ACTUAL: npc:0x3062 pc:0x3061 instrmem_rd:0x1 
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x5 dr:0x7 imm:0x0 instruction:0x1f85 npc_in:0x3062 
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0x1044 
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0x1044 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0x1044 
# UVM_INFO @ 1150: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe63 M_Data:0xffe3 IR_Exec:0x1fa3 pcout:0xfe63 ACTUAL: sr1:0x6 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe63 M_Data:0xffe3 IR_Exec:0x1fa3 pcout:0xfe63 
# UVM_INFO @ 1150: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfe60 VSR2:0xffe3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfe60 VSR2:0xffe3 enable_writeback_status:0x1 
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3064 pc:0x3063 instrmem_rd:0x1 ACTUAL: npc:0x3063 pc:0x3062 instrmem_rd:0x1 
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x4 imm5:0x04 imm:0x1 instruction:0x19a4 npc_in:0x3063 
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0x1f85 
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0x1f85 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0x1f85 
# UVM_INFO @ 1160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe81 M_Data:0xff53 IR_Exec:0x1044 pcout:0xfe81 ACTUAL: sr1:0x1 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe81 M_Data:0xff53 IR_Exec:0x1044 pcout:0xfe81 
# UVM_INFO @ 1160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1160: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff2e VSR2:0xff53 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff2e VSR2:0xff53 enable_writeback_status:0x1 
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3065 pc:0x3064 instrmem_rd:0x1 ACTUAL: npc:0x3064 pc:0x3063 instrmem_rd:0x1 
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x2 dr:0x2 imm:0x0 instruction:0x1402 npc_in:0x3064 
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0x19a4 
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0x19a4 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0x19a4 
# UVM_INFO @ 1170: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfd71 M_Data:0xff11 IR_Exec:0x1f85 pcout:0xfd71 ACTUAL: sr1:0x6 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfd71 M_Data:0xff11 IR_Exec:0x1f85 pcout:0xfd71 
# UVM_INFO @ 1170: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfe60 VSR2:0xff11 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfe60 VSR2:0xff11 enable_writeback_status:0x1 
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3066 pc:0x3065 instrmem_rd:0x1 ACTUAL: npc:0x3065 pc:0x3064 instrmem_rd:0x1 
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x7 imm5:0x02 imm:0x1 instruction:0x1ea2 npc_in:0x3065 
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0x1402 
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0x1402 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0x1402 
# UVM_INFO @ 1180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe64 M_Data:0xff53 IR_Exec:0x19a4 pcout:0xfe64 ACTUAL: sr1:0x6 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe64 M_Data:0xff53 IR_Exec:0x19a4 pcout:0xfe64 
# UVM_INFO @ 1180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1180: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfe60 VSR2:0xff53 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfe60 VSR2:0xff53 enable_writeback_status:0x1 
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3067 pc:0x3066 instrmem_rd:0x1 ACTUAL: npc:0x3066 pc:0x3065 instrmem_rd:0x1 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x6 imm5:0x1a imm:0x1 instruction:0x1d3a npc_in:0x3066 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0x1ea2 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0x1ea2 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0x1ea2 
# UVM_INFO @ 1190: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfbed M_Data:0xfd6c IR_Exec:0x1402 pcout:0xfbed ACTUAL: sr1:0x0 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfbed M_Data:0xfd6c IR_Exec:0x1402 pcout:0xfbed 
# UVM_INFO @ 1190: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfe81 VSR2:0xfd6c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfe81 VSR2:0xfd6c enable_writeback_status:0x1 
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3068 pc:0x3067 instrmem_rd:0x1 ACTUAL: npc:0x3067 pc:0x3066 instrmem_rd:0x1 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x5 dr:0x2 imm:0x0 instruction:0x1405 npc_in:0x3067 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0x1d3a 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0x1d3a ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0x1d3a 
# UVM_INFO @ 1200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfbef M_Data:0xfd6c IR_Exec:0x1ea2 pcout:0xfbef ACTUAL: sr1:0x2 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfbef M_Data:0xfd6c IR_Exec:0x1ea2 pcout:0xfbef 
# UVM_INFO @ 1200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1200: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfd6c VSR2:0xfd6c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfd6c VSR2:0xfd6c enable_writeback_status:0x1 
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3069 pc:0x3068 instrmem_rd:0x1 ACTUAL: npc:0x3068 pc:0x3067 instrmem_rd:0x1 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x4 dr:0x1 imm:0x0 instruction:0x1384 npc_in:0x3068 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0x1405 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0x1405 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0x1405 
# UVM_INFO @ 1210: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe5e M_Data:0xfbed IR_Exec:0x1d3a pcout:0xfe5e ACTUAL: sr1:0x4 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfe5e M_Data:0xfbed IR_Exec:0x1d3a pcout:0xfe5e 
# UVM_INFO @ 1210: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfe64 VSR2:0xfbed enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfe64 VSR2:0xfbed enable_writeback_status:0x1 
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306a pc:0x3069 instrmem_rd:0x1 ACTUAL: npc:0x3069 pc:0x3068 instrmem_rd:0x1 
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x7 dr:0x0 imm:0x0 instruction:0x1007 npc_in:0x3069 
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0x1384 
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0x1384 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0x1384 
# UVM_INFO @ 1220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfd92 M_Data:0xff11 IR_Exec:0x1405 pcout:0xfd92 ACTUAL: sr1:0x0 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfd92 M_Data:0xff11 IR_Exec:0x1405 pcout:0xfd92 
# UVM_INFO @ 1220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1220: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfe81 VSR2:0xff11 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfe81 VSR2:0xff11 enable_writeback_status:0x1 
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306b pc:0x306a instrmem_rd:0x1 ACTUAL: npc:0x306a pc:0x3069 instrmem_rd:0x1 
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x1 imm5:0x06 imm:0x1 instruction:0x13e6 npc_in:0x306a 
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0x1007 
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0x1007 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0x1007 
# UVM_INFO @ 1230: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfcc2 M_Data:0xfe64 IR_Exec:0x1384 pcout:0xfcc2 ACTUAL: sr1:0x6 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfcc2 M_Data:0xfe64 IR_Exec:0x1384 pcout:0xfcc2 
# UVM_INFO @ 1230: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfe5e VSR2:0xfe64 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfe5e VSR2:0xfe64 enable_writeback_status:0x1 
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x1 ACTUAL: npc:0x306b pc:0x306a instrmem_rd:0x1 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x6 dr:0x3 imm:0x0 instruction:0x1646 npc_in:0x306b 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306a ir_var:0x13e6 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306a ir_var:0x13e6 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306a ir_var:0x13e6 
# UVM_INFO @ 1240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfa70 M_Data:0xfbef IR_Exec:0x1007 pcout:0xfa70 ACTUAL: sr1:0x0 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfa70 M_Data:0xfbef IR_Exec:0x1007 pcout:0xfa70 
# UVM_INFO @ 1240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1240: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfe81 VSR2:0xfbef enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfe81 VSR2:0xfbef enable_writeback_status:0x1 
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306d pc:0x306c instrmem_rd:0x1 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x1 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x6 imm5:0x14 imm:0x1 instruction:0x1d74 npc_in:0x306c 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306b ir_var:0x1646 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306b ir_var:0x1646 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306b ir_var:0x1646 
# UVM_INFO @ 1250: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfbf5 M_Data:0xfe5e IR_Exec:0x13e6 pcout:0xfbf5 ACTUAL: sr1:0x7 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfbf5 M_Data:0xfe5e IR_Exec:0x13e6 pcout:0xfbf5 
# UVM_INFO @ 1250: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfbef VSR2:0xfe5e enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfbef VSR2:0xfe5e enable_writeback_status:0x1 
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306e pc:0x306d instrmem_rd:0x1 ACTUAL: npc:0x306d pc:0x306c instrmem_rd:0x1 
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x0 dr:0x5 imm:0x0 instruction:0x1b00 npc_in:0x306d 
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306c ir_var:0x1d74 
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306c ir_var:0x1d74 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306c ir_var:0x1d74 
# UVM_INFO @ 1260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfa53 M_Data:0xfe5e IR_Exec:0x1646 pcout:0xfa53 ACTUAL: sr1:0x1 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfa53 M_Data:0xfe5e IR_Exec:0x1646 pcout:0xfa53 
# UVM_INFO @ 1260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1260: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfcc2 VSR2:0xfe5e enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfcc2 VSR2:0xfe5e enable_writeback_status:0x1 
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306f pc:0x306e instrmem_rd:0x1 ACTUAL: npc:0x306e pc:0x306d instrmem_rd:0x1 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x6 dr:0x2 imm:0x0 instruction:0x14c6 npc_in:0x306e 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306d ir_var:0x1b00 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306d ir_var:0x1b00 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306d ir_var:0x1b00 
# UVM_INFO @ 1270: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff05 M_Data:0xfe64 IR_Exec:0x1d74 pcout:0xff05 ACTUAL: sr1:0x5 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xff05 M_Data:0xfe64 IR_Exec:0x1d74 pcout:0xff05 
# UVM_INFO @ 1270: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff11 VSR2:0xfe64 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff11 VSR2:0xfe64 enable_writeback_status:0x1 
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3070 pc:0x306f instrmem_rd:0x1 ACTUAL: npc:0x306f pc:0x306e instrmem_rd:0x1 
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x3 dr:0x0 imm:0x0 instruction:0x11c3 npc_in:0x306f 
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306e ir_var:0x14c6 
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306e ir_var:0x14c6 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306e ir_var:0x14c6 
# UVM_INFO @ 1280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf8d4 M_Data:0xfa70 IR_Exec:0x1b00 pcout:0xf8d4 ACTUAL: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf8d4 M_Data:0xfa70 IR_Exec:0x1b00 pcout:0xf8d4 
# UVM_INFO @ 1280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1280: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfe64 VSR2:0xfa70 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfe64 VSR2:0xfa70 enable_writeback_status:0x1 
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3071 pc:0x3070 instrmem_rd:0x1 ACTUAL: npc:0x3070 pc:0x306f instrmem_rd:0x1 
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x7 dr:0x4 imm:0x0 instruction:0x1807 npc_in:0x3070 
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306f ir_var:0x11c3 
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306f ir_var:0x11c3 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306f ir_var:0x11c3 
# UVM_INFO @ 1290: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf958 M_Data:0xff05 IR_Exec:0x14c6 pcout:0xf958 ACTUAL: sr1:0x3 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf958 M_Data:0xff05 IR_Exec:0x14c6 pcout:0xf958 
# UVM_INFO @ 1290: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfa53 VSR2:0xff05 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfa53 VSR2:0xff05 enable_writeback_status:0x1 
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3072 pc:0x3071 instrmem_rd:0x1 ACTUAL: npc:0x3071 pc:0x3070 instrmem_rd:0x1 
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x7 dr:0x1 imm:0x0 instruction:0x1247 npc_in:0x3071 
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0x1807 
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0x1807 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0x1807 
# UVM_INFO @ 1300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf642 M_Data:0xfa53 IR_Exec:0x11c3 pcout:0xf642 ACTUAL: sr1:0x7 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf642 M_Data:0xfa53 IR_Exec:0x11c3 pcout:0xf642 
# UVM_INFO @ 1300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1300: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfbef VSR2:0xfa53 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfbef VSR2:0xfa53 enable_writeback_status:0x1 
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3073 pc:0x3072 instrmem_rd:0x1 ACTUAL: npc:0x3072 pc:0x3071 instrmem_rd:0x1 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x3 dr:0x0 imm:0x0 instruction:0x10c3 npc_in:0x3072 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0x1247 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0x1247 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0x1247 
# UVM_INFO @ 1310: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf231 M_Data:0xfbef IR_Exec:0x1807 pcout:0xf231 ACTUAL: sr1:0x0 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf231 M_Data:0xfbef IR_Exec:0x1807 pcout:0xf231 
# UVM_INFO @ 1310: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfa70 VSR2:0xfbef enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfa70 VSR2:0xfbef enable_writeback_status:0x1 
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3074 pc:0x3073 instrmem_rd:0x1 ACTUAL: npc:0x3073 pc:0x3072 instrmem_rd:0x1 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x1 dr:0x0 imm:0x0 instruction:0x1081 npc_in:0x3073 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0x10c3 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0x10c3 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0x10c3 
# UVM_INFO @ 1320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf7e4 M_Data:0xfbef IR_Exec:0x1247 pcout:0xf7e4 ACTUAL: sr1:0x1 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf7e4 M_Data:0xfbef IR_Exec:0x1247 pcout:0xf7e4 
# UVM_INFO @ 1320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1320: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfbf5 VSR2:0xfbef enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfbf5 VSR2:0xfbef enable_writeback_status:0x1 
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3075 pc:0x3074 instrmem_rd:0x1 ACTUAL: npc:0x3074 pc:0x3073 instrmem_rd:0x1 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x7 imm5:0x0f imm:0x1 instruction:0x1f2f npc_in:0x3074 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3073 ir_var:0x1081 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3073 ir_var:0x1081 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3073 ir_var:0x1081 
# UVM_INFO @ 1330: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf4a6 M_Data:0xfa53 IR_Exec:0x10c3 pcout:0xf4a6 ACTUAL: sr1:0x3 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf4a6 M_Data:0xfa53 IR_Exec:0x10c3 pcout:0xf4a6 
# UVM_INFO @ 1330: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfa53 VSR2:0xfa53 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfa53 VSR2:0xfa53 enable_writeback_status:0x1 
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3076 pc:0x3075 instrmem_rd:0x1 ACTUAL: npc:0x3075 pc:0x3074 instrmem_rd:0x1 
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x5 dr:0x4 imm:0x0 instruction:0x1805 npc_in:0x3075 
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3074 ir_var:0x1f2f 
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3074 ir_var:0x1f2f ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3074 ir_var:0x1f2f 
# UVM_INFO @ 1340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf13c M_Data:0xf7e4 IR_Exec:0x1081 pcout:0xf13c ACTUAL: sr1:0x2 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf13c M_Data:0xf7e4 IR_Exec:0x1081 pcout:0xf13c 
# UVM_INFO @ 1340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1340: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf958 VSR2:0xf7e4 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf958 VSR2:0xf7e4 enable_writeback_status:0x1 
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3077 pc:0x3076 instrmem_rd:0x1 ACTUAL: npc:0x3076 pc:0x3075 instrmem_rd:0x1 
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 dr:0x0 imm5:0x1b imm:0x1 instruction:0x107b npc_in:0x3076 
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0x1805 
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0x1805 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0x1805 
# UVM_INFO @ 1350: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf240 M_Data:0xfbef IR_Exec:0x1f2f pcout:0xf240 ACTUAL: sr1:0x4 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf240 M_Data:0xfbef IR_Exec:0x1f2f pcout:0xf240 
# UVM_INFO @ 1350: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf231 VSR2:0xfbef enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf231 VSR2:0xfbef enable_writeback_status:0x1 
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3078 pc:0x3077 instrmem_rd:0x1 ACTUAL: npc:0x3077 pc:0x3076 instrmem_rd:0x1 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x1 dr:0x4 imm:0x0 instruction:0x1941 npc_in:0x3077 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3076 ir_var:0x107b 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3076 ir_var:0x107b ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3076 ir_var:0x107b 
# UVM_INFO @ 1360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea10 M_Data:0xf8d4 IR_Exec:0x1805 pcout:0xea10 ACTUAL: sr1:0x0 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea10 M_Data:0xf8d4 IR_Exec:0x1805 pcout:0xea10 
# UVM_INFO @ 1360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf13c VSR2:0xf8d4 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf13c VSR2:0xf8d4 enable_writeback_status:0x1 
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3079 pc:0x3078 instrmem_rd:0x1 ACTUAL: npc:0x3078 pc:0x3077 instrmem_rd:0x1 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 dr:0x4 imm5:0x0f imm:0x1 instruction:0x186f npc_in:0x3078 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0x1941 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0x1941 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0x1941 
# UVM_INFO @ 1370: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf7df M_Data:0xfa53 IR_Exec:0x107b pcout:0xf7df ACTUAL: sr1:0x1 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf7df M_Data:0xfa53 IR_Exec:0x107b pcout:0xf7df 
# UVM_INFO @ 1370: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf7e4 VSR2:0xfa53 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf7e4 VSR2:0xfa53 enable_writeback_status:0x1 
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307a pc:0x3079 instrmem_rd:0x1 ACTUAL: npc:0x3079 pc:0x3078 instrmem_rd:0x1 
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x0 dr:0x6 imm:0x0 instruction:0x1d00 npc_in:0x3079 
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3078 ir_var:0x186f 
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3078 ir_var:0x186f ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3078 ir_var:0x186f 
# UVM_INFO @ 1380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf0b8 M_Data:0xf7e4 IR_Exec:0x1941 pcout:0xf0b8 ACTUAL: sr1:0x5 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf0b8 M_Data:0xf7e4 IR_Exec:0x1941 pcout:0xf0b8 
# UVM_INFO @ 1380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1380: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf8d4 VSR2:0xf7e4 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf8d4 VSR2:0xf7e4 enable_writeback_status:0x1 
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307b pc:0x307a instrmem_rd:0x1 ACTUAL: npc:0x307a pc:0x3079 instrmem_rd:0x1 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x4 imm5:0x0e imm:0x1 instruction:0x19ee npc_in:0x307a 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3079 ir_var:0x1d00 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3079 ir_var:0x1d00 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3079 ir_var:0x1d00 
# UVM_INFO @ 1390: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf7f3 M_Data:0xf240 IR_Exec:0x186f pcout:0xf7f3 ACTUAL: sr1:0x1 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf7f3 M_Data:0xf240 IR_Exec:0x186f pcout:0xf7f3 
# UVM_INFO @ 1390: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf7e4 VSR2:0xf240 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf7e4 VSR2:0xf240 enable_writeback_status:0x1 
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307c pc:0x307b instrmem_rd:0x1 ACTUAL: npc:0x307b pc:0x307a instrmem_rd:0x1 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x2 dr:0x2 imm:0x0 instruction:0x1402 npc_in:0x307b 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307a ir_var:0x19ee 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307a ir_var:0x19ee ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307a ir_var:0x19ee 
# UVM_INFO @ 1400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xefd2 M_Data:0xf7df IR_Exec:0x1d00 pcout:0xefd2 ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xefd2 M_Data:0xf7df IR_Exec:0x1d00 pcout:0xefd2 
# UVM_INFO @ 1400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1400: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf0b8 VSR2:0xf7df enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf0b8 VSR2:0xf7df enable_writeback_status:0x1 
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307d pc:0x307c instrmem_rd:0x1 ACTUAL: npc:0x307c pc:0x307b instrmem_rd:0x1 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x5 imm5:0x1f imm:0x1 instruction:0x1abf npc_in:0x307c 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307b ir_var:0x1402 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307b ir_var:0x1402 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307b ir_var:0x1402 
# UVM_INFO @ 1410: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf24e M_Data:0xff05 IR_Exec:0x19ee pcout:0xf24e ACTUAL: sr1:0x7 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf24e M_Data:0xff05 IR_Exec:0x19ee pcout:0xf24e 
# UVM_INFO @ 1410: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf240 VSR2:0xff05 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf240 VSR2:0xff05 enable_writeback_status:0x1 
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307e pc:0x307d instrmem_rd:0x1 ACTUAL: npc:0x307d pc:0x307c instrmem_rd:0x1 
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x2 dr:0x7 imm:0x0 instruction:0x1f02 npc_in:0x307d 
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307c ir_var:0x1abf 
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307c ir_var:0x1abf ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307c ir_var:0x1abf 
# UVM_INFO @ 1420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf137 M_Data:0xf958 IR_Exec:0x1402 pcout:0xf137 ACTUAL: sr1:0x0 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf137 M_Data:0xf958 IR_Exec:0x1402 pcout:0xf137 
# UVM_INFO @ 1420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1420: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf7df VSR2:0xf958 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf7df VSR2:0xf958 enable_writeback_status:0x1 
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307f pc:0x307e instrmem_rd:0x1 ACTUAL: npc:0x307e pc:0x307d instrmem_rd:0x1 
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x7 dr:0x3 imm:0x0 instruction:0x1687 npc_in:0x307e 
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307d ir_var:0x1f02 
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307d ir_var:0x1f02 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307d ir_var:0x1f02 
# UVM_INFO @ 1430: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf136 M_Data:0xf240 IR_Exec:0x1abf pcout:0xf136 ACTUAL: sr1:0x2 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf136 M_Data:0xf240 IR_Exec:0x1abf pcout:0xf136 
# UVM_INFO @ 1430: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf958 VSR2:0xf240 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf958 VSR2:0xf240 enable_writeback_status:0x1 
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3080 pc:0x307f instrmem_rd:0x1 ACTUAL: npc:0x307f pc:0x307e instrmem_rd:0x1 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x0 imm5:0x11 imm:0x1 instruction:0x11f1 npc_in:0x307f 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307e ir_var:0x1687 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307e ir_var:0x1687 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307e ir_var:0x1687 
# UVM_INFO @ 1440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe385 M_Data:0xf137 IR_Exec:0x1f02 pcout:0xe385 ACTUAL: sr1:0x4 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe385 M_Data:0xf137 IR_Exec:0x1f02 pcout:0xe385 
# UVM_INFO @ 1440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1440: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf24e VSR2:0xf137 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf24e VSR2:0xf137 enable_writeback_status:0x1 
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3081 pc:0x3080 instrmem_rd:0x1 ACTUAL: npc:0x3080 pc:0x307f instrmem_rd:0x1 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x6 imm5:0x14 imm:0x1 instruction:0x1db4 npc_in:0x3080 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307f ir_var:0x11f1 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307f ir_var:0x11f1 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307f ir_var:0x11f1 
# UVM_INFO @ 1450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xd4bc M_Data:0xe385 IR_Exec:0x1687 pcout:0xd4bc ACTUAL: sr1:0x2 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xd4bc M_Data:0xe385 IR_Exec:0x1687 pcout:0xd4bc 
# UVM_INFO @ 1450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf137 VSR2:0xf240 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf137 VSR2:0xf240 enable_writeback_status:0x1 
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3082 pc:0x3081 instrmem_rd:0x1 ACTUAL: npc:0x3081 pc:0x3080 instrmem_rd:0x1 
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x4 dr:0x3 imm:0x0 instruction:0x1784 npc_in:0x3081 
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0x1db4 
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0x1db4 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0x1db4 
# UVM_INFO @ 1460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe376 M_Data:0xf7e4 IR_Exec:0x11f1 pcout:0xe376 ACTUAL: sr1:0x7 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe376 M_Data:0xf7e4 IR_Exec:0x11f1 pcout:0xe376 
# UVM_INFO @ 1460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe385 VSR2:0xf7e4 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe385 VSR2:0xf7e4 enable_writeback_status:0x1 
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3083 pc:0x3082 instrmem_rd:0x1 ACTUAL: npc:0x3082 pc:0x3081 instrmem_rd:0x1 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x7 imm5:0x0c imm:0x1 instruction:0x1fac npc_in:0x3082 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0x1784 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0x1784 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0x1784 
# UVM_INFO @ 1470: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xefc6 M_Data:0xf24e IR_Exec:0x1db4 pcout:0xefc6 ACTUAL: sr1:0x6 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xefc6 M_Data:0xf24e IR_Exec:0x1db4 pcout:0xefc6 
# UVM_INFO @ 1470: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xefd2 VSR2:0xf24e enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xefd2 VSR2:0xf24e enable_writeback_status:0x1 
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3084 pc:0x3083 instrmem_rd:0x1 ACTUAL: npc:0x3083 pc:0x3082 instrmem_rd:0x1 
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x7 dr:0x6 imm:0x0 instruction:0x1c07 npc_in:0x3083 
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0x1fac 
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0x1fac ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0x1fac 
# UVM_INFO @ 1480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe214 M_Data:0xf24e IR_Exec:0x1784 pcout:0xe214 ACTUAL: sr1:0x6 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe214 M_Data:0xf24e IR_Exec:0x1784 pcout:0xe214 
# UVM_INFO @ 1480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1480: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xefd2 VSR2:0xf24e enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xefd2 VSR2:0xf24e enable_writeback_status:0x1 
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3085 pc:0x3084 instrmem_rd:0x1 ACTUAL: npc:0x3084 pc:0x3083 instrmem_rd:0x1 
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x1 imm5:0x02 imm:0x1 instruction:0x12a2 npc_in:0x3084 
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3083 ir_var:0x1c07 
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3083 ir_var:0x1c07 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3083 ir_var:0x1c07 
# UVM_INFO @ 1490: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xefd2 M_Data:0xf24e IR_Exec:0x1fac pcout:0xefd2 ACTUAL: sr1:0x6 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xefd2 M_Data:0xf24e IR_Exec:0x1fac pcout:0xefd2 
# UVM_INFO @ 1490: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xefc6 VSR2:0xf24e enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xefc6 VSR2:0xf24e enable_writeback_status:0x1 
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3086 pc:0x3085 instrmem_rd:0x1 ACTUAL: npc:0x3085 pc:0x3084 instrmem_rd:0x1 
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x6 dr:0x3 imm:0x0 instruction:0x1786 npc_in:0x3085 
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0x12a2 
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0x12a2 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0x12a2 
# UVM_INFO @ 1500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xd348 M_Data:0xefd2 IR_Exec:0x1c07 pcout:0xd348 ACTUAL: sr1:0x0 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xd348 M_Data:0xefd2 IR_Exec:0x1c07 pcout:0xd348 
# UVM_INFO @ 1500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1500: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe376 VSR2:0xe385 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe376 VSR2:0xe385 enable_writeback_status:0x1 
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3087 pc:0x3086 instrmem_rd:0x1 ACTUAL: npc:0x3086 pc:0x3085 instrmem_rd:0x1 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x0 dr:0x7 imm:0x0 instruction:0x1fc0 npc_in:0x3086 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0x1786 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0x1786 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0x1786 
# UVM_INFO @ 1510: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf139 M_Data:0xf137 IR_Exec:0x12a2 pcout:0xf139 ACTUAL: sr1:0x2 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf139 M_Data:0xf137 IR_Exec:0x12a2 pcout:0xf139 
# UVM_INFO @ 1510: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf137 VSR2:0xf137 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf137 VSR2:0xf137 enable_writeback_status:0x1 
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3088 pc:0x3087 instrmem_rd:0x1 ACTUAL: npc:0x3087 pc:0x3086 instrmem_rd:0x1 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x1 dr:0x1 imm:0x0 instruction:0x1381 npc_in:0x3087 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0x1fc0 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0x1fc0 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0x1fc0 
# UVM_INFO @ 1520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa690 M_Data:0xd348 IR_Exec:0x1786 pcout:0xa690 ACTUAL: sr1:0x6 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa690 M_Data:0xd348 IR_Exec:0x1786 pcout:0xa690 
# UVM_INFO @ 1520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1520: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xd348 VSR2:0xd348 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xd348 VSR2:0xd348 enable_writeback_status:0x1 
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3089 pc:0x3088 instrmem_rd:0x1 ACTUAL: npc:0x3088 pc:0x3087 instrmem_rd:0x1 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x4 dr:0x4 imm:0x0 instruction:0x1844 npc_in:0x3088 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0x1381 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0x1381 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0x1381 
# UVM_INFO @ 1530: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xd348 M_Data:0xe376 IR_Exec:0x1fc0 pcout:0xd348 ACTUAL: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xd348 M_Data:0xe376 IR_Exec:0x1fc0 pcout:0xd348 
# UVM_INFO @ 1530: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xefd2 VSR2:0xe376 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xefd2 VSR2:0xe376 enable_writeback_status:0x1 
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308a pc:0x3089 instrmem_rd:0x1 ACTUAL: npc:0x3089 pc:0x3088 instrmem_rd:0x1 
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x5 imm5:0x0b imm:0x1 instruction:0x1a2b npc_in:0x3089 
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0x1844 
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0x1844 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0x1844 
# UVM_INFO @ 1540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xc481 M_Data:0xf139 IR_Exec:0x1381 pcout:0xc481 ACTUAL: sr1:0x6 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xc481 M_Data:0xf139 IR_Exec:0x1381 pcout:0xc481 
# UVM_INFO @ 1540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1540: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xd348 VSR2:0xf139 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xd348 VSR2:0xf139 enable_writeback_status:0x1 
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308b pc:0x308a instrmem_rd:0x1 ACTUAL: npc:0x308a pc:0x3089 instrmem_rd:0x1 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x4 dr:0x6 imm:0x0 instruction:0x1c84 npc_in:0x308a 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0x1a2b 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0x1a2b ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0x1a2b 
# UVM_INFO @ 1550: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb6cf M_Data:0xf24e IR_Exec:0x1844 pcout:0xb6cf ACTUAL: sr1:0x1 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb6cf M_Data:0xf24e IR_Exec:0x1844 pcout:0xb6cf 
# UVM_INFO @ 1550: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf139 VSR2:0xf24e enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf139 VSR2:0xf24e enable_writeback_status:0x1 
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308c pc:0x308b instrmem_rd:0x1 ACTUAL: npc:0x308b pc:0x308a instrmem_rd:0x1 
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 dr:0x2 imm5:0x11 imm:0x1 instruction:0x1471 npc_in:0x308b 
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308a ir_var:0x1c84 
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308a ir_var:0x1c84 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308a ir_var:0x1c84 
# UVM_INFO @ 1560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe381 M_Data:0xa690 IR_Exec:0x1a2b pcout:0xe381 ACTUAL: sr1:0x0 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe381 M_Data:0xa690 IR_Exec:0x1a2b pcout:0xe381 
# UVM_INFO @ 1560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1560: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe376 VSR2:0xa690 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe376 VSR2:0xa690 enable_writeback_status:0x1 
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308d pc:0x308c instrmem_rd:0x1 ACTUAL: npc:0x308c pc:0x308b instrmem_rd:0x1 
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x2 dr:0x4 imm:0x0 instruction:0x1802 npc_in:0x308c 
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308b ir_var:0x1471 
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308b ir_var:0x1471 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308b ir_var:0x1471 
# UVM_INFO @ 1570: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa806 M_Data:0xb6cf IR_Exec:0x1c84 pcout:0xa806 ACTUAL: sr1:0x2 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa806 M_Data:0xb6cf IR_Exec:0x1c84 pcout:0xa806 
# UVM_INFO @ 1570: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf137 VSR2:0xb6cf enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf137 VSR2:0xb6cf enable_writeback_status:0x1 
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308e pc:0x308d instrmem_rd:0x1 ACTUAL: npc:0x308d pc:0x308c instrmem_rd:0x1 
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x7 imm5:0x07 imm:0x1 instruction:0x1f67 npc_in:0x308d 
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308c ir_var:0x1802 
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308c ir_var:0x1802 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308c ir_var:0x1802 
# UVM_INFO @ 1580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xc472 M_Data:0xc481 IR_Exec:0x1471 pcout:0xc472 ACTUAL: sr1:0x1 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xc472 M_Data:0xc481 IR_Exec:0x1471 pcout:0xc472 
# UVM_INFO @ 1580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1580: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xc481 VSR2:0xc481 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xc481 VSR2:0xc481 enable_writeback_status:0x1 
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308f pc:0x308e instrmem_rd:0x1 ACTUAL: npc:0x308e pc:0x308d instrmem_rd:0x1 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x6 dr:0x4 imm:0x0 instruction:0x1986 npc_in:0x308e 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308d ir_var:0x1f67 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308d ir_var:0x1f67 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308d ir_var:0x1f67 
# UVM_INFO @ 1590: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa7e8 M_Data:0xc472 IR_Exec:0x1802 pcout:0xa7e8 ACTUAL: sr1:0x0 sr2:0x2 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa7e8 M_Data:0xc472 IR_Exec:0x1802 pcout:0xa7e8 
# UVM_INFO @ 1590: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe376 VSR2:0xf137 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe376 VSR2:0xf137 enable_writeback_status:0x1 
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3090 pc:0x308f instrmem_rd:0x1 ACTUAL: npc:0x308f pc:0x308e instrmem_rd:0x1 
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x0 imm5:0x01 imm:0x1 instruction:0x11a1 npc_in:0x308f 
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308e ir_var:0x1986 
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308e ir_var:0x1986 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308e ir_var:0x1986 
# UVM_INFO @ 1600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe388 M_Data:0xd348 IR_Exec:0x1f67 pcout:0xe388 ACTUAL: sr1:0x5 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe388 M_Data:0xd348 IR_Exec:0x1f67 pcout:0xe388 
# UVM_INFO @ 1600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1600: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe381 VSR2:0xd348 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe381 VSR2:0xd348 enable_writeback_status:0x1 
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3091 pc:0x3090 instrmem_rd:0x1 ACTUAL: npc:0x3090 pc:0x308f instrmem_rd:0x1 
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x7 imm5:0x07 imm:0x1 instruction:0x1f27 npc_in:0x3090 
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308f ir_var:0x11a1 
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308f ir_var:0x11a1 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308f ir_var:0x11a1 
# UVM_INFO @ 1610: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x500c M_Data:0xa806 IR_Exec:0x1986 pcout:0x500c ACTUAL: sr1:0x6 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x500c M_Data:0xa806 IR_Exec:0x1986 pcout:0x500c 
# UVM_INFO @ 1610: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xa806 VSR2:0xa806 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xa806 VSR2:0xa806 enable_writeback_status:0x1 
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3092 pc:0x3091 instrmem_rd:0x1 ACTUAL: npc:0x3091 pc:0x3090 instrmem_rd:0x1 
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x5 dr:0x3 imm:0x0 instruction:0x17c5 npc_in:0x3091 
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3090 ir_var:0x1f27 
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3090 ir_var:0x1f27 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3090 ir_var:0x1f27 
# UVM_INFO @ 1620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa807 M_Data:0xc481 IR_Exec:0x11a1 pcout:0xa807 ACTUAL: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa807 M_Data:0xc481 IR_Exec:0x11a1 pcout:0xa807 
# UVM_INFO @ 1620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1620: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xa806 VSR2:0xc481 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xa806 VSR2:0xc481 enable_writeback_status:0x1 
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3093 pc:0x3092 instrmem_rd:0x1 ACTUAL: npc:0x3092 pc:0x3091 instrmem_rd:0x1 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x5 imm5:0x07 imm:0x1 instruction:0x1aa7 npc_in:0x3092 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0x17c5 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0x17c5 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0x17c5 
# UVM_INFO @ 1630: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5013 M_Data:0xe388 IR_Exec:0x1f27 pcout:0x5013 ACTUAL: sr1:0x4 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5013 M_Data:0xe388 IR_Exec:0x1f27 pcout:0x5013 
# UVM_INFO @ 1630: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x500c VSR2:0xe388 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x500c VSR2:0xe388 enable_writeback_status:0x1 
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3094 pc:0x3093 instrmem_rd:0x1 ACTUAL: npc:0x3093 pc:0x3092 instrmem_rd:0x1 
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x2 dr:0x5 imm:0x0 instruction:0x1a82 npc_in:0x3093 
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0x1aa7 
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0x1aa7 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0x1aa7 
# UVM_INFO @ 1640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3394 M_Data:0xe381 IR_Exec:0x17c5 pcout:0x3394 ACTUAL: sr1:0x7 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3394 M_Data:0xe381 IR_Exec:0x17c5 pcout:0x3394 
# UVM_INFO @ 1640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1640: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xe388 VSR2:0xe381 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xe388 VSR2:0xe381 enable_writeback_status:0x1 
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3095 pc:0x3094 instrmem_rd:0x1 ACTUAL: npc:0x3094 pc:0x3093 instrmem_rd:0x1 
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x0 dr:0x4 imm:0x0 instruction:0x18c0 npc_in:0x3094 
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3093 ir_var:0x1a82 
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3093 ir_var:0x1a82 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3093 ir_var:0x1a82 
# UVM_INFO @ 1650: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xc479 M_Data:0x5013 IR_Exec:0x1aa7 pcout:0xc479 ACTUAL: sr1:0x2 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xc479 M_Data:0x5013 IR_Exec:0x1aa7 pcout:0xc479 
# UVM_INFO @ 1650: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xc472 VSR2:0x5013 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xc472 VSR2:0x5013 enable_writeback_status:0x1 
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3096 pc:0x3095 instrmem_rd:0x1 ACTUAL: npc:0x3095 pc:0x3094 instrmem_rd:0x1 
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x5 dr:0x0 imm:0x0 instruction:0x1005 npc_in:0x3095 
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0x18c0 
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0x18c0 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0x18c0 
# UVM_INFO @ 1660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x88e4 M_Data:0xc472 IR_Exec:0x1a82 pcout:0x88e4 ACTUAL: sr1:0x2 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x88e4 M_Data:0xc472 IR_Exec:0x1a82 pcout:0x88e4 
# UVM_INFO @ 1660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1660: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xc472 VSR2:0xc472 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xc472 VSR2:0xc472 enable_writeback_status:0x1 
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3097 pc:0x3096 instrmem_rd:0x1 ACTUAL: npc:0x3096 pc:0x3095 instrmem_rd:0x1 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x3 dr:0x1 imm:0x0 instruction:0x13c3 npc_in:0x3096 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0x1005 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0x1005 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0x1005 
# UVM_INFO @ 1670: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb9b M_Data:0xa807 IR_Exec:0x18c0 pcout:0xdb9b ACTUAL: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb9b M_Data:0xa807 IR_Exec:0x18c0 pcout:0xdb9b 
# UVM_INFO @ 1670: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x3394 VSR2:0xa807 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x3394 VSR2:0xa807 enable_writeback_status:0x1 
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3098 pc:0x3097 instrmem_rd:0x1 ACTUAL: npc:0x3097 pc:0x3096 instrmem_rd:0x1 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x1 dr:0x7 imm:0x0 instruction:0x1e01 npc_in:0x3097 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0x13c3 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0x13c3 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0x13c3 
# UVM_INFO @ 1680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x30eb M_Data:0x88e4 IR_Exec:0x1005 pcout:0x30eb ACTUAL: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x30eb M_Data:0x88e4 IR_Exec:0x1005 pcout:0x30eb 
# UVM_INFO @ 1680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1680: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xa807 VSR2:0x88e4 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xa807 VSR2:0x88e4 enable_writeback_status:0x1 
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3099 pc:0x3098 instrmem_rd:0x1 ACTUAL: npc:0x3098 pc:0x3097 instrmem_rd:0x1 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x1 dr:0x7 imm:0x0 instruction:0x1f81 npc_in:0x3098 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3097 ir_var:0x1e01 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3097 ir_var:0x1e01 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3097 ir_var:0x1e01 
# UVM_INFO @ 1690: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x83a7 M_Data:0x3394 IR_Exec:0x13c3 pcout:0x83a7 ACTUAL: sr1:0x7 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x83a7 M_Data:0x3394 IR_Exec:0x13c3 pcout:0x83a7 
# UVM_INFO @ 1690: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5013 VSR2:0x3394 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5013 VSR2:0x3394 enable_writeback_status:0x1 
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309a pc:0x3099 instrmem_rd:0x1 ACTUAL: npc:0x3099 pc:0x3098 instrmem_rd:0x1 
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x1 imm5:0x06 imm:0x1 instruction:0x13e6 npc_in:0x3099 
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3098 ir_var:0x1f81 
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3098 ir_var:0x1f81 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3098 ir_var:0x1f81 
# UVM_INFO @ 1700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb492 M_Data:0x83a7 IR_Exec:0x1e01 pcout:0xb492 ACTUAL: sr1:0x0 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb492 M_Data:0x83a7 IR_Exec:0x1e01 pcout:0xb492 
# UVM_INFO @ 1700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1700: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x30eb VSR2:0xc481 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x30eb VSR2:0xc481 enable_writeback_status:0x1 
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309b pc:0x309a instrmem_rd:0x1 ACTUAL: npc:0x309a pc:0x3099 instrmem_rd:0x1 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x6 dr:0x1 imm:0x0 instruction:0x12c6 npc_in:0x309a 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3099 ir_var:0x13e6 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3099 ir_var:0x13e6 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3099 ir_var:0x13e6 
# UVM_INFO @ 1710: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2bad M_Data:0x83a7 IR_Exec:0x1f81 pcout:0x2bad ACTUAL: sr1:0x6 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2bad M_Data:0x83a7 IR_Exec:0x1f81 pcout:0x2bad 
# UVM_INFO @ 1710: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xa806 VSR2:0x83a7 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xa806 VSR2:0x83a7 enable_writeback_status:0x1 
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309c pc:0x309b instrmem_rd:0x1 ACTUAL: npc:0x309b pc:0x309a instrmem_rd:0x1 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x2 dr:0x1 imm:0x0 instruction:0x1242 npc_in:0x309b 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309a ir_var:0x12c6 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309a ir_var:0x12c6 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309a ir_var:0x12c6 
# UVM_INFO @ 1720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2bb3 M_Data:0xa806 IR_Exec:0x13e6 pcout:0x2bb3 ACTUAL: sr1:0x7 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2bb3 M_Data:0xa806 IR_Exec:0x13e6 pcout:0x2bb3 
# UVM_INFO @ 1720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1720: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb492 VSR2:0xa806 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb492 VSR2:0xa806 enable_writeback_status:0x1 
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309d pc:0x309c instrmem_rd:0x1 ACTUAL: npc:0x309c pc:0x309b instrmem_rd:0x1 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x1 imm5:0x07 imm:0x1 instruction:0x1367 npc_in:0x309c 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309b ir_var:0x1242 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309b ir_var:0x1242 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309b ir_var:0x1242 
# UVM_INFO @ 1730: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb9a M_Data:0xa806 IR_Exec:0x12c6 pcout:0xdb9a ACTUAL: sr1:0x3 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb9a M_Data:0xa806 IR_Exec:0x12c6 pcout:0xdb9a 
# UVM_INFO @ 1730: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3394 VSR2:0xa806 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3394 VSR2:0xa806 enable_writeback_status:0x1 
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309e pc:0x309d instrmem_rd:0x1 ACTUAL: npc:0x309d pc:0x309c instrmem_rd:0x1 
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x2 imm5:0x1b imm:0x1 instruction:0x15fb npc_in:0x309d 
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309c ir_var:0x1367 
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309c ir_var:0x1367 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309c ir_var:0x1367 
# UVM_INFO @ 1740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa00c M_Data:0xc472 IR_Exec:0x1242 pcout:0xa00c ACTUAL: sr1:0x1 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa00c M_Data:0xc472 IR_Exec:0x1242 pcout:0xa00c 
# UVM_INFO @ 1740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1740: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x2bb3 VSR2:0xc472 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x2bb3 VSR2:0xc472 enable_writeback_status:0x1 
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309f pc:0x309e instrmem_rd:0x1 ACTUAL: npc:0x309e pc:0x309d instrmem_rd:0x1 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x7 imm5:0x17 imm:0x1 instruction:0x1f37 npc_in:0x309e 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309d ir_var:0x15fb 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309d ir_var:0x15fb ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309d ir_var:0x15fb 
# UVM_INFO @ 1750: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x88eb M_Data:0x2bad IR_Exec:0x1367 pcout:0x88eb ACTUAL: sr1:0x5 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x88eb M_Data:0x2bad IR_Exec:0x1367 pcout:0x88eb 
# UVM_INFO @ 1750: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x88e4 VSR2:0x2bad enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x88e4 VSR2:0x2bad enable_writeback_status:0x1 
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a0 pc:0x309f instrmem_rd:0x1 ACTUAL: npc:0x309f pc:0x309e instrmem_rd:0x1 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x7 imm5:0x1f imm:0x1 instruction:0x1fff npc_in:0x309f 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309e ir_var:0x1f37 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309e ir_var:0x1f37 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309e ir_var:0x1f37 
# UVM_INFO @ 1760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ba8 M_Data:0x3394 IR_Exec:0x15fb pcout:0x2ba8 ACTUAL: sr1:0x7 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ba8 M_Data:0x3394 IR_Exec:0x15fb pcout:0x2ba8 
# UVM_INFO @ 1760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1760: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x2bad VSR2:0x3394 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x2bad VSR2:0x3394 enable_writeback_status:0x1 
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a1 pc:0x30a0 instrmem_rd:0x1 ACTUAL: npc:0x30a0 pc:0x309f instrmem_rd:0x1 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x1 dr:0x6 imm:0x0 instruction:0x1cc1 npc_in:0x30a0 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309f ir_var:0x1fff 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309f ir_var:0x1fff ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309f ir_var:0x1fff 
# UVM_INFO @ 1770: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb92 M_Data:0x2bad IR_Exec:0x1f37 pcout:0xdb92 ACTUAL: sr1:0x4 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb92 M_Data:0x2bad IR_Exec:0x1f37 pcout:0xdb92 
# UVM_INFO @ 1770: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xdb9b VSR2:0x2bad enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xdb9b VSR2:0x2bad enable_writeback_status:0x1 
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a1 pc:0x30a0 instrmem_rd:0x1 
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 dr:0x5 imm5:0x1a imm:0x1 instruction:0x1a7a npc_in:0x30a1 
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0x1cc1 
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0x1cc1 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0x1cc1 
# UVM_INFO @ 1780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb91 M_Data:0x2bad IR_Exec:0x1fff pcout:0xdb91 ACTUAL: sr1:0x7 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb91 M_Data:0x2bad IR_Exec:0x1fff pcout:0xdb91 
# UVM_INFO @ 1780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1780: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x2bad VSR2:0x2bad enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x2bad VSR2:0x2bad enable_writeback_status:0x1 
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a3 pc:0x30a2 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x3 imm5:0x11 imm:0x1 instruction:0x1631 npc_in:0x30a2 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0x1a7a 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0x1a7a ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0x1a7a 
# UVM_INFO @ 1790: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xbc7f M_Data:0x88eb IR_Exec:0x1cc1 pcout:0xbc7f ACTUAL: sr1:0x3 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xbc7f M_Data:0x88eb IR_Exec:0x1cc1 pcout:0xbc7f 
# UVM_INFO @ 1790: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x3394 VSR2:0x88eb enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x3394 VSR2:0x88eb enable_writeback_status:0x1 
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a4 pc:0x30a3 instrmem_rd:0x1 ACTUAL: npc:0x30a3 pc:0x30a2 instrmem_rd:0x1 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x6 dr:0x5 imm:0x0 instruction:0x1b06 npc_in:0x30a3 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a2 ir_var:0x1631 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a2 ir_var:0x1631 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a2 ir_var:0x1631 
# UVM_INFO @ 1800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x88e5 M_Data:0x2ba8 IR_Exec:0x1a7a pcout:0x88e5 ACTUAL: sr1:0x1 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x88e5 M_Data:0x2ba8 IR_Exec:0x1a7a pcout:0x88e5 
# UVM_INFO @ 1800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1800: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x88eb VSR2:0x2ba8 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x88eb VSR2:0x2ba8 enable_writeback_status:0x1 
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a5 pc:0x30a4 instrmem_rd:0x1 ACTUAL: npc:0x30a4 pc:0x30a3 instrmem_rd:0x1 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x0 imm5:0x01 imm:0x1 instruction:0x1161 npc_in:0x30a4 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a3 ir_var:0x1b06 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a3 ir_var:0x1b06 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a3 ir_var:0x1b06 
# UVM_INFO @ 1810: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x30dc M_Data:0x88eb IR_Exec:0x1631 pcout:0x30dc ACTUAL: sr1:0x0 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x30dc M_Data:0x88eb IR_Exec:0x1631 pcout:0x30dc 
# UVM_INFO @ 1810: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x30eb VSR2:0x88eb enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x30eb VSR2:0x88eb enable_writeback_status:0x1 
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a6 pc:0x30a5 instrmem_rd:0x1 ACTUAL: npc:0x30a5 pc:0x30a4 instrmem_rd:0x1 
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x0 dr:0x4 imm:0x0 instruction:0x1980 npc_in:0x30a5 
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a4 ir_var:0x1161 
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a4 ir_var:0x1161 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a4 ir_var:0x1161 
# UVM_INFO @ 1820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x981a M_Data:0xbc7f IR_Exec:0x1b06 pcout:0x981a ACTUAL: sr1:0x4 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x981a M_Data:0xbc7f IR_Exec:0x1b06 pcout:0x981a 
# UVM_INFO @ 1820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1820: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xdb9b VSR2:0xbc7f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xdb9b VSR2:0xbc7f enable_writeback_status:0x1 
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a7 pc:0x30a6 instrmem_rd:0x1 ACTUAL: npc:0x30a6 pc:0x30a5 instrmem_rd:0x1 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x6 imm5:0x0e imm:0x1 instruction:0x1c2e npc_in:0x30a6 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a5 ir_var:0x1980 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a5 ir_var:0x1980 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a5 ir_var:0x1980 
# UVM_INFO @ 1830: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x981b M_Data:0x88eb IR_Exec:0x1161 pcout:0x981b ACTUAL: sr1:0x5 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x981b M_Data:0x88eb IR_Exec:0x1161 pcout:0x981b 
# UVM_INFO @ 1830: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x88e5 VSR2:0x88eb enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x88e5 VSR2:0x88eb enable_writeback_status:0x1 
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a8 pc:0x30a7 instrmem_rd:0x1 ACTUAL: npc:0x30a7 pc:0x30a6 instrmem_rd:0x1 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x1 imm5:0x0d imm:0x1 instruction:0x122d npc_in:0x30a7 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a6 ir_var:0x1c2e 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a6 ir_var:0x1c2e ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a6 ir_var:0x1c2e 
# UVM_INFO @ 1840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x549a M_Data:0x981b IR_Exec:0x1980 pcout:0x549a ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x549a M_Data:0x981b IR_Exec:0x1980 pcout:0x549a 
# UVM_INFO @ 1840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1840: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xbc7f VSR2:0x30eb enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xbc7f VSR2:0x30eb enable_writeback_status:0x1 
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a9 pc:0x30a8 instrmem_rd:0x1 ACTUAL: npc:0x30a8 pc:0x30a7 instrmem_rd:0x1 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x6 imm5:0x1a imm:0x1 instruction:0x1dfa npc_in:0x30a8 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a7 ir_var:0x122d 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a7 ir_var:0x122d ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a7 ir_var:0x122d 
# UVM_INFO @ 1850: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x9829 M_Data:0xbc7f IR_Exec:0x1c2e pcout:0x9829 ACTUAL: sr1:0x0 sr2:0x6 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x9829 M_Data:0xbc7f IR_Exec:0x1c2e pcout:0x9829 
# UVM_INFO @ 1850: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x981b VSR2:0xbc7f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x981b VSR2:0xbc7f enable_writeback_status:0x1 
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30aa pc:0x30a9 instrmem_rd:0x1 ACTUAL: npc:0x30a9 pc:0x30a8 instrmem_rd:0x1 
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x4 imm5:0x03 imm:0x1 instruction:0x1823 npc_in:0x30a9 
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a8 ir_var:0x1dfa 
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a8 ir_var:0x1dfa ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a8 ir_var:0x1dfa 
# UVM_INFO @ 1860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x9828 M_Data:0x981a IR_Exec:0x122d pcout:0x9828 ACTUAL: sr1:0x0 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x9828 M_Data:0x981a IR_Exec:0x122d pcout:0x9828 
# UVM_INFO @ 1860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1860: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x981b VSR2:0x981a enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x981b VSR2:0x981a enable_writeback_status:0x1 
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ab pc:0x30aa instrmem_rd:0x1 ACTUAL: npc:0x30aa pc:0x30a9 instrmem_rd:0x1 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x5 imm5:0x05 imm:0x1 instruction:0x1b25 npc_in:0x30aa 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a9 ir_var:0x1823 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a9 ir_var:0x1823 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a9 ir_var:0x1823 
# UVM_INFO @ 1870: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb8b M_Data:0x2ba8 IR_Exec:0x1dfa pcout:0xdb8b ACTUAL: sr1:0x7 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb8b M_Data:0x2ba8 IR_Exec:0x1dfa pcout:0xdb8b 
# UVM_INFO @ 1870: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xdb91 VSR2:0x2ba8 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xdb91 VSR2:0x2ba8 enable_writeback_status:0x1 
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ac pc:0x30ab instrmem_rd:0x1 ACTUAL: npc:0x30ab pc:0x30aa instrmem_rd:0x1 
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x7 dr:0x4 imm:0x0 instruction:0x19c7 npc_in:0x30ab 
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30aa ir_var:0x1b25 
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30aa ir_var:0x1b25 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30aa ir_var:0x1b25 
# UVM_INFO @ 1880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x981e M_Data:0x30dc IR_Exec:0x1823 pcout:0x981e ACTUAL: sr1:0x0 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x981e M_Data:0x30dc IR_Exec:0x1823 pcout:0x981e 
# UVM_INFO @ 1880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1880: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x981b VSR2:0x30dc enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x981b VSR2:0x30dc enable_writeback_status:0x1 
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ad pc:0x30ac instrmem_rd:0x1 ACTUAL: npc:0x30ac pc:0x30ab instrmem_rd:0x1 
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x7 dr:0x6 imm:0x0 instruction:0x1dc7 npc_in:0x30ac 
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ab ir_var:0x19c7 
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ab ir_var:0x19c7 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ab ir_var:0x19c7 
# UVM_INFO @ 1890: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x9823 M_Data:0x981a IR_Exec:0x1b25 pcout:0x9823 ACTUAL: sr1:0x4 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x9823 M_Data:0x981a IR_Exec:0x1b25 pcout:0x9823 
# UVM_INFO @ 1890: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x549a VSR2:0x981a enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x549a VSR2:0x981a enable_writeback_status:0x1 
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ae pc:0x30ad instrmem_rd:0x1 ACTUAL: npc:0x30ad pc:0x30ac instrmem_rd:0x1 
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x0 dr:0x2 imm:0x0 instruction:0x14c0 npc_in:0x30ad 
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ac ir_var:0x1dc7 
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ac ir_var:0x1dc7 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ac ir_var:0x1dc7 
# UVM_INFO @ 1900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb722 M_Data:0xdb91 IR_Exec:0x19c7 pcout:0xb722 ACTUAL: sr1:0x7 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb722 M_Data:0xdb91 IR_Exec:0x19c7 pcout:0xb722 
# UVM_INFO @ 1900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1900: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xdb91 VSR2:0xdb91 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xdb91 VSR2:0xdb91 enable_writeback_status:0x1 
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30af pc:0x30ae instrmem_rd:0x1 ACTUAL: npc:0x30ae pc:0x30ad instrmem_rd:0x1 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x2 dr:0x1 imm:0x0 instruction:0x1282 npc_in:0x30ae 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ad ir_var:0x14c0 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ad ir_var:0x14c0 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ad ir_var:0x14c0 
# UVM_INFO @ 1910: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb722 M_Data:0xdb91 IR_Exec:0x1dc7 pcout:0xb722 ACTUAL: sr1:0x7 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb722 M_Data:0xdb91 IR_Exec:0x1dc7 pcout:0xb722 
# UVM_INFO @ 1910: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xdb91 VSR2:0xdb91 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xdb91 VSR2:0xdb91 enable_writeback_status:0x1 
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b0 pc:0x30af instrmem_rd:0x1 ACTUAL: npc:0x30af pc:0x30ae instrmem_rd:0x1 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x1 dr:0x0 imm:0x0 instruction:0x1041 npc_in:0x30af 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ae ir_var:0x1282 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ae ir_var:0x1282 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ae ir_var:0x1282 
# UVM_INFO @ 1920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xc8f7 M_Data:0x981b IR_Exec:0x14c0 pcout:0xc8f7 ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xc8f7 M_Data:0x981b IR_Exec:0x14c0 pcout:0xc8f7 
# UVM_INFO @ 1920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1920: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x30dc VSR2:0x981b enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x30dc VSR2:0x981b enable_writeback_status:0x1 
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b1 pc:0x30b0 instrmem_rd:0x1 ACTUAL: npc:0x30b0 pc:0x30af instrmem_rd:0x1 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x1 dr:0x5 imm:0x0 instruction:0x1a01 npc_in:0x30b0 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30af ir_var:0x1041 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30af ir_var:0x1041 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30af ir_var:0x1041 
# UVM_INFO @ 1930: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x91ee M_Data:0xc8f7 IR_Exec:0x1282 pcout:0x91ee ACTUAL: sr1:0x2 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x91ee M_Data:0xc8f7 IR_Exec:0x1282 pcout:0x91ee 
# UVM_INFO @ 1930: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x2ba8 VSR2:0x2ba8 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x2ba8 VSR2:0x2ba8 enable_writeback_status:0x1 
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b2 pc:0x30b1 instrmem_rd:0x1 ACTUAL: npc:0x30b1 pc:0x30b0 instrmem_rd:0x1 
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x0 dr:0x3 imm:0x0 instruction:0x1640 npc_in:0x30b1 
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b0 ir_var:0x1a01 
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b0 ir_var:0x1a01 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b0 ir_var:0x1a01 
# UVM_INFO @ 1940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x23dc M_Data:0x91ee IR_Exec:0x1041 pcout:0x23dc ACTUAL: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x23dc M_Data:0x91ee IR_Exec:0x1041 pcout:0x23dc 
# UVM_INFO @ 1940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1940: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x9828 VSR2:0x9828 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x9828 VSR2:0x9828 enable_writeback_status:0x1 
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b3 pc:0x30b2 instrmem_rd:0x1 ACTUAL: npc:0x30b2 pc:0x30b1 instrmem_rd:0x1 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x2 imm5:0x09 imm:0x1 instruction:0x1529 npc_in:0x30b2 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b1 ir_var:0x1640 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b1 ir_var:0x1640 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b1 ir_var:0x1640 
# UVM_INFO @ 1950: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb5ca M_Data:0x91ee IR_Exec:0x1a01 pcout:0xb5ca ACTUAL: sr1:0x0 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb5ca M_Data:0x91ee IR_Exec:0x1a01 pcout:0xb5ca 
# UVM_INFO @ 1950: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x981b VSR2:0x91ee enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x981b VSR2:0x91ee enable_writeback_status:0x1 
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b4 pc:0x30b3 instrmem_rd:0x1 ACTUAL: npc:0x30b3 pc:0x30b2 instrmem_rd:0x1 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x3 dr:0x3 imm:0x0 instruction:0x16c3 npc_in:0x30b3 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b2 ir_var:0x1529 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b2 ir_var:0x1529 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b2 ir_var:0x1529 
# UVM_INFO @ 1960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb5ca M_Data:0x23dc IR_Exec:0x1640 pcout:0xb5ca ACTUAL: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb5ca M_Data:0x23dc IR_Exec:0x1640 pcout:0xb5ca 
# UVM_INFO @ 1960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1960: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x91ee VSR2:0x23dc enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x91ee VSR2:0x23dc enable_writeback_status:0x1 
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b5 pc:0x30b4 instrmem_rd:0x1 ACTUAL: npc:0x30b4 pc:0x30b3 instrmem_rd:0x1 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x7 imm5:0x15 imm:0x1 instruction:0x1f75 npc_in:0x30b4 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b3 ir_var:0x16c3 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b3 ir_var:0x16c3 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b3 ir_var:0x16c3 
# UVM_INFO @ 1970: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb72b M_Data:0x91ee IR_Exec:0x1529 pcout:0xb72b ACTUAL: sr1:0x4 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb72b M_Data:0x91ee IR_Exec:0x1529 pcout:0xb72b 
# UVM_INFO @ 1970: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb722 VSR2:0x91ee enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb722 VSR2:0x91ee enable_writeback_status:0x1 
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b6 pc:0x30b5 instrmem_rd:0x1 ACTUAL: npc:0x30b5 pc:0x30b4 instrmem_rd:0x1 
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x2 imm5:0x1f imm:0x1 instruction:0x14bf npc_in:0x30b5 
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b4 ir_var:0x1f75 
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b4 ir_var:0x1f75 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b4 ir_var:0x1f75 
# UVM_INFO @ 1980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6b94 M_Data:0xb5ca IR_Exec:0x16c3 pcout:0x6b94 ACTUAL: sr1:0x3 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6b94 M_Data:0xb5ca IR_Exec:0x16c3 pcout:0x6b94 
# UVM_INFO @ 1980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1980: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb5ca VSR2:0xb5ca enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb5ca VSR2:0xb5ca enable_writeback_status:0x1 
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b7 pc:0x30b6 instrmem_rd:0x1 ACTUAL: npc:0x30b6 pc:0x30b5 instrmem_rd:0x1 
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x4 imm5:0x04 imm:0x1 instruction:0x18e4 npc_in:0x30b6 
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b5 ir_var:0x14bf 
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b5 ir_var:0x14bf ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b5 ir_var:0x14bf 
# UVM_INFO @ 1990: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb5bf M_Data:0xb5ca IR_Exec:0x1f75 pcout:0xb5bf ACTUAL: sr1:0x5 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb5bf M_Data:0xb5ca IR_Exec:0x1f75 pcout:0xb5bf 
# UVM_INFO @ 1990: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb5ca VSR2:0xb5ca enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb5ca VSR2:0xb5ca enable_writeback_status:0x1 
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b8 pc:0x30b7 instrmem_rd:0x1 ACTUAL: npc:0x30b7 pc:0x30b6 instrmem_rd:0x1 
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x0 dr:0x6 imm:0x0 instruction:0x1c80 npc_in:0x30b7 
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b6 ir_var:0x18e4 
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b6 ir_var:0x18e4 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b6 ir_var:0x18e4 
# UVM_INFO @ 2000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb72a M_Data:0xdb91 IR_Exec:0x14bf pcout:0xb72a ACTUAL: sr1:0x2 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb72a M_Data:0xdb91 IR_Exec:0x14bf pcout:0xb72a 
# UVM_INFO @ 2000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2000: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb72b VSR2:0xdb91 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb72b VSR2:0xdb91 enable_writeback_status:0x1 
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b9 pc:0x30b8 instrmem_rd:0x1 ACTUAL: npc:0x30b8 pc:0x30b7 instrmem_rd:0x1 
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x5 imm5:0x1d imm:0x1 instruction:0x1bbd npc_in:0x30b8 
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b7 ir_var:0x1c80 
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b7 ir_var:0x1c80 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b7 ir_var:0x1c80 
# UVM_INFO @ 2010: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6b98 M_Data:0xb722 IR_Exec:0x18e4 pcout:0x6b98 ACTUAL: sr1:0x3 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6b98 M_Data:0xb722 IR_Exec:0x18e4 pcout:0x6b98 
# UVM_INFO @ 2010: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x6b94 VSR2:0xb722 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x6b94 VSR2:0xb722 enable_writeback_status:0x1 
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ba pc:0x30b9 instrmem_rd:0x1 ACTUAL: npc:0x30b9 pc:0x30b8 instrmem_rd:0x1 
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x5 imm5:0x17 imm:0x1 instruction:0x1b77 npc_in:0x30b9 
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b8 ir_var:0x1bbd 
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b8 ir_var:0x1bbd ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b8 ir_var:0x1bbd 
# UVM_INFO @ 2020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb06 M_Data:0x23dc IR_Exec:0x1c80 pcout:0xdb06 ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb06 M_Data:0x23dc IR_Exec:0x1c80 pcout:0xdb06 
# UVM_INFO @ 2020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2020: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb72a VSR2:0x23dc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb72a VSR2:0x23dc enable_writeback_status:0x1 
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bb pc:0x30ba instrmem_rd:0x1 ACTUAL: npc:0x30ba pc:0x30b9 instrmem_rd:0x1 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x1 dr:0x2 imm:0x0 instruction:0x1441 npc_in:0x30ba 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b9 ir_var:0x1b77 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b9 ir_var:0x1b77 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b9 ir_var:0x1b77 
# UVM_INFO @ 2030: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb03 M_Data:0xb5ca IR_Exec:0x1bbd pcout:0xdb03 ACTUAL: sr1:0x6 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb03 M_Data:0xb5ca IR_Exec:0x1bbd pcout:0xdb03 
# UVM_INFO @ 2030: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb722 VSR2:0xb5ca enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb722 VSR2:0xb5ca enable_writeback_status:0x1 
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bc pc:0x30bb instrmem_rd:0x1 ACTUAL: npc:0x30bb pc:0x30ba instrmem_rd:0x1 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x7 imm5:0x11 imm:0x1 instruction:0x1f71 npc_in:0x30bb 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ba ir_var:0x1441 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ba ir_var:0x1441 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ba ir_var:0x1441 
# UVM_INFO @ 2040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdafa M_Data:0xb5bf IR_Exec:0x1b77 pcout:0xdafa ACTUAL: sr1:0x5 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdafa M_Data:0xb5bf IR_Exec:0x1b77 pcout:0xdafa 
# UVM_INFO @ 2040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2040: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb5ca VSR2:0xb5bf enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb5ca VSR2:0xb5bf enable_writeback_status:0x1 
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bd pc:0x30bc instrmem_rd:0x1 ACTUAL: npc:0x30bc pc:0x30bb instrmem_rd:0x1 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x4 dr:0x1 imm:0x0 instruction:0x1384 npc_in:0x30bc 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bb ir_var:0x1f71 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bb ir_var:0x1f71 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bb ir_var:0x1f71 
# UVM_INFO @ 2050: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x23dc M_Data:0x91ee IR_Exec:0x1441 pcout:0x23dc ACTUAL: sr1:0x1 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x23dc M_Data:0x91ee IR_Exec:0x1441 pcout:0x23dc 
# UVM_INFO @ 2050: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x91ee VSR2:0x91ee enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x91ee VSR2:0x91ee enable_writeback_status:0x1 
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30be pc:0x30bd instrmem_rd:0x1 ACTUAL: npc:0x30bd pc:0x30bc instrmem_rd:0x1 
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x0 dr:0x0 imm:0x0 instruction:0x10c0 npc_in:0x30bd 
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bc ir_var:0x1384 
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bc ir_var:0x1384 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bc ir_var:0x1384 
# UVM_INFO @ 2060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdaeb M_Data:0x91ee IR_Exec:0x1f71 pcout:0xdaeb ACTUAL: sr1:0x5 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdaeb M_Data:0x91ee IR_Exec:0x1f71 pcout:0xdaeb 
# UVM_INFO @ 2060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2060: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xdafa VSR2:0x91ee enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xdafa VSR2:0x91ee enable_writeback_status:0x1 
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bf pc:0x30be instrmem_rd:0x1 ACTUAL: npc:0x30be pc:0x30bd instrmem_rd:0x1 
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x2 imm5:0x18 imm:0x1 instruction:0x1438 npc_in:0x30be 
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bd ir_var:0x10c0 
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bd ir_var:0x10c0 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bd ir_var:0x10c0 
# UVM_INFO @ 2070: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x469e M_Data:0x6b98 IR_Exec:0x1384 pcout:0x469e ACTUAL: sr1:0x6 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x469e M_Data:0x6b98 IR_Exec:0x1384 pcout:0x469e 
# UVM_INFO @ 2070: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xdb06 VSR2:0x6b98 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xdb06 VSR2:0x6b98 enable_writeback_status:0x1 
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c0 pc:0x30bf instrmem_rd:0x1 ACTUAL: npc:0x30bf pc:0x30be instrmem_rd:0x1 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x5 dr:0x5 imm:0x0 instruction:0x1b45 npc_in:0x30bf 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30be ir_var:0x1438 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30be ir_var:0x1438 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30be ir_var:0x1438 
# UVM_INFO @ 2080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8f70 M_Data:0x23dc IR_Exec:0x10c0 pcout:0x8f70 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8f70 M_Data:0x23dc IR_Exec:0x10c0 pcout:0x8f70 
# UVM_INFO @ 2080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2080: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x6b94 VSR2:0x23dc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x6b94 VSR2:0x23dc enable_writeback_status:0x1 
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c1 pc:0x30c0 instrmem_rd:0x1 ACTUAL: npc:0x30c0 pc:0x30bf instrmem_rd:0x1 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x3 imm5:0x15 imm:0x1 instruction:0x17b5 npc_in:0x30c0 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bf ir_var:0x1b45 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bf ir_var:0x1b45 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bf ir_var:0x1b45 
# UVM_INFO @ 2090: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8f68 M_Data:0x23dc IR_Exec:0x1438 pcout:0x8f68 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8f68 M_Data:0x23dc IR_Exec:0x1438 pcout:0x8f68 
# UVM_INFO @ 2090: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x23dc VSR2:0x23dc enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x23dc VSR2:0x23dc enable_writeback_status:0x1 
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c2 pc:0x30c1 instrmem_rd:0x1 ACTUAL: npc:0x30c1 pc:0x30c0 instrmem_rd:0x1 
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x0 imm5:0x0c imm:0x1 instruction:0x10ac npc_in:0x30c1 
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c0 ir_var:0x17b5 
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c0 ir_var:0x17b5 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c0 ir_var:0x17b5 
# UVM_INFO @ 2100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb5f4 M_Data:0xdafa IR_Exec:0x1b45 pcout:0xb5f4 ACTUAL: sr1:0x5 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb5f4 M_Data:0xdafa IR_Exec:0x1b45 pcout:0xb5f4 
# UVM_INFO @ 2100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2100: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xdafa VSR2:0xdafa enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xdafa VSR2:0xdafa enable_writeback_status:0x1 
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c3 pc:0x30c2 instrmem_rd:0x1 ACTUAL: npc:0x30c2 pc:0x30c1 instrmem_rd:0x1 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x6 imm5:0x1b imm:0x1 instruction:0x1d7b npc_in:0x30c2 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c1 ir_var:0x10ac 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c1 ir_var:0x10ac ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c1 ir_var:0x10ac 
# UVM_INFO @ 2110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdafb M_Data:0xdafa IR_Exec:0x17b5 pcout:0xdafb ACTUAL: sr1:0x6 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdafb M_Data:0xdafa IR_Exec:0x17b5 pcout:0xdafb 
# UVM_INFO @ 2110: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xdb06 VSR2:0xdafa enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xdb06 VSR2:0xdafa enable_writeback_status:0x1 
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c4 pc:0x30c3 instrmem_rd:0x1 ACTUAL: npc:0x30c3 pc:0x30c2 instrmem_rd:0x1 
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x0 dr:0x3 imm:0x0 instruction:0x1640 npc_in:0x30c3 
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c2 ir_var:0x1d7b 
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c2 ir_var:0x1d7b ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c2 ir_var:0x1d7b 
# UVM_INFO @ 2120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8f74 M_Data:0x6b98 IR_Exec:0x10ac pcout:0x8f74 ACTUAL: sr1:0x2 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8f74 M_Data:0x6b98 IR_Exec:0x10ac pcout:0x8f74 
# UVM_INFO @ 2120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2120: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8f68 VSR2:0x6b98 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8f68 VSR2:0x6b98 enable_writeback_status:0x1 
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c5 pc:0x30c4 instrmem_rd:0x1 ACTUAL: npc:0x30c4 pc:0x30c3 instrmem_rd:0x1 
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x6 imm5:0x14 imm:0x1 instruction:0x1cb4 npc_in:0x30c4 
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c3 ir_var:0x1640 
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c3 ir_var:0x1640 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c3 ir_var:0x1640 
# UVM_INFO @ 2130: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb5ef M_Data:0xdafb IR_Exec:0x1d7b pcout:0xb5ef ACTUAL: sr1:0x5 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb5ef M_Data:0xdafb IR_Exec:0x1d7b pcout:0xb5ef 
# UVM_INFO @ 2130: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb5f4 VSR2:0xdafb enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb5f4 VSR2:0xdafb enable_writeback_status:0x1 
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c6 pc:0x30c5 instrmem_rd:0x1 ACTUAL: npc:0x30c5 pc:0x30c4 instrmem_rd:0x1 
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x3 dr:0x3 imm:0x0 instruction:0x1643 npc_in:0x30c5 
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c4 ir_var:0x1cb4 
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c4 ir_var:0x1cb4 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c4 ir_var:0x1cb4 
# UVM_INFO @ 2140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xd612 M_Data:0x8f74 IR_Exec:0x1640 pcout:0xd612 ACTUAL: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xd612 M_Data:0x8f74 IR_Exec:0x1640 pcout:0xd612 
# UVM_INFO @ 2140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2140: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x469e VSR2:0x8f74 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x469e VSR2:0x8f74 enable_writeback_status:0x1 
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c7 pc:0x30c6 instrmem_rd:0x1 ACTUAL: npc:0x30c6 pc:0x30c5 instrmem_rd:0x1 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 dr:0x4 imm5:0x11 imm:0x1 instruction:0x1871 npc_in:0x30c6 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c5 ir_var:0x1643 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c5 ir_var:0x1643 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c5 ir_var:0x1643 
# UVM_INFO @ 2150: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8f5c M_Data:0x6b98 IR_Exec:0x1cb4 pcout:0x8f5c ACTUAL: sr1:0x2 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8f5c M_Data:0x6b98 IR_Exec:0x1cb4 pcout:0x8f5c 
# UVM_INFO @ 2150: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8f68 VSR2:0x6b98 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8f68 VSR2:0x6b98 enable_writeback_status:0x1 
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c8 pc:0x30c7 instrmem_rd:0x1 ACTUAL: npc:0x30c7 pc:0x30c6 instrmem_rd:0x1 
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x7 dr:0x2 imm:0x0 instruction:0x1447 npc_in:0x30c7 
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c6 ir_var:0x1871 
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c6 ir_var:0x1871 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c6 ir_var:0x1871 
# UVM_INFO @ 2160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x1cb0 M_Data:0xd612 IR_Exec:0x1643 pcout:0x1cb0 ACTUAL: sr1:0x1 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x1cb0 M_Data:0xd612 IR_Exec:0x1643 pcout:0x1cb0 
# UVM_INFO @ 2160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2160: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x469e VSR2:0xd612 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x469e VSR2:0xd612 enable_writeback_status:0x1 
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c9 pc:0x30c8 instrmem_rd:0x1 ACTUAL: npc:0x30c8 pc:0x30c7 instrmem_rd:0x1 
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x3 imm5:0x07 imm:0x1 instruction:0x17e7 npc_in:0x30c8 
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c7 ir_var:0x1447 
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c7 ir_var:0x1447 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c7 ir_var:0x1447 
# UVM_INFO @ 2170: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x468f M_Data:0x469e IR_Exec:0x1871 pcout:0x468f ACTUAL: sr1:0x1 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x468f M_Data:0x469e IR_Exec:0x1871 pcout:0x468f 
# UVM_INFO @ 2170: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x469e VSR2:0x469e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x469e VSR2:0x469e enable_writeback_status:0x1 
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30c9 pc:0x30c8 instrmem_rd:0x1 
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x4 imm5:0x10 imm:0x1 instruction:0x19b0 npc_in:0x30c9 
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c8 ir_var:0x17e7 
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c8 ir_var:0x17e7 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c8 ir_var:0x17e7 
# UVM_INFO @ 2180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2189 M_Data:0xdaeb IR_Exec:0x1447 pcout:0x2189 ACTUAL: sr1:0x1 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2189 M_Data:0xdaeb IR_Exec:0x1447 pcout:0x2189 
# UVM_INFO @ 2180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2180: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x469e VSR2:0xdaeb enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x469e VSR2:0xdaeb enable_writeback_status:0x1 
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30cb pc:0x30ca instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x1 imm5:0x0e imm:0x1 instruction:0x12ee npc_in:0x30ca 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c9 ir_var:0x19b0 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c9 ir_var:0x19b0 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c9 ir_var:0x19b0 
# UVM_INFO @ 2190: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdaf2 M_Data:0xdaeb IR_Exec:0x17e7 pcout:0xdaf2 ACTUAL: sr1:0x7 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdaf2 M_Data:0xdaeb IR_Exec:0x17e7 pcout:0xdaf2 
# UVM_INFO @ 2190: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xdaeb VSR2:0xdaeb enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xdaeb VSR2:0xdaeb enable_writeback_status:0x1 
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30cc pc:0x30cb instrmem_rd:0x1 ACTUAL: npc:0x30cb pc:0x30ca instrmem_rd:0x1 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x5 dr:0x4 imm:0x0 instruction:0x1805 npc_in:0x30cb 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ca ir_var:0x12ee 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ca ir_var:0x12ee ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ca ir_var:0x12ee 
# UVM_INFO @ 2200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8f4c M_Data:0x8f74 IR_Exec:0x19b0 pcout:0x8f4c ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8f4c M_Data:0x8f74 IR_Exec:0x19b0 pcout:0x8f4c 
# UVM_INFO @ 2200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2200: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8f5c VSR2:0x8f74 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8f5c VSR2:0x8f74 enable_writeback_status:0x1 
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30cd pc:0x30cc instrmem_rd:0x1 ACTUAL: npc:0x30cc pc:0x30cb instrmem_rd:0x1 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x4 imm5:0x13 imm:0x1 instruction:0x1973 npc_in:0x30cc 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cb ir_var:0x1805 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cb ir_var:0x1805 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cb ir_var:0x1805 
# UVM_INFO @ 2210: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb00 M_Data:0x8f5c IR_Exec:0x12ee pcout:0xdb00 ACTUAL: sr1:0x3 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb00 M_Data:0x8f5c IR_Exec:0x12ee pcout:0xdb00 
# UVM_INFO @ 2210: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xdaf2 VSR2:0x8f5c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xdaf2 VSR2:0x8f5c enable_writeback_status:0x1 
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ce pc:0x30cd instrmem_rd:0x1 ACTUAL: npc:0x30cd pc:0x30cc instrmem_rd:0x1 
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x6 dr:0x3 imm:0x0 instruction:0x16c6 npc_in:0x30cd 
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cc ir_var:0x1973 
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cc ir_var:0x1973 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cc ir_var:0x1973 
# UVM_INFO @ 2220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x4568 M_Data:0xb5f4 IR_Exec:0x1805 pcout:0x4568 ACTUAL: sr1:0x0 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x4568 M_Data:0xb5f4 IR_Exec:0x1805 pcout:0x4568 
# UVM_INFO @ 2220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2220: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8f74 VSR2:0xb5f4 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8f74 VSR2:0xb5f4 enable_writeback_status:0x1 
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30cf pc:0x30ce instrmem_rd:0x1 ACTUAL: npc:0x30ce pc:0x30cd instrmem_rd:0x1 
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x1 dr:0x4 imm:0x0 instruction:0x18c1 npc_in:0x30ce 
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cd ir_var:0x16c6 
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cd ir_var:0x16c6 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cd ir_var:0x16c6 
# UVM_INFO @ 2230: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb5e7 M_Data:0xdaf2 IR_Exec:0x1973 pcout:0xb5e7 ACTUAL: sr1:0x5 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb5e7 M_Data:0xdaf2 IR_Exec:0x1973 pcout:0xb5e7 
# UVM_INFO @ 2230: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb5f4 VSR2:0xdaf2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb5f4 VSR2:0xdaf2 enable_writeback_status:0x1 
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d0 pc:0x30cf instrmem_rd:0x1 ACTUAL: npc:0x30cf pc:0x30ce instrmem_rd:0x1 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x0 imm5:0x17 imm:0x1 instruction:0x11b7 npc_in:0x30cf 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ce ir_var:0x18c1 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ce ir_var:0x18c1 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ce ir_var:0x18c1 
# UVM_INFO @ 2240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6a4e M_Data:0x8f5c IR_Exec:0x16c6 pcout:0x6a4e ACTUAL: sr1:0x3 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6a4e M_Data:0x8f5c IR_Exec:0x16c6 pcout:0x6a4e 
# UVM_INFO @ 2240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2240: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xdaf2 VSR2:0x8f5c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xdaf2 VSR2:0x8f5c enable_writeback_status:0x1 
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d1 pc:0x30d0 instrmem_rd:0x1 ACTUAL: npc:0x30d0 pc:0x30cf instrmem_rd:0x1 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x7 dr:0x2 imm:0x0 instruction:0x1507 npc_in:0x30d0 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cf ir_var:0x11b7 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cf ir_var:0x11b7 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cf ir_var:0x11b7 
# UVM_INFO @ 2250: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x454e M_Data:0xdb00 IR_Exec:0x18c1 pcout:0x454e ACTUAL: sr1:0x3 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x454e M_Data:0xdb00 IR_Exec:0x18c1 pcout:0x454e 
# UVM_INFO @ 2250: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xdaf2 VSR2:0xdb00 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xdaf2 VSR2:0xdb00 enable_writeback_status:0x1 
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d2 pc:0x30d1 instrmem_rd:0x1 ACTUAL: npc:0x30d1 pc:0x30d0 instrmem_rd:0x1 
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x6 imm5:0x14 imm:0x1 instruction:0x1d34 npc_in:0x30d1 
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d0 ir_var:0x1507 
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d0 ir_var:0x1507 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d0 ir_var:0x1507 
# UVM_INFO @ 2260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8f53 M_Data:0xdaeb IR_Exec:0x11b7 pcout:0x8f53 ACTUAL: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8f53 M_Data:0xdaeb IR_Exec:0x11b7 pcout:0x8f53 
# UVM_INFO @ 2260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2260: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8f5c VSR2:0xdaeb enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8f5c VSR2:0xdaeb enable_writeback_status:0x1 
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d3 pc:0x30d2 instrmem_rd:0x1 ACTUAL: npc:0x30d2 pc:0x30d1 instrmem_rd:0x1 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x7 imm5:0x04 imm:0x1 instruction:0x1ee4 npc_in:0x30d2 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d1 ir_var:0x1d34 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d1 ir_var:0x1d34 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d1 ir_var:0x1d34 
# UVM_INFO @ 2270: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2039 M_Data:0xdaeb IR_Exec:0x1507 pcout:0x2039 ACTUAL: sr1:0x4 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2039 M_Data:0xdaeb IR_Exec:0x1507 pcout:0x2039 
# UVM_INFO @ 2270: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x454e VSR2:0xdaeb enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x454e VSR2:0xdaeb enable_writeback_status:0x1 
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d4 pc:0x30d3 instrmem_rd:0x1 ACTUAL: npc:0x30d3 pc:0x30d2 instrmem_rd:0x1 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x2 dr:0x6 imm:0x0 instruction:0x1c02 npc_in:0x30d3 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d2 ir_var:0x1ee4 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d2 ir_var:0x1ee4 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d2 ir_var:0x1ee4 
# UVM_INFO @ 2280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x4542 M_Data:0x454e IR_Exec:0x1d34 pcout:0x4542 ACTUAL: sr1:0x4 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x4542 M_Data:0x454e IR_Exec:0x1d34 pcout:0x4542 
# UVM_INFO @ 2280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2280: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x454e VSR2:0x454e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x454e VSR2:0x454e enable_writeback_status:0x1 
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d5 pc:0x30d4 instrmem_rd:0x1 ACTUAL: npc:0x30d4 pc:0x30d3 instrmem_rd:0x1 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x1 dr:0x5 imm:0x0 instruction:0x1b81 npc_in:0x30d4 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d3 ir_var:0x1c02 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d3 ir_var:0x1c02 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d3 ir_var:0x1c02 
# UVM_INFO @ 2290: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6a52 M_Data:0x454e IR_Exec:0x1ee4 pcout:0x6a52 ACTUAL: sr1:0x3 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6a52 M_Data:0x454e IR_Exec:0x1ee4 pcout:0x6a52 
# UVM_INFO @ 2290: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x6a4e VSR2:0x454e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x6a4e VSR2:0x454e enable_writeback_status:0x1 
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d6 pc:0x30d5 instrmem_rd:0x1 ACTUAL: npc:0x30d5 pc:0x30d4 instrmem_rd:0x1 
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x7 imm5:0x06 imm:0x1 instruction:0x1ea6 npc_in:0x30d5 
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d4 ir_var:0x1b81 
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d4 ir_var:0x1b81 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d4 ir_var:0x1b81 
# UVM_INFO @ 2300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaf8c M_Data:0x2039 IR_Exec:0x1c02 pcout:0xaf8c ACTUAL: sr1:0x0 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaf8c M_Data:0x2039 IR_Exec:0x1c02 pcout:0xaf8c 
# UVM_INFO @ 2300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2300: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8f53 VSR2:0x2039 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8f53 VSR2:0x2039 enable_writeback_status:0x1 
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d7 pc:0x30d6 instrmem_rd:0x1 ACTUAL: npc:0x30d6 pc:0x30d5 instrmem_rd:0x1 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x2 imm5:0x04 imm:0x1 instruction:0x15a4 npc_in:0x30d6 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d5 ir_var:0x1ea6 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d5 ir_var:0x1ea6 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d5 ir_var:0x1ea6 
# UVM_INFO @ 2310: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8a8c M_Data:0xdb00 IR_Exec:0x1b81 pcout:0x8a8c ACTUAL: sr1:0x6 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8a8c M_Data:0xdb00 IR_Exec:0x1b81 pcout:0x8a8c 
# UVM_INFO @ 2310: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x4542 VSR2:0xdb00 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x4542 VSR2:0xdb00 enable_writeback_status:0x1 
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d8 pc:0x30d7 instrmem_rd:0x1 ACTUAL: npc:0x30d7 pc:0x30d6 instrmem_rd:0x1 
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x7 dr:0x5 imm:0x0 instruction:0x1b07 npc_in:0x30d7 
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d6 ir_var:0x15a4 
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d6 ir_var:0x15a4 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d6 ir_var:0x15a4 
# UVM_INFO @ 2320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x203f M_Data:0xaf8c IR_Exec:0x1ea6 pcout:0x203f ACTUAL: sr1:0x2 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x203f M_Data:0xaf8c IR_Exec:0x1ea6 pcout:0x203f 
# UVM_INFO @ 2320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2320: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x2039 VSR2:0xaf8c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x2039 VSR2:0xaf8c enable_writeback_status:0x1 
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d9 pc:0x30d8 instrmem_rd:0x1 ACTUAL: npc:0x30d8 pc:0x30d7 instrmem_rd:0x1 
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x7 dr:0x0 imm:0x0 instruction:0x1187 npc_in:0x30d8 
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d7 ir_var:0x1b07 
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d7 ir_var:0x1b07 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d7 ir_var:0x1b07 
# UVM_INFO @ 2330: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaf90 M_Data:0x454e IR_Exec:0x15a4 pcout:0xaf90 ACTUAL: sr1:0x6 sr2:0x4 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaf90 M_Data:0x454e IR_Exec:0x15a4 pcout:0xaf90 
# UVM_INFO @ 2330: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xaf8c VSR2:0x454e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xaf8c VSR2:0x454e enable_writeback_status:0x1 
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30da pc:0x30d9 instrmem_rd:0x1 ACTUAL: npc:0x30d9 pc:0x30d8 instrmem_rd:0x1 
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x4 imm5:0x03 imm:0x1 instruction:0x1823 npc_in:0x30d9 
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d8 ir_var:0x1187 
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d8 ir_var:0x1187 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d8 ir_var:0x1187 
# UVM_INFO @ 2340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x658d M_Data:0x203f IR_Exec:0x1b07 pcout:0x658d ACTUAL: sr1:0x4 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x658d M_Data:0x203f IR_Exec:0x1b07 pcout:0x658d 
# UVM_INFO @ 2340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2340: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x454e VSR2:0x203f enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x454e VSR2:0x203f enable_writeback_status:0x1 
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30db pc:0x30da instrmem_rd:0x1 ACTUAL: npc:0x30da pc:0x30d9 instrmem_rd:0x1 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 dr:0x4 imm5:0x03 imm:0x1 instruction:0x1863 npc_in:0x30da 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d9 ir_var:0x1823 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d9 ir_var:0x1823 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d9 ir_var:0x1823 
# UVM_INFO @ 2350: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xcfcb M_Data:0x203f IR_Exec:0x1187 pcout:0xcfcb ACTUAL: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xcfcb M_Data:0x203f IR_Exec:0x1187 pcout:0xcfcb 
# UVM_INFO @ 2350: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xaf8c VSR2:0x203f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xaf8c VSR2:0x203f enable_writeback_status:0x1 
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30dc pc:0x30db instrmem_rd:0x1 ACTUAL: npc:0x30db pc:0x30da instrmem_rd:0x1 
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x2 dr:0x1 imm:0x0 instruction:0x1282 npc_in:0x30db 
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30da ir_var:0x1863 
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30da ir_var:0x1863 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30da ir_var:0x1863 
# UVM_INFO @ 2360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xcfce M_Data:0x6a4e IR_Exec:0x1823 pcout:0xcfce ACTUAL: sr1:0x0 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xcfce M_Data:0x6a4e IR_Exec:0x1823 pcout:0xcfce 
# UVM_INFO @ 2360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8f53 VSR2:0x6a4e enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8f53 VSR2:0x6a4e enable_writeback_status:0x1 
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30dd pc:0x30dc instrmem_rd:0x1 ACTUAL: npc:0x30dc pc:0x30db instrmem_rd:0x1 
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x1 imm5:0x01 imm:0x1 instruction:0x13a1 npc_in:0x30dc 
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30db ir_var:0x1282 
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30db ir_var:0x1282 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30db ir_var:0x1282 
# UVM_INFO @ 2370: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb03 M_Data:0x6a4e IR_Exec:0x1863 pcout:0xdb03 ACTUAL: sr1:0x1 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xdb03 M_Data:0x6a4e IR_Exec:0x1863 pcout:0xdb03 
# UVM_INFO @ 2370: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xdb00 VSR2:0x6a4e enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xdb00 VSR2:0x6a4e enable_writeback_status:0x1 
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30de pc:0x30dd instrmem_rd:0x1 ACTUAL: npc:0x30dd pc:0x30dc instrmem_rd:0x1 
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x6 dr:0x7 imm:0x0 instruction:0x1f86 npc_in:0x30dd 
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30dc ir_var:0x13a1 
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30dc ir_var:0x13a1 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30dc ir_var:0x13a1 
# UVM_INFO @ 2380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5f20 M_Data:0xaf90 IR_Exec:0x1282 pcout:0x5f20 ACTUAL: sr1:0x2 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5f20 M_Data:0xaf90 IR_Exec:0x1282 pcout:0x5f20 
# UVM_INFO @ 2380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2380: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xaf90 VSR2:0xaf90 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xaf90 VSR2:0xaf90 enable_writeback_status:0x1 
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30df pc:0x30de instrmem_rd:0x1 ACTUAL: npc:0x30de pc:0x30dd instrmem_rd:0x1 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x2 dr:0x2 imm:0x0 instruction:0x1442 npc_in:0x30de 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30dd ir_var:0x1f86 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30dd ir_var:0x1f86 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30dd ir_var:0x1f86 
# UVM_INFO @ 2390: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaf8d M_Data:0xdb00 IR_Exec:0x13a1 pcout:0xaf8d ACTUAL: sr1:0x6 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaf8d M_Data:0xdb00 IR_Exec:0x13a1 pcout:0xaf8d 
# UVM_INFO @ 2390: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xaf8c VSR2:0xdb00 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xaf8c VSR2:0xdb00 enable_writeback_status:0x1 
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e0 pc:0x30df instrmem_rd:0x1 ACTUAL: npc:0x30df pc:0x30de instrmem_rd:0x1 
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x4 dr:0x6 imm:0x0 instruction:0x1dc4 npc_in:0x30df 
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30de ir_var:0x1442 
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30de ir_var:0x1442 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30de ir_var:0x1442 
# UVM_INFO @ 2400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5f18 M_Data:0xaf8c IR_Exec:0x1f86 pcout:0x5f18 ACTUAL: sr1:0x6 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5f18 M_Data:0xaf8c IR_Exec:0x1f86 pcout:0x5f18 
# UVM_INFO @ 2400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2400: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xaf8c VSR2:0xaf8c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xaf8c VSR2:0xaf8c enable_writeback_status:0x1 
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e1 pc:0x30e0 instrmem_rd:0x1 ACTUAL: npc:0x30e0 pc:0x30df instrmem_rd:0x1 
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x1 dr:0x0 imm:0x0 instruction:0x1041 npc_in:0x30e0 
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30df ir_var:0x1dc4 
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30df ir_var:0x1dc4 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30df ir_var:0x1dc4 
# UVM_INFO @ 2410: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5f1d M_Data:0xaf90 IR_Exec:0x1442 pcout:0x5f1d ACTUAL: sr1:0x1 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5f1d M_Data:0xaf90 IR_Exec:0x1442 pcout:0x5f1d 
# UVM_INFO @ 2410: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xaf8d VSR2:0xaf90 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xaf8d VSR2:0xaf90 enable_writeback_status:0x1 
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e2 pc:0x30e1 instrmem_rd:0x1 ACTUAL: npc:0x30e1 pc:0x30e0 instrmem_rd:0x1 
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x1 dr:0x4 imm:0x0 instruction:0x18c1 npc_in:0x30e1 
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e0 ir_var:0x1041 
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e0 ir_var:0x1041 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e0 ir_var:0x1041 
# UVM_INFO @ 2420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3a1b M_Data:0xdb03 IR_Exec:0x1dc4 pcout:0x3a1b ACTUAL: sr1:0x7 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3a1b M_Data:0xdb03 IR_Exec:0x1dc4 pcout:0x3a1b 
# UVM_INFO @ 2420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2420: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5f18 VSR2:0xdb03 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5f18 VSR2:0xdb03 enable_writeback_status:0x1 
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e3 pc:0x30e2 instrmem_rd:0x1 ACTUAL: npc:0x30e2 pc:0x30e1 instrmem_rd:0x1 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x5 imm5:0x0b imm:0x1 instruction:0x1b6b npc_in:0x30e2 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e1 ir_var:0x18c1 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e1 ir_var:0x18c1 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e1 ir_var:0x18c1 
# UVM_INFO @ 2430: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5f1a M_Data:0xaf8d IR_Exec:0x1041 pcout:0x5f1a ACTUAL: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5f1a M_Data:0xaf8d IR_Exec:0x1041 pcout:0x5f1a 
# UVM_INFO @ 2430: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xaf8d VSR2:0xaf8d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xaf8d VSR2:0xaf8d enable_writeback_status:0x1 
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e4 pc:0x30e3 instrmem_rd:0x1 ACTUAL: npc:0x30e3 pc:0x30e2 instrmem_rd:0x1 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x1 dr:0x7 imm:0x0 instruction:0x1e01 npc_in:0x30e3 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e2 ir_var:0x1b6b 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e2 ir_var:0x1b6b ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e2 ir_var:0x1b6b 
# UVM_INFO @ 2440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x19db M_Data:0xaf8d IR_Exec:0x18c1 pcout:0x19db ACTUAL: sr1:0x3 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x19db M_Data:0xaf8d IR_Exec:0x18c1 pcout:0x19db 
# UVM_INFO @ 2440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2440: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x6a4e VSR2:0xaf8d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x6a4e VSR2:0xaf8d enable_writeback_status:0x1 
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e5 pc:0x30e4 instrmem_rd:0x1 ACTUAL: npc:0x30e4 pc:0x30e3 instrmem_rd:0x1 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x2 dr:0x5 imm:0x0 instruction:0x1a82 npc_in:0x30e4 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e3 ir_var:0x1e01 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e3 ir_var:0x1e01 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e3 ir_var:0x1e01 
# UVM_INFO @ 2450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6598 M_Data:0x6a4e IR_Exec:0x1b6b pcout:0x6598 ACTUAL: sr1:0x5 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6598 M_Data:0x6a4e IR_Exec:0x1b6b pcout:0x6598 
# UVM_INFO @ 2450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x658d VSR2:0x6a4e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x658d VSR2:0x6a4e enable_writeback_status:0x1 
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e6 pc:0x30e5 instrmem_rd:0x1 ACTUAL: npc:0x30e5 pc:0x30e4 instrmem_rd:0x1 
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x6 dr:0x5 imm:0x0 instruction:0x1bc6 npc_in:0x30e5 
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e4 ir_var:0x1a82 
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e4 ir_var:0x1a82 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e4 ir_var:0x1a82 
# UVM_INFO @ 2460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0ea7 M_Data:0xaf8d IR_Exec:0x1e01 pcout:0x0ea7 ACTUAL: sr1:0x0 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0ea7 M_Data:0xaf8d IR_Exec:0x1e01 pcout:0x0ea7 
# UVM_INFO @ 2460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5f1a VSR2:0xaf8d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5f1a VSR2:0xaf8d enable_writeback_status:0x1 
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e7 pc:0x30e6 instrmem_rd:0x1 ACTUAL: npc:0x30e6 pc:0x30e5 instrmem_rd:0x1 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x1 dr:0x7 imm:0x0 instruction:0x1e01 npc_in:0x30e6 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e5 ir_var:0x1bc6 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e5 ir_var:0x1bc6 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e5 ir_var:0x1bc6 
# UVM_INFO @ 2470: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xbe3a M_Data:0x5f1d IR_Exec:0x1a82 pcout:0xbe3a ACTUAL: sr1:0x2 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xbe3a M_Data:0x5f1d IR_Exec:0x1a82 pcout:0xbe3a 
# UVM_INFO @ 2470: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5f1d VSR2:0x5f1d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5f1d VSR2:0x5f1d enable_writeback_status:0x1 
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e8 pc:0x30e7 instrmem_rd:0x1 ACTUAL: npc:0x30e7 pc:0x30e6 instrmem_rd:0x1 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x0 imm5:0x15 imm:0x1 instruction:0x1035 npc_in:0x30e7 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e6 ir_var:0x1e01 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e6 ir_var:0x1e01 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e6 ir_var:0x1e01 
# UVM_INFO @ 2480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x48c2 M_Data:0x3a1b IR_Exec:0x1bc6 pcout:0x48c2 ACTUAL: sr1:0x7 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x48c2 M_Data:0x3a1b IR_Exec:0x1bc6 pcout:0x48c2 
# UVM_INFO @ 2480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2480: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0ea7 VSR2:0x3a1b enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0ea7 VSR2:0x3a1b enable_writeback_status:0x1 
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e9 pc:0x30e8 instrmem_rd:0x1 ACTUAL: npc:0x30e8 pc:0x30e7 instrmem_rd:0x1 
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x3 dr:0x1 imm:0x0 instruction:0x1383 npc_in:0x30e8 
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e7 ir_var:0x1035 
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e7 ir_var:0x1035 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e7 ir_var:0x1035 
# UVM_INFO @ 2490: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0ea7 M_Data:0xaf8d IR_Exec:0x1e01 pcout:0x0ea7 ACTUAL: sr1:0x0 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0ea7 M_Data:0xaf8d IR_Exec:0x1e01 pcout:0x0ea7 
# UVM_INFO @ 2490: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5f1a VSR2:0xaf8d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5f1a VSR2:0xaf8d enable_writeback_status:0x1 
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ea pc:0x30e9 instrmem_rd:0x1 ACTUAL: npc:0x30e9 pc:0x30e8 instrmem_rd:0x1 
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x2 dr:0x4 imm:0x0 instruction:0x1802 npc_in:0x30e9 
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e8 ir_var:0x1383 
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e8 ir_var:0x1383 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e8 ir_var:0x1383 
# UVM_INFO @ 2500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5f0f M_Data:0x48c2 IR_Exec:0x1035 pcout:0x5f0f ACTUAL: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5f0f M_Data:0x48c2 IR_Exec:0x1035 pcout:0x5f0f 
# UVM_INFO @ 2500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2500: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5f1a VSR2:0x48c2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5f1a VSR2:0x48c2 enable_writeback_status:0x1 
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30eb pc:0x30ea instrmem_rd:0x1 ACTUAL: npc:0x30ea pc:0x30e9 instrmem_rd:0x1 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x2 imm5:0x1b imm:0x1 instruction:0x14bb npc_in:0x30ea 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e9 ir_var:0x1802 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e9 ir_var:0x1802 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e9 ir_var:0x1802 
# UVM_INFO @ 2510: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa469 M_Data:0x6a4e IR_Exec:0x1383 pcout:0xa469 ACTUAL: sr1:0x6 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa469 M_Data:0x6a4e IR_Exec:0x1383 pcout:0xa469 
# UVM_INFO @ 2510: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3a1b VSR2:0x6a4e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3a1b VSR2:0x6a4e enable_writeback_status:0x1 
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ec pc:0x30eb instrmem_rd:0x1 ACTUAL: npc:0x30eb pc:0x30ea instrmem_rd:0x1 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x7 imm5:0x07 imm:0x1 instruction:0x1f27 npc_in:0x30eb 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ea ir_var:0x14bb 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ea ir_var:0x14bb ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ea ir_var:0x14bb 
# UVM_INFO @ 2520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xbe2c M_Data:0x5f1d IR_Exec:0x1802 pcout:0xbe2c ACTUAL: sr1:0x0 sr2:0x2 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xbe2c M_Data:0x5f1d IR_Exec:0x1802 pcout:0xbe2c 
# UVM_INFO @ 2520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2520: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5f0f VSR2:0x5f1d enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5f0f VSR2:0x5f1d enable_writeback_status:0x1 
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ed pc:0x30ec instrmem_rd:0x1 ACTUAL: npc:0x30ec pc:0x30eb instrmem_rd:0x1 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x5 dr:0x5 imm:0x0 instruction:0x1a45 npc_in:0x30ec 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30eb ir_var:0x1f27 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30eb ir_var:0x1f27 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30eb ir_var:0x1f27 
# UVM_INFO @ 2530: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5f18 M_Data:0x6a4e IR_Exec:0x14bb pcout:0x5f18 ACTUAL: sr1:0x2 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5f18 M_Data:0x6a4e IR_Exec:0x14bb pcout:0x5f18 
# UVM_INFO @ 2530: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5f1d VSR2:0x6a4e enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5f1d VSR2:0x6a4e enable_writeback_status:0x1 
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ee pc:0x30ed instrmem_rd:0x1 ACTUAL: npc:0x30ed pc:0x30ec instrmem_rd:0x1 
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x7 dr:0x4 imm:0x0 instruction:0x18c7 npc_in:0x30ed 
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ec ir_var:0x1a45 
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ec ir_var:0x1a45 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ec ir_var:0x1a45 
# UVM_INFO @ 2540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xbe33 M_Data:0x0ea7 IR_Exec:0x1f27 pcout:0xbe33 ACTUAL: sr1:0x4 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xbe33 M_Data:0x0ea7 IR_Exec:0x1f27 pcout:0xbe33 
# UVM_INFO @ 2540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2540: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xbe2c VSR2:0x0ea7 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xbe2c VSR2:0x0ea7 enable_writeback_status:0x1 
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ef pc:0x30ee instrmem_rd:0x1 ACTUAL: npc:0x30ee pc:0x30ed instrmem_rd:0x1 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x5 dr:0x6 imm:0x0 instruction:0x1dc5 npc_in:0x30ee 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ed ir_var:0x18c7 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ed ir_var:0x18c7 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ed ir_var:0x18c7 
# UVM_INFO @ 2550: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xed2b M_Data:0x48c2 IR_Exec:0x1a45 pcout:0xed2b ACTUAL: sr1:0x1 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xed2b M_Data:0x48c2 IR_Exec:0x1a45 pcout:0xed2b 
# UVM_INFO @ 2550: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xa469 VSR2:0x48c2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xa469 VSR2:0x48c2 enable_writeback_status:0x1 
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f0 pc:0x30ef instrmem_rd:0x1 ACTUAL: npc:0x30ef pc:0x30ee instrmem_rd:0x1 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x6 imm5:0x01 imm:0x1 instruction:0x1d21 npc_in:0x30ef 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ee ir_var:0x1dc5 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ee ir_var:0x1dc5 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ee ir_var:0x1dc5 
# UVM_INFO @ 2560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2881 M_Data:0xbe33 IR_Exec:0x18c7 pcout:0x2881 ACTUAL: sr1:0x3 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2881 M_Data:0xbe33 IR_Exec:0x18c7 pcout:0x2881 
# UVM_INFO @ 2560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2560: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x6a4e VSR2:0xbe33 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x6a4e VSR2:0xbe33 enable_writeback_status:0x1 
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f1 pc:0x30f0 instrmem_rd:0x1 ACTUAL: npc:0x30f0 pc:0x30ef instrmem_rd:0x1 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x5 dr:0x2 imm:0x0 instruction:0x1405 npc_in:0x30f0 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ef ir_var:0x1d21 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ef ir_var:0x1d21 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ef ir_var:0x1d21 
# UVM_INFO @ 2570: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xab5e M_Data:0xed2b IR_Exec:0x1dc5 pcout:0xab5e ACTUAL: sr1:0x7 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xab5e M_Data:0xed2b IR_Exec:0x1dc5 pcout:0xab5e 
# UVM_INFO @ 2570: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xbe33 VSR2:0xed2b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xbe33 VSR2:0xed2b enable_writeback_status:0x1 
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f2 pc:0x30f1 instrmem_rd:0x1 ACTUAL: npc:0x30f1 pc:0x30f0 instrmem_rd:0x1 
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x6 dr:0x2 imm:0x0 instruction:0x1546 npc_in:0x30f1 
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f0 ir_var:0x1405 
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f0 ir_var:0x1405 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f0 ir_var:0x1405 
# UVM_INFO @ 2580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2882 M_Data:0xa469 IR_Exec:0x1d21 pcout:0x2882 ACTUAL: sr1:0x4 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2882 M_Data:0xa469 IR_Exec:0x1d21 pcout:0x2882 
# UVM_INFO @ 2580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2580: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x2881 VSR2:0xa469 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x2881 VSR2:0xa469 enable_writeback_status:0x1 
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f3 pc:0x30f2 instrmem_rd:0x1 ACTUAL: npc:0x30f2 pc:0x30f1 instrmem_rd:0x1 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x5 dr:0x0 imm:0x0 instruction:0x1085 npc_in:0x30f2 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f1 ir_var:0x1546 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f1 ir_var:0x1546 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f1 ir_var:0x1546 
# UVM_INFO @ 2590: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x4c3a M_Data:0xed2b IR_Exec:0x1405 pcout:0x4c3a ACTUAL: sr1:0x0 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x4c3a M_Data:0xed2b IR_Exec:0x1405 pcout:0x4c3a 
# UVM_INFO @ 2590: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5f0f VSR2:0xed2b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5f0f VSR2:0xed2b enable_writeback_status:0x1 
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f4 pc:0x30f3 instrmem_rd:0x1 ACTUAL: npc:0x30f3 pc:0x30f2 instrmem_rd:0x1 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x6 imm5:0x13 imm:0x1 instruction:0x1db3 npc_in:0x30f3 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f2 ir_var:0x1085 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f2 ir_var:0x1085 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f2 ir_var:0x1085 
# UVM_INFO @ 2600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x15ad M_Data:0x2882 IR_Exec:0x1546 pcout:0x15ad ACTUAL: sr1:0x5 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x15ad M_Data:0x2882 IR_Exec:0x1546 pcout:0x15ad 
# UVM_INFO @ 2600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2600: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xed2b VSR2:0x2882 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xed2b VSR2:0x2882 enable_writeback_status:0x1 
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f5 pc:0x30f4 instrmem_rd:0x1 ACTUAL: npc:0x30f4 pc:0x30f3 instrmem_rd:0x1 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x3 dr:0x1 imm:0x0 instruction:0x1203 npc_in:0x30f4 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f3 ir_var:0x1db3 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f3 ir_var:0x1db3 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f3 ir_var:0x1db3 
# UVM_INFO @ 2610: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x02d8 M_Data:0xed2b IR_Exec:0x1085 pcout:0x02d8 ACTUAL: sr1:0x2 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x02d8 M_Data:0xed2b IR_Exec:0x1085 pcout:0x02d8 
# UVM_INFO @ 2610: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x4c3a VSR2:0xed2b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x4c3a VSR2:0xed2b enable_writeback_status:0x1 
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f6 pc:0x30f5 instrmem_rd:0x1 ACTUAL: npc:0x30f5 pc:0x30f4 instrmem_rd:0x1 
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x5 dr:0x0 imm:0x0 instruction:0x10c5 npc_in:0x30f5 
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f4 ir_var:0x1203 
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f4 ir_var:0x1203 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f4 ir_var:0x1203 
# UVM_INFO @ 2620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2875 M_Data:0x6a4e IR_Exec:0x1db3 pcout:0x2875 ACTUAL: sr1:0x6 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2875 M_Data:0x6a4e IR_Exec:0x1db3 pcout:0x2875 
# UVM_INFO @ 2620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2620: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2882 VSR2:0x6a4e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2882 VSR2:0x6a4e enable_writeback_status:0x1 
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f7 pc:0x30f6 instrmem_rd:0x1 ACTUAL: npc:0x30f6 pc:0x30f5 instrmem_rd:0x1 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x0 dr:0x4 imm:0x0 instruction:0x1800 npc_in:0x30f6 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f5 ir_var:0x10c5 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f5 ir_var:0x10c5 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f5 ir_var:0x10c5 
# UVM_INFO @ 2630: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6d26 M_Data:0x6a4e IR_Exec:0x1203 pcout:0x6d26 ACTUAL: sr1:0x0 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6d26 M_Data:0x6a4e IR_Exec:0x1203 pcout:0x6d26 
# UVM_INFO @ 2630: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x02d8 VSR2:0x6a4e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x02d8 VSR2:0x6a4e enable_writeback_status:0x1 
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f8 pc:0x30f7 instrmem_rd:0x1 ACTUAL: npc:0x30f7 pc:0x30f6 instrmem_rd:0x1 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x1 dr:0x4 imm:0x0 instruction:0x1841 npc_in:0x30f7 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f6 ir_var:0x1800 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f6 ir_var:0x1800 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f6 ir_var:0x1800 
# UVM_INFO @ 2640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5779 M_Data:0xed2b IR_Exec:0x10c5 pcout:0x5779 ACTUAL: sr1:0x3 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5779 M_Data:0xed2b IR_Exec:0x10c5 pcout:0x5779 
# UVM_INFO @ 2640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2640: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x6a4e VSR2:0xed2b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x6a4e VSR2:0xed2b enable_writeback_status:0x1 
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f9 pc:0x30f8 instrmem_rd:0x1 ACTUAL: npc:0x30f8 pc:0x30f7 instrmem_rd:0x1 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x7 imm5:0x01 imm:0x1 instruction:0x1e21 npc_in:0x30f8 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f7 ir_var:0x1841 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f7 ir_var:0x1841 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f7 ir_var:0x1841 
# UVM_INFO @ 2650: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaef2 M_Data:0x5779 IR_Exec:0x1800 pcout:0xaef2 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaef2 M_Data:0x5779 IR_Exec:0x1800 pcout:0xaef2 
# UVM_INFO @ 2650: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x02d8 VSR2:0x02d8 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x02d8 VSR2:0x02d8 enable_writeback_status:0x1 
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fa pc:0x30f9 instrmem_rd:0x1 ACTUAL: npc:0x30f9 pc:0x30f8 instrmem_rd:0x1 
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x2 dr:0x2 imm:0x0 instruction:0x1542 npc_in:0x30f9 
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f8 ir_var:0x1e21 
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f8 ir_var:0x1e21 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f8 ir_var:0x1e21 
# UVM_INFO @ 2660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xda4c M_Data:0x6d26 IR_Exec:0x1841 pcout:0xda4c ACTUAL: sr1:0x1 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xda4c M_Data:0x6d26 IR_Exec:0x1841 pcout:0xda4c 
# UVM_INFO @ 2660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2660: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x6d26 VSR2:0x6d26 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x6d26 VSR2:0x6d26 enable_writeback_status:0x1 
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fb pc:0x30fa instrmem_rd:0x1 ACTUAL: npc:0x30fa pc:0x30f9 instrmem_rd:0x1 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x7 dr:0x4 imm:0x0 instruction:0x1807 npc_in:0x30fa 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f9 ir_var:0x1542 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f9 ir_var:0x1542 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f9 ir_var:0x1542 
# UVM_INFO @ 2670: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x577a M_Data:0x6d26 IR_Exec:0x1e21 pcout:0x577a ACTUAL: sr1:0x0 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x577a M_Data:0x6d26 IR_Exec:0x1e21 pcout:0x577a 
# UVM_INFO @ 2670: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5779 VSR2:0x6d26 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5779 VSR2:0x6d26 enable_writeback_status:0x1 
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fc pc:0x30fb instrmem_rd:0x1 ACTUAL: npc:0x30fb pc:0x30fa instrmem_rd:0x1 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x4 imm5:0x18 imm:0x1 instruction:0x1838 npc_in:0x30fb 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fa ir_var:0x1807 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fa ir_var:0x1807 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fa ir_var:0x1807 
# UVM_INFO @ 2680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x02d8 M_Data:0x15ad IR_Exec:0x1542 pcout:0x02d8 ACTUAL: sr1:0x5 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x02d8 M_Data:0x15ad IR_Exec:0x1542 pcout:0x02d8 
# UVM_INFO @ 2680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2680: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xed2b VSR2:0x15ad enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xed2b VSR2:0x15ad enable_writeback_status:0x1 
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fd pc:0x30fc instrmem_rd:0x1 ACTUAL: npc:0x30fc pc:0x30fb instrmem_rd:0x1 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x0 dr:0x3 imm:0x0 instruction:0x17c0 npc_in:0x30fc 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fb ir_var:0x1838 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fb ir_var:0x1838 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fb ir_var:0x1838 
# UVM_INFO @ 2690: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaef3 M_Data:0x577a IR_Exec:0x1807 pcout:0xaef3 ACTUAL: sr1:0x0 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaef3 M_Data:0x577a IR_Exec:0x1807 pcout:0xaef3 
# UVM_INFO @ 2690: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5779 VSR2:0x577a enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5779 VSR2:0x577a enable_writeback_status:0x1 
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fe pc:0x30fd instrmem_rd:0x1 ACTUAL: npc:0x30fd pc:0x30fc instrmem_rd:0x1 
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x4 imm5:0x0e imm:0x1 instruction:0x19ee npc_in:0x30fd 
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fc ir_var:0x17c0 
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fc ir_var:0x17c0 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fc ir_var:0x17c0 
# UVM_INFO @ 2700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5771 M_Data:0x5779 IR_Exec:0x1838 pcout:0x5771 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5771 M_Data:0x5779 IR_Exec:0x1838 pcout:0x5771 
# UVM_INFO @ 2700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2700: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5779 VSR2:0x5779 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5779 VSR2:0x5779 enable_writeback_status:0x1 
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ff pc:0x30fe instrmem_rd:0x1 ACTUAL: npc:0x30fe pc:0x30fd instrmem_rd:0x1 
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x2 dr:0x0 imm:0x0 instruction:0x11c2 npc_in:0x30fe 
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fd ir_var:0x19ee 
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fd ir_var:0x19ee ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fd ir_var:0x19ee 
# UVM_INFO @ 2710: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaef3 M_Data:0x5779 IR_Exec:0x17c0 pcout:0xaef3 ACTUAL: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaef3 M_Data:0x5779 IR_Exec:0x17c0 pcout:0xaef3 
# UVM_INFO @ 2710: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x577a VSR2:0x5779 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x577a VSR2:0x5779 enable_writeback_status:0x1 
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3100 pc:0x30ff instrmem_rd:0x1 ACTUAL: npc:0x30ff pc:0x30fe instrmem_rd:0x1 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x5 dr:0x5 imm:0x0 instruction:0x1a45 npc_in:0x30ff 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fe ir_var:0x11c2 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fe ir_var:0x11c2 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fe ir_var:0x11c2 
# UVM_INFO @ 2720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5788 M_Data:0x2875 IR_Exec:0x19ee pcout:0x5788 ACTUAL: sr1:0x7 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5788 M_Data:0x2875 IR_Exec:0x19ee pcout:0x5788 
# UVM_INFO @ 2720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2720: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x577a VSR2:0x2875 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x577a VSR2:0x2875 enable_writeback_status:0x1 
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3101 pc:0x3100 instrmem_rd:0x1 ACTUAL: npc:0x3100 pc:0x30ff instrmem_rd:0x1 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x7 imm5:0x04 imm:0x1 instruction:0x1f64 npc_in:0x3100 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ff ir_var:0x1a45 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ff ir_var:0x1a45 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ff ir_var:0x1a45 
# UVM_INFO @ 2730: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a52 M_Data:0x02d8 IR_Exec:0x11c2 pcout:0x5a52 ACTUAL: sr1:0x7 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a52 M_Data:0x02d8 IR_Exec:0x11c2 pcout:0x5a52 
# UVM_INFO @ 2730: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x577a VSR2:0x02d8 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x577a VSR2:0x02d8 enable_writeback_status:0x1 
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3102 pc:0x3101 instrmem_rd:0x1 ACTUAL: npc:0x3101 pc:0x3100 instrmem_rd:0x1 
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x6 dr:0x7 imm:0x0 instruction:0x1e06 npc_in:0x3101 
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3100 ir_var:0x1f64 
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3100 ir_var:0x1f64 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3100 ir_var:0x1f64 
# UVM_INFO @ 2740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a51 M_Data:0xed2b IR_Exec:0x1a45 pcout:0x5a51 ACTUAL: sr1:0x1 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a51 M_Data:0xed2b IR_Exec:0x1a45 pcout:0x5a51 
# UVM_INFO @ 2740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2740: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x6d26 VSR2:0xed2b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x6d26 VSR2:0xed2b enable_writeback_status:0x1 
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3103 pc:0x3102 instrmem_rd:0x1 ACTUAL: npc:0x3102 pc:0x3101 instrmem_rd:0x1 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x1 dr:0x7 imm:0x0 instruction:0x1f81 npc_in:0x3102 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3101 ir_var:0x1e06 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3101 ir_var:0x1e06 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3101 ir_var:0x1e06 
# UVM_INFO @ 2750: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a55 M_Data:0x5788 IR_Exec:0x1f64 pcout:0x5a55 ACTUAL: sr1:0x5 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a55 M_Data:0x5788 IR_Exec:0x1f64 pcout:0x5a55 
# UVM_INFO @ 2750: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xed2b VSR2:0x5788 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xed2b VSR2:0x5788 enable_writeback_status:0x1 
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3104 pc:0x3103 instrmem_rd:0x1 ACTUAL: npc:0x3103 pc:0x3102 instrmem_rd:0x1 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x0 dr:0x1 imm:0x0 instruction:0x1200 npc_in:0x3103 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3102 ir_var:0x1f81 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3102 ir_var:0x1f81 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3102 ir_var:0x1f81 
# UVM_INFO @ 2760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x82c7 M_Data:0x2875 IR_Exec:0x1e06 pcout:0x82c7 ACTUAL: sr1:0x0 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x82c7 M_Data:0x2875 IR_Exec:0x1e06 pcout:0x82c7 
# UVM_INFO @ 2760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2760: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5a52 VSR2:0x2875 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5a52 VSR2:0x2875 enable_writeback_status:0x1 
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3105 pc:0x3104 instrmem_rd:0x1 ACTUAL: npc:0x3104 pc:0x3103 instrmem_rd:0x1 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x5 dr:0x6 imm:0x0 instruction:0x1c85 npc_in:0x3104 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3103 ir_var:0x1200 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3103 ir_var:0x1200 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3103 ir_var:0x1200 
# UVM_INFO @ 2770: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x959b M_Data:0x6d26 IR_Exec:0x1f81 pcout:0x959b ACTUAL: sr1:0x6 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x959b M_Data:0x6d26 IR_Exec:0x1f81 pcout:0x959b 
# UVM_INFO @ 2770: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x2875 VSR2:0x6d26 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x2875 VSR2:0x6d26 enable_writeback_status:0x1 
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3106 pc:0x3105 instrmem_rd:0x1 ACTUAL: npc:0x3105 pc:0x3104 instrmem_rd:0x1 
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x2 imm5:0x09 imm:0x1 instruction:0x14e9 npc_in:0x3105 
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3104 ir_var:0x1c85 
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3104 ir_var:0x1c85 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3104 ir_var:0x1c85 
# UVM_INFO @ 2780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb4a4 M_Data:0x5a52 IR_Exec:0x1200 pcout:0xb4a4 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb4a4 M_Data:0x5a52 IR_Exec:0x1200 pcout:0xb4a4 
# UVM_INFO @ 2780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2780: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5a52 VSR2:0x5a52 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5a52 VSR2:0x5a52 enable_writeback_status:0x1 
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3107 pc:0x3106 instrmem_rd:0x1 ACTUAL: npc:0x3106 pc:0x3105 instrmem_rd:0x1 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x0 dr:0x4 imm:0x0 instruction:0x19c0 npc_in:0x3106 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3105 ir_var:0x14e9 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3105 ir_var:0x14e9 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3105 ir_var:0x14e9 
# UVM_INFO @ 2790: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5d29 M_Data:0x5a51 IR_Exec:0x1c85 pcout:0x5d29 ACTUAL: sr1:0x2 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5d29 M_Data:0x5a51 IR_Exec:0x1c85 pcout:0x5d29 
# UVM_INFO @ 2790: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x02d8 VSR2:0x5a51 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x02d8 VSR2:0x5a51 enable_writeback_status:0x1 
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3108 pc:0x3107 instrmem_rd:0x1 ACTUAL: npc:0x3107 pc:0x3106 instrmem_rd:0x1 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x2 imm5:0x07 imm:0x1 instruction:0x1427 npc_in:0x3107 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3106 ir_var:0x19c0 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3106 ir_var:0x19c0 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3106 ir_var:0x19c0 
# UVM_INFO @ 2800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaefc M_Data:0xb4a4 IR_Exec:0x14e9 pcout:0xaefc ACTUAL: sr1:0x3 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xaefc M_Data:0xb4a4 IR_Exec:0x14e9 pcout:0xaefc 
# UVM_INFO @ 2800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2800: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xaef3 VSR2:0xb4a4 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xaef3 VSR2:0xb4a4 enable_writeback_status:0x1 
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3109 pc:0x3108 instrmem_rd:0x1 ACTUAL: npc:0x3108 pc:0x3107 instrmem_rd:0x1 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x7 dr:0x4 imm:0x0 instruction:0x1947 npc_in:0x3108 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3107 ir_var:0x1427 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3107 ir_var:0x1427 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3107 ir_var:0x1427 
# UVM_INFO @ 2810: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xefed M_Data:0x5a52 IR_Exec:0x19c0 pcout:0xefed ACTUAL: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xefed M_Data:0x5a52 IR_Exec:0x19c0 pcout:0xefed 
# UVM_INFO @ 2810: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x959b VSR2:0x5a52 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x959b VSR2:0x5a52 enable_writeback_status:0x1 
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310a pc:0x3109 instrmem_rd:0x1 ACTUAL: npc:0x3109 pc:0x3108 instrmem_rd:0x1 
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x3 dr:0x2 imm:0x0 instruction:0x1403 npc_in:0x3109 
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3108 ir_var:0x1947 
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3108 ir_var:0x1947 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3108 ir_var:0x1947 
# UVM_INFO @ 2820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a59 M_Data:0x959b IR_Exec:0x1427 pcout:0x5a59 ACTUAL: sr1:0x0 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a59 M_Data:0x959b IR_Exec:0x1427 pcout:0x5a59 
# UVM_INFO @ 2820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2820: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5a52 VSR2:0x959b enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5a52 VSR2:0x959b enable_writeback_status:0x1 
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310b pc:0x310a instrmem_rd:0x1 ACTUAL: npc:0x310a pc:0x3109 instrmem_rd:0x1 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x5 dr:0x0 imm:0x0 instruction:0x10c5 npc_in:0x310a 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3109 ir_var:0x1403 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3109 ir_var:0x1403 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3109 ir_var:0x1403 
# UVM_INFO @ 2830: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xefec M_Data:0x959b IR_Exec:0x1947 pcout:0xefec ACTUAL: sr1:0x5 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xefec M_Data:0x959b IR_Exec:0x1947 pcout:0xefec 
# UVM_INFO @ 2830: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5a51 VSR2:0x959b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5a51 VSR2:0x959b enable_writeback_status:0x1 
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310c pc:0x310b instrmem_rd:0x1 ACTUAL: npc:0x310b pc:0x310a instrmem_rd:0x1 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x6 dr:0x7 imm:0x0 instruction:0x1fc6 npc_in:0x310b 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310a ir_var:0x10c5 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310a ir_var:0x10c5 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310a ir_var:0x10c5 
# UVM_INFO @ 2840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0945 M_Data:0xaef3 IR_Exec:0x1403 pcout:0x0945 ACTUAL: sr1:0x0 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0945 M_Data:0xaef3 IR_Exec:0x1403 pcout:0x0945 
# UVM_INFO @ 2840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2840: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5a52 VSR2:0xaef3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5a52 VSR2:0xaef3 enable_writeback_status:0x1 
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310d pc:0x310c instrmem_rd:0x1 ACTUAL: npc:0x310c pc:0x310b instrmem_rd:0x1 
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x3 dr:0x7 imm:0x0 instruction:0x1f83 npc_in:0x310c 
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310b ir_var:0x1fc6 
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310b ir_var:0x1fc6 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310b ir_var:0x1fc6 
# UVM_INFO @ 2850: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0944 M_Data:0x5a51 IR_Exec:0x10c5 pcout:0x0944 ACTUAL: sr1:0x3 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0944 M_Data:0x5a51 IR_Exec:0x10c5 pcout:0x0944 
# UVM_INFO @ 2850: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xaef3 VSR2:0x5a51 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xaef3 VSR2:0x5a51 enable_writeback_status:0x1 
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310e pc:0x310d instrmem_rd:0x1 ACTUAL: npc:0x310d pc:0x310c instrmem_rd:0x1 
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x1 dr:0x1 imm:0x0 instruction:0x1201 npc_in:0x310d 
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310c ir_var:0x1f83 
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310c ir_var:0x1f83 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310c ir_var:0x1f83 
# UVM_INFO @ 2860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf2c4 M_Data:0x5d29 IR_Exec:0x1fc6 pcout:0xf2c4 ACTUAL: sr1:0x7 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf2c4 M_Data:0x5d29 IR_Exec:0x1fc6 pcout:0xf2c4 
# UVM_INFO @ 2860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2860: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x959b VSR2:0x5d29 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x959b VSR2:0x5d29 enable_writeback_status:0x1 
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310f pc:0x310e instrmem_rd:0x1 ACTUAL: npc:0x310e pc:0x310d instrmem_rd:0x1 
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x2 dr:0x1 imm:0x0 instruction:0x12c2 npc_in:0x310e 
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310d ir_var:0x1201 
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310d ir_var:0x1201 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310d ir_var:0x1201 
# UVM_INFO @ 2870: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0c1c M_Data:0xaef3 IR_Exec:0x1f83 pcout:0x0c1c ACTUAL: sr1:0x6 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0c1c M_Data:0xaef3 IR_Exec:0x1f83 pcout:0x0c1c 
# UVM_INFO @ 2870: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5d29 VSR2:0xaef3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5d29 VSR2:0xaef3 enable_writeback_status:0x1 
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3110 pc:0x310f instrmem_rd:0x1 ACTUAL: npc:0x310f pc:0x310e instrmem_rd:0x1 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x4 imm5:0x0e imm:0x1 instruction:0x19ee npc_in:0x310f 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310e ir_var:0x12c2 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310e ir_var:0x12c2 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310e ir_var:0x12c2 
# UVM_INFO @ 2880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xbde8 M_Data:0xb4a4 IR_Exec:0x1201 pcout:0xbde8 ACTUAL: sr1:0x0 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xbde8 M_Data:0xb4a4 IR_Exec:0x1201 pcout:0xbde8 
# UVM_INFO @ 2880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2880: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0944 VSR2:0xb4a4 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0944 VSR2:0xb4a4 enable_writeback_status:0x1 
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3111 pc:0x3110 instrmem_rd:0x1 ACTUAL: npc:0x3110 pc:0x310f instrmem_rd:0x1 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x1 dr:0x6 imm:0x0 instruction:0x1cc1 npc_in:0x3110 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310f ir_var:0x19ee 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310f ir_var:0x19ee ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310f ir_var:0x19ee 
# UVM_INFO @ 2890: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb838 M_Data:0x0945 IR_Exec:0x12c2 pcout:0xb838 ACTUAL: sr1:0x3 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb838 M_Data:0x0945 IR_Exec:0x12c2 pcout:0xb838 
# UVM_INFO @ 2890: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xaef3 VSR2:0x0945 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xaef3 VSR2:0x0945 enable_writeback_status:0x1 
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3112 pc:0x3111 instrmem_rd:0x1 ACTUAL: npc:0x3111 pc:0x3110 instrmem_rd:0x1 
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x4 imm5:0x06 imm:0x1 instruction:0x1926 npc_in:0x3111 
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3110 ir_var:0x1cc1 
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3110 ir_var:0x1cc1 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3110 ir_var:0x1cc1 
# UVM_INFO @ 2900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0c2a M_Data:0x5d29 IR_Exec:0x19ee pcout:0x0c2a ACTUAL: sr1:0x7 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0c2a M_Data:0x5d29 IR_Exec:0x19ee pcout:0x0c2a 
# UVM_INFO @ 2900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2900: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0c1c VSR2:0x5d29 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0c1c VSR2:0x5d29 enable_writeback_status:0x1 
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3113 pc:0x3112 instrmem_rd:0x1 ACTUAL: npc:0x3112 pc:0x3111 instrmem_rd:0x1 
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x5 imm5:0x05 imm:0x1 instruction:0x1ba5 npc_in:0x3112 
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3111 ir_var:0x1926 
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3111 ir_var:0x1926 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3111 ir_var:0x1926 
# UVM_INFO @ 2910: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x672b M_Data:0xb838 IR_Exec:0x1cc1 pcout:0x672b ACTUAL: sr1:0x3 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x672b M_Data:0xb838 IR_Exec:0x1cc1 pcout:0x672b 
# UVM_INFO @ 2910: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xaef3 VSR2:0xb838 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xaef3 VSR2:0xb838 enable_writeback_status:0x1 
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3114 pc:0x3113 instrmem_rd:0x1 ACTUAL: npc:0x3113 pc:0x3112 instrmem_rd:0x1 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x4 imm5:0x0c imm:0x1 instruction:0x182c npc_in:0x3113 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3112 ir_var:0x1ba5 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3112 ir_var:0x1ba5 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3112 ir_var:0x1ba5 
# UVM_INFO @ 2920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0c30 M_Data:0x5d29 IR_Exec:0x1926 pcout:0x0c30 ACTUAL: sr1:0x4 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0c30 M_Data:0x5d29 IR_Exec:0x1926 pcout:0x0c30 
# UVM_INFO @ 2920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2920: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0c2a VSR2:0x5d29 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0c2a VSR2:0x5d29 enable_writeback_status:0x1 
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3115 pc:0x3114 instrmem_rd:0x1 ACTUAL: npc:0x3114 pc:0x3113 instrmem_rd:0x1 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x6 dr:0x1 imm:0x0 instruction:0x1246 npc_in:0x3114 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3113 ir_var:0x182c 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3113 ir_var:0x182c ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3113 ir_var:0x182c 
# UVM_INFO @ 2930: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6730 M_Data:0x5a51 IR_Exec:0x1ba5 pcout:0x6730 ACTUAL: sr1:0x6 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6730 M_Data:0x5a51 IR_Exec:0x1ba5 pcout:0x6730 
# UVM_INFO @ 2930: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x672b VSR2:0x5a51 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x672b VSR2:0x5a51 enable_writeback_status:0x1 
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3116 pc:0x3115 instrmem_rd:0x1 ACTUAL: npc:0x3115 pc:0x3114 instrmem_rd:0x1 
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x2 dr:0x1 imm:0x0 instruction:0x12c2 npc_in:0x3115 
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3114 ir_var:0x1246 
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3114 ir_var:0x1246 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3114 ir_var:0x1246 
# UVM_INFO @ 2940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0950 M_Data:0x0c30 IR_Exec:0x182c pcout:0x0950 ACTUAL: sr1:0x0 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0950 M_Data:0x0c30 IR_Exec:0x182c pcout:0x0950 
# UVM_INFO @ 2940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2940: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0944 VSR2:0x0c30 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0944 VSR2:0x0c30 enable_writeback_status:0x1 
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3117 pc:0x3116 instrmem_rd:0x1 ACTUAL: npc:0x3116 pc:0x3115 instrmem_rd:0x1 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x5 dr:0x6 imm:0x0 instruction:0x1d45 npc_in:0x3116 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3115 ir_var:0x12c2 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3115 ir_var:0x12c2 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3115 ir_var:0x12c2 
# UVM_INFO @ 2950: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x1f63 M_Data:0x672b IR_Exec:0x1246 pcout:0x1f63 ACTUAL: sr1:0x1 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x1f63 M_Data:0x672b IR_Exec:0x1246 pcout:0x1f63 
# UVM_INFO @ 2950: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb838 VSR2:0x672b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb838 VSR2:0x672b enable_writeback_status:0x1 
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3118 pc:0x3117 instrmem_rd:0x1 ACTUAL: npc:0x3117 pc:0x3116 instrmem_rd:0x1 
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x7 imm5:0x0b imm:0x1 instruction:0x1eab npc_in:0x3117 
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3116 ir_var:0x1d45 
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3116 ir_var:0x1d45 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3116 ir_var:0x1d45 
# UVM_INFO @ 2960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb838 M_Data:0x0945 IR_Exec:0x12c2 pcout:0xb838 ACTUAL: sr1:0x3 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb838 M_Data:0x0945 IR_Exec:0x12c2 pcout:0xb838 
# UVM_INFO @ 2960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2960: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xaef3 VSR2:0x0945 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xaef3 VSR2:0x0945 enable_writeback_status:0x1 
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3119 pc:0x3118 instrmem_rd:0x1 ACTUAL: npc:0x3118 pc:0x3117 instrmem_rd:0x1 
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x2 dr:0x5 imm:0x0 instruction:0x1ac2 npc_in:0x3118 
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3117 ir_var:0x1eab 
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3117 ir_var:0x1eab ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3117 ir_var:0x1eab 
# UVM_INFO @ 2970: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xce60 M_Data:0x6730 IR_Exec:0x1d45 pcout:0xce60 ACTUAL: sr1:0x5 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xce60 M_Data:0x6730 IR_Exec:0x1d45 pcout:0xce60 
# UVM_INFO @ 2970: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x6730 VSR2:0x6730 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x6730 VSR2:0x6730 enable_writeback_status:0x1 
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311a pc:0x3119 instrmem_rd:0x1 ACTUAL: npc:0x3119 pc:0x3118 instrmem_rd:0x1 
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x4 dr:0x6 imm:0x0 instruction:0x1c84 npc_in:0x3119 
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3118 ir_var:0x1ac2 
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3118 ir_var:0x1ac2 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3118 ir_var:0x1ac2 
# UVM_INFO @ 2980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0950 M_Data:0xaef3 IR_Exec:0x1eab pcout:0x0950 ACTUAL: sr1:0x2 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0950 M_Data:0xaef3 IR_Exec:0x1eab pcout:0x0950 
# UVM_INFO @ 2980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2980: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0945 VSR2:0xaef3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0945 VSR2:0xaef3 enable_writeback_status:0x1 
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311b pc:0x311a instrmem_rd:0x1 ACTUAL: npc:0x311a pc:0x3119 instrmem_rd:0x1 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 dr:0x4 imm5:0x19 imm:0x1 instruction:0x1879 npc_in:0x311a 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3119 ir_var:0x1c84 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3119 ir_var:0x1c84 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3119 ir_var:0x1c84 
# UVM_INFO @ 2990: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb838 M_Data:0x0945 IR_Exec:0x1ac2 pcout:0xb838 ACTUAL: sr1:0x3 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb838 M_Data:0x0945 IR_Exec:0x1ac2 pcout:0xb838 
# UVM_INFO @ 2990: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xaef3 VSR2:0x0945 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xaef3 VSR2:0x0945 enable_writeback_status:0x1 
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311c pc:0x311b instrmem_rd:0x1 ACTUAL: npc:0x311b pc:0x311a instrmem_rd:0x1 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x0 dr:0x7 imm:0x0 instruction:0x1ec0 npc_in:0x311b 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311a ir_var:0x1879 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311a ir_var:0x1879 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311a ir_var:0x1879 
# UVM_INFO @ 3000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x1295 M_Data:0x0950 IR_Exec:0x1c84 pcout:0x1295 ACTUAL: sr1:0x2 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x1295 M_Data:0x0950 IR_Exec:0x1c84 pcout:0x1295 
# UVM_INFO @ 3000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3000: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0945 VSR2:0x0950 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0945 VSR2:0x0950 enable_writeback_status:0x1 
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311d pc:0x311c instrmem_rd:0x1 ACTUAL: npc:0x311c pc:0x311b instrmem_rd:0x1 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x5 imm5:0x1e imm:0x1 instruction:0x1b3e npc_in:0x311c 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311b ir_var:0x1ec0 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311b ir_var:0x1ec0 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311b ir_var:0x1ec0 
# UVM_INFO @ 3010: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb831 M_Data:0xb838 IR_Exec:0x1879 pcout:0xb831 ACTUAL: sr1:0x1 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb831 M_Data:0xb838 IR_Exec:0x1879 pcout:0xb831 
# UVM_INFO @ 3010: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb838 VSR2:0xb838 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb838 VSR2:0xb838 enable_writeback_status:0x1 
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311e pc:0x311d instrmem_rd:0x1 ACTUAL: npc:0x311d pc:0x311c instrmem_rd:0x1 
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x7 dr:0x1 imm:0x0 instruction:0x13c7 npc_in:0x311d 
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311c ir_var:0x1b3e 
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311c ir_var:0x1b3e ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311c ir_var:0x1b3e 
# UVM_INFO @ 3020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb837 M_Data:0x0944 IR_Exec:0x1ec0 pcout:0xb837 ACTUAL: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb837 M_Data:0x0944 IR_Exec:0x1ec0 pcout:0xb837 
# UVM_INFO @ 3020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3020: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xaef3 VSR2:0x0944 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xaef3 VSR2:0x0944 enable_writeback_status:0x1 
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311f pc:0x311e instrmem_rd:0x1 ACTUAL: npc:0x311e pc:0x311d instrmem_rd:0x1 
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x3 dr:0x0 imm:0x0 instruction:0x1103 npc_in:0x311e 
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311d ir_var:0x13c7 
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311d ir_var:0x13c7 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311d ir_var:0x13c7 
# UVM_INFO @ 3030: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb82f M_Data:0x1295 IR_Exec:0x1b3e pcout:0xb82f ACTUAL: sr1:0x4 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb82f M_Data:0x1295 IR_Exec:0x1b3e pcout:0xb82f 
# UVM_INFO @ 3030: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb831 VSR2:0x1295 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb831 VSR2:0x1295 enable_writeback_status:0x1 
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3120 pc:0x311f instrmem_rd:0x1 ACTUAL: npc:0x311f pc:0x311e instrmem_rd:0x1 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x0 dr:0x2 imm:0x0 instruction:0x1440 npc_in:0x311f 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311e ir_var:0x1103 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311e ir_var:0x1103 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311e ir_var:0x1103 
# UVM_INFO @ 3040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x706e M_Data:0xb837 IR_Exec:0x13c7 pcout:0x706e ACTUAL: sr1:0x7 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x706e M_Data:0xb837 IR_Exec:0x13c7 pcout:0x706e 
# UVM_INFO @ 3040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3040: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb837 VSR2:0xb837 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb837 VSR2:0xb837 enable_writeback_status:0x1 
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3121 pc:0x3120 instrmem_rd:0x1 ACTUAL: npc:0x3120 pc:0x311f instrmem_rd:0x1 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x1 imm5:0x1c imm:0x1 instruction:0x137c npc_in:0x3120 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311f ir_var:0x1440 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311f ir_var:0x1440 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311f ir_var:0x1440 
# UVM_INFO @ 3050: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6724 M_Data:0xaef3 IR_Exec:0x1103 pcout:0x6724 ACTUAL: sr1:0x4 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x6724 M_Data:0xaef3 IR_Exec:0x1103 pcout:0x6724 
# UVM_INFO @ 3050: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb831 VSR2:0xaef3 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb831 VSR2:0xaef3 enable_writeback_status:0x1 
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3122 pc:0x3121 instrmem_rd:0x1 ACTUAL: npc:0x3121 pc:0x3120 instrmem_rd:0x1 
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x7 dr:0x7 imm:0x0 instruction:0x1e87 npc_in:0x3121 
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3120 ir_var:0x137c 
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3120 ir_var:0x137c ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3120 ir_var:0x137c 
# UVM_INFO @ 3060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xd792 M_Data:0x6724 IR_Exec:0x1440 pcout:0xd792 ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xd792 M_Data:0x6724 IR_Exec:0x1440 pcout:0xd792 
# UVM_INFO @ 3060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3060: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x706e VSR2:0x0944 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x706e VSR2:0x0944 enable_writeback_status:0x1 
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3123 pc:0x3122 instrmem_rd:0x1 ACTUAL: npc:0x3122 pc:0x3121 instrmem_rd:0x1 
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x5 dr:0x5 imm:0x0 instruction:0x1a85 npc_in:0x3122 
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3121 ir_var:0x1e87 
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3121 ir_var:0x1e87 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3121 ir_var:0x1e87 
# UVM_INFO @ 3070: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb82b M_Data:0xb831 IR_Exec:0x137c pcout:0xb82b ACTUAL: sr1:0x5 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb82b M_Data:0xb831 IR_Exec:0x137c pcout:0xb82b 
# UVM_INFO @ 3070: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb82f VSR2:0xb831 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb82f VSR2:0xb831 enable_writeback_status:0x1 
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3124 pc:0x3123 instrmem_rd:0x1 ACTUAL: npc:0x3123 pc:0x3122 instrmem_rd:0x1 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x7 dr:0x0 imm:0x0 instruction:0x10c7 npc_in:0x3123 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3122 ir_var:0x1a85 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3122 ir_var:0x1a85 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3122 ir_var:0x1a85 
# UVM_INFO @ 3080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8fc9 M_Data:0xb837 IR_Exec:0x1e87 pcout:0x8fc9 ACTUAL: sr1:0x2 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8fc9 M_Data:0xb837 IR_Exec:0x1e87 pcout:0x8fc9 
# UVM_INFO @ 3080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3080: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xd792 VSR2:0xb837 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xd792 VSR2:0xb837 enable_writeback_status:0x1 
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3125 pc:0x3124 instrmem_rd:0x1 ACTUAL: npc:0x3124 pc:0x3123 instrmem_rd:0x1 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x0 imm5:0x18 imm:0x1 instruction:0x1138 npc_in:0x3124 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3123 ir_var:0x10c7 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3123 ir_var:0x10c7 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3123 ir_var:0x10c7 
# UVM_INFO @ 3090: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8fc1 M_Data:0xb82f IR_Exec:0x1a85 pcout:0x8fc1 ACTUAL: sr1:0x2 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8fc1 M_Data:0xb82f IR_Exec:0x1a85 pcout:0x8fc1 
# UVM_INFO @ 3090: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xd792 VSR2:0xb82f enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xd792 VSR2:0xb82f enable_writeback_status:0x1 
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3126 pc:0x3125 instrmem_rd:0x1 ACTUAL: npc:0x3125 pc:0x3124 instrmem_rd:0x1 
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x3 imm5:0x0c imm:0x1 instruction:0x162c npc_in:0x3125 
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3124 ir_var:0x1138 
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3124 ir_var:0x1138 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3124 ir_var:0x1138 
# UVM_INFO @ 3100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3ebc M_Data:0x8fc9 IR_Exec:0x10c7 pcout:0x3ebc ACTUAL: sr1:0x3 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3ebc M_Data:0x8fc9 IR_Exec:0x10c7 pcout:0x3ebc 
# UVM_INFO @ 3100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3100: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xaef3 VSR2:0x8fc9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xaef3 VSR2:0x8fc9 enable_writeback_status:0x1 
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3127 pc:0x3126 instrmem_rd:0x1 ACTUAL: npc:0x3126 pc:0x3125 instrmem_rd:0x1 
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x1 dr:0x5 imm:0x0 instruction:0x1a01 npc_in:0x3126 
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3125 ir_var:0x162c 
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3125 ir_var:0x162c ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3125 ir_var:0x162c 
# UVM_INFO @ 3110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb829 M_Data:0x6724 IR_Exec:0x1138 pcout:0xb829 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb829 M_Data:0x6724 IR_Exec:0x1138 pcout:0xb829 
# UVM_INFO @ 3110: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb831 VSR2:0x6724 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb831 VSR2:0x6724 enable_writeback_status:0x1 
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3128 pc:0x3127 instrmem_rd:0x1 ACTUAL: npc:0x3127 pc:0x3126 instrmem_rd:0x1 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x3 dr:0x3 imm:0x0 instruction:0x1643 npc_in:0x3127 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3126 ir_var:0x1a01 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3126 ir_var:0x1a01 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3126 ir_var:0x1a01 
# UVM_INFO @ 3120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb835 M_Data:0xb831 IR_Exec:0x162c pcout:0xb835 ACTUAL: sr1:0x0 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb835 M_Data:0xb831 IR_Exec:0x162c pcout:0xb835 
# UVM_INFO @ 3120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3120: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x3ebc VSR2:0xb831 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x3ebc VSR2:0xb831 enable_writeback_status:0x1 
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3129 pc:0x3128 instrmem_rd:0x1 ACTUAL: npc:0x3128 pc:0x3127 instrmem_rd:0x1 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x0 dr:0x2 imm:0x0 instruction:0x15c0 npc_in:0x3128 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3127 ir_var:0x1643 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3127 ir_var:0x1643 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3127 ir_var:0x1643 
# UVM_INFO @ 3130: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7054 M_Data:0xb82b IR_Exec:0x1a01 pcout:0x7054 ACTUAL: sr1:0x0 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7054 M_Data:0xb82b IR_Exec:0x1a01 pcout:0x7054 
# UVM_INFO @ 3130: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb829 VSR2:0xb82b enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb829 VSR2:0xb82b enable_writeback_status:0x1 
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312a pc:0x3129 instrmem_rd:0x1 ACTUAL: npc:0x3129 pc:0x3128 instrmem_rd:0x1 
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x5 dr:0x1 imm:0x0 instruction:0x1285 npc_in:0x3129 
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3128 ir_var:0x15c0 
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3128 ir_var:0x15c0 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3128 ir_var:0x15c0 
# UVM_INFO @ 3140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7060 M_Data:0xb835 IR_Exec:0x1643 pcout:0x7060 ACTUAL: sr1:0x1 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7060 M_Data:0xb835 IR_Exec:0x1643 pcout:0x7060 
# UVM_INFO @ 3140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3140: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb82b VSR2:0xb835 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb82b VSR2:0xb835 enable_writeback_status:0x1 
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312b pc:0x312a instrmem_rd:0x1 ACTUAL: npc:0x312a pc:0x3129 instrmem_rd:0x1 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x6 imm5:0x00 imm:0x1 instruction:0x1ca0 npc_in:0x312a 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3129 ir_var:0x1285 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3129 ir_var:0x1285 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3129 ir_var:0x1285 
# UVM_INFO @ 3150: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x47f2 M_Data:0xb829 IR_Exec:0x15c0 pcout:0x47f2 ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x47f2 M_Data:0xb829 IR_Exec:0x15c0 pcout:0x47f2 
# UVM_INFO @ 3150: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8fc9 VSR2:0xb829 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8fc9 VSR2:0xb829 enable_writeback_status:0x1 
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312c pc:0x312b instrmem_rd:0x1 ACTUAL: npc:0x312b pc:0x312a instrmem_rd:0x1 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x1 imm5:0x15 imm:0x1 instruction:0x12f5 npc_in:0x312b 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312a ir_var:0x1ca0 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312a ir_var:0x1ca0 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312a ir_var:0x1ca0 
# UVM_INFO @ 3160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb846 M_Data:0x7054 IR_Exec:0x1285 pcout:0xb846 ACTUAL: sr1:0x2 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb846 M_Data:0x7054 IR_Exec:0x1285 pcout:0xb846 
# UVM_INFO @ 3160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3160: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xd792 VSR2:0x7054 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xd792 VSR2:0x7054 enable_writeback_status:0x1 
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312d pc:0x312c instrmem_rd:0x1 ACTUAL: npc:0x312c pc:0x312b instrmem_rd:0x1 
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 dr:0x7 imm5:0x1a imm:0x1 instruction:0x1e7a npc_in:0x312c 
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312b ir_var:0x12f5 
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312b ir_var:0x12f5 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312b ir_var:0x12f5 
# UVM_INFO @ 3170: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x47f2 M_Data:0xb829 IR_Exec:0x1ca0 pcout:0x47f2 ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x47f2 M_Data:0xb829 IR_Exec:0x1ca0 pcout:0x47f2 
# UVM_INFO @ 3170: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x47f2 VSR2:0xb829 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x47f2 VSR2:0xb829 enable_writeback_status:0x1 
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312e pc:0x312d instrmem_rd:0x1 ACTUAL: npc:0x312d pc:0x312c instrmem_rd:0x1 
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x1 imm5:0x1d imm:0x1 instruction:0x133d npc_in:0x312d 
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312c ir_var:0x1e7a 
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312c ir_var:0x1e7a ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312c ir_var:0x1e7a 
# UVM_INFO @ 3180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7055 M_Data:0x7054 IR_Exec:0x12f5 pcout:0x7055 ACTUAL: sr1:0x3 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7055 M_Data:0x7054 IR_Exec:0x12f5 pcout:0x7055 
# UVM_INFO @ 3180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3180: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x7060 VSR2:0x7054 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x7060 VSR2:0x7054 enable_writeback_status:0x1 
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312f pc:0x312e instrmem_rd:0x1 ACTUAL: npc:0x312e pc:0x312d instrmem_rd:0x1 
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x3 imm5:0x17 imm:0x1 instruction:0x1737 npc_in:0x312e 
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312d ir_var:0x133d 
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312d ir_var:0x133d ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312d ir_var:0x133d 
# UVM_INFO @ 3190: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x704f M_Data:0x47f2 IR_Exec:0x1e7a pcout:0x704f ACTUAL: sr1:0x1 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x704f M_Data:0x47f2 IR_Exec:0x1e7a pcout:0x704f 
# UVM_INFO @ 3190: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb846 VSR2:0x47f2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb846 VSR2:0x47f2 enable_writeback_status:0x1 
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3130 pc:0x312f instrmem_rd:0x1 ACTUAL: npc:0x312f pc:0x312e instrmem_rd:0x1 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x5 imm5:0x1a imm:0x1 instruction:0x1bba npc_in:0x312f 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312e ir_var:0x1737 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312e ir_var:0x1737 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312e ir_var:0x1737 
# UVM_INFO @ 3200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb82e M_Data:0x7054 IR_Exec:0x133d pcout:0xb82e ACTUAL: sr1:0x4 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb82e M_Data:0x7054 IR_Exec:0x133d pcout:0xb82e 
# UVM_INFO @ 3200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3200: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb831 VSR2:0x7054 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb831 VSR2:0x7054 enable_writeback_status:0x1 
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3131 pc:0x3130 instrmem_rd:0x1 ACTUAL: npc:0x3130 pc:0x312f instrmem_rd:0x1 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x2 imm5:0x08 imm:0x1 instruction:0x14e8 npc_in:0x3130 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312f ir_var:0x1bba 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312f ir_var:0x1bba ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312f ir_var:0x1bba 
# UVM_INFO @ 3210: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb828 M_Data:0x704f IR_Exec:0x1737 pcout:0xb828 ACTUAL: sr1:0x4 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb828 M_Data:0x704f IR_Exec:0x1737 pcout:0xb828 
# UVM_INFO @ 3210: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb831 VSR2:0x704f enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb831 VSR2:0x704f enable_writeback_status:0x1 
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3132 pc:0x3131 instrmem_rd:0x1 ACTUAL: npc:0x3131 pc:0x3130 instrmem_rd:0x1 
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x2 dr:0x1 imm:0x0 instruction:0x1302 npc_in:0x3131 
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3130 ir_var:0x14e8 
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3130 ir_var:0x14e8 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3130 ir_var:0x14e8 
# UVM_INFO @ 3220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x47ec M_Data:0x47f2 IR_Exec:0x1bba pcout:0x47ec ACTUAL: sr1:0x6 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x47ec M_Data:0x47f2 IR_Exec:0x1bba pcout:0x47ec 
# UVM_INFO @ 3220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3220: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x47f2 VSR2:0x47f2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x47f2 VSR2:0x47f2 enable_writeback_status:0x1 
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3133 pc:0x3132 instrmem_rd:0x1 ACTUAL: npc:0x3132 pc:0x3131 instrmem_rd:0x1 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 dr:0x5 imm5:0x07 imm:0x1 instruction:0x1a67 npc_in:0x3132 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3131 ir_var:0x1302 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3131 ir_var:0x1302 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3131 ir_var:0x1302 
# UVM_INFO @ 3230: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb830 M_Data:0xb829 IR_Exec:0x14e8 pcout:0xb830 ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb830 M_Data:0xb829 IR_Exec:0x14e8 pcout:0xb830 
# UVM_INFO @ 3230: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb828 VSR2:0xb829 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb828 VSR2:0xb829 enable_writeback_status:0x1 
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3134 pc:0x3133 instrmem_rd:0x1 ACTUAL: npc:0x3133 pc:0x3132 instrmem_rd:0x1 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x0 dr:0x2 imm:0x0 instruction:0x14c0 npc_in:0x3133 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3132 ir_var:0x1a67 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3132 ir_var:0x1a67 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3132 ir_var:0x1a67 
# UVM_INFO @ 3240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7061 M_Data:0xb830 IR_Exec:0x1302 pcout:0x7061 ACTUAL: sr1:0x4 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7061 M_Data:0xb830 IR_Exec:0x1302 pcout:0x7061 
# UVM_INFO @ 3240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3240: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb831 VSR2:0x47f2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb831 VSR2:0x47f2 enable_writeback_status:0x1 
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3135 pc:0x3134 instrmem_rd:0x1 ACTUAL: npc:0x3134 pc:0x3133 instrmem_rd:0x1 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x3 imm5:0x1d imm:0x1 instruction:0x17fd npc_in:0x3134 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3133 ir_var:0x14c0 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3133 ir_var:0x14c0 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3133 ir_var:0x14c0 
# UVM_INFO @ 3250: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7068 M_Data:0x704f IR_Exec:0x1a67 pcout:0x7068 ACTUAL: sr1:0x1 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7068 M_Data:0x704f IR_Exec:0x1a67 pcout:0x7068 
# UVM_INFO @ 3250: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb82e VSR2:0x704f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb82e VSR2:0x704f enable_writeback_status:0x1 
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3136 pc:0x3135 instrmem_rd:0x1 ACTUAL: npc:0x3135 pc:0x3134 instrmem_rd:0x1 
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x5 dr:0x0 imm:0x0 instruction:0x1145 npc_in:0x3135 
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3134 ir_var:0x17fd 
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3134 ir_var:0x17fd ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3134 ir_var:0x17fd 
# UVM_INFO @ 3260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7051 M_Data:0xb829 IR_Exec:0x14c0 pcout:0x7051 ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7051 M_Data:0xb829 IR_Exec:0x14c0 pcout:0x7051 
# UVM_INFO @ 3260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3260: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb828 VSR2:0xb829 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb828 VSR2:0xb829 enable_writeback_status:0x1 
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3137 pc:0x3136 instrmem_rd:0x1 ACTUAL: npc:0x3136 pc:0x3135 instrmem_rd:0x1 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x0 dr:0x2 imm:0x0 instruction:0x14c0 npc_in:0x3136 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3135 ir_var:0x1145 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3135 ir_var:0x1145 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3135 ir_var:0x1145 
# UVM_INFO @ 3270: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x704c M_Data:0x7068 IR_Exec:0x17fd pcout:0x704c ACTUAL: sr1:0x7 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x704c M_Data:0x7068 IR_Exec:0x17fd pcout:0x704c 
# UVM_INFO @ 3270: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x704f VSR2:0x7068 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x704f VSR2:0x7068 enable_writeback_status:0x1 
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3138 pc:0x3137 instrmem_rd:0x1 ACTUAL: npc:0x3137 pc:0x3136 instrmem_rd:0x1 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x2 imm5:0x0c imm:0x1 instruction:0x14ac npc_in:0x3137 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3136 ir_var:0x14c0 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3136 ir_var:0x14c0 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3136 ir_var:0x14c0 
# UVM_INFO @ 3280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe0d0 M_Data:0x7068 IR_Exec:0x1145 pcout:0xe0d0 ACTUAL: sr1:0x5 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe0d0 M_Data:0x7068 IR_Exec:0x1145 pcout:0xe0d0 
# UVM_INFO @ 3280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3280: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x7068 VSR2:0x7068 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x7068 VSR2:0x7068 enable_writeback_status:0x1 
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3139 pc:0x3138 instrmem_rd:0x1 ACTUAL: npc:0x3138 pc:0x3137 instrmem_rd:0x1 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x6 dr:0x7 imm:0x0 instruction:0x1fc6 npc_in:0x3138 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3137 ir_var:0x14ac 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3137 ir_var:0x14ac ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3137 ir_var:0x14ac 
# UVM_INFO @ 3290: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x511c M_Data:0xe0d0 IR_Exec:0x14c0 pcout:0x511c ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x511c M_Data:0xe0d0 IR_Exec:0x14c0 pcout:0x511c 
# UVM_INFO @ 3290: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x704c VSR2:0xb829 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x704c VSR2:0xb829 enable_writeback_status:0x1 
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313a pc:0x3139 instrmem_rd:0x1 ACTUAL: npc:0x3139 pc:0x3138 instrmem_rd:0x1 
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x7 dr:0x2 imm:0x0 instruction:0x1487 npc_in:0x3139 
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3138 ir_var:0x1fc6 
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3138 ir_var:0x1fc6 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3138 ir_var:0x1fc6 
# UVM_INFO @ 3300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5128 M_Data:0xb831 IR_Exec:0x14ac pcout:0x5128 ACTUAL: sr1:0x2 sr2:0x4 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5128 M_Data:0xb831 IR_Exec:0x14ac pcout:0x5128 
# UVM_INFO @ 3300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3300: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x7051 VSR2:0xb831 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x7051 VSR2:0xb831 enable_writeback_status:0x1 
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313b pc:0x313a instrmem_rd:0x1 ACTUAL: npc:0x313a pc:0x3139 instrmem_rd:0x1 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x4 dr:0x1 imm:0x0 instruction:0x1304 npc_in:0x313a 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3139 ir_var:0x1487 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3139 ir_var:0x1487 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3139 ir_var:0x1487 
# UVM_INFO @ 3310: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb841 M_Data:0x47f2 IR_Exec:0x1fc6 pcout:0xb841 ACTUAL: sr1:0x7 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb841 M_Data:0x47f2 IR_Exec:0x1fc6 pcout:0xb841 
# UVM_INFO @ 3310: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x704f VSR2:0x47f2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x704f VSR2:0x47f2 enable_writeback_status:0x1 
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313c pc:0x313b instrmem_rd:0x1 ACTUAL: npc:0x313b pc:0x313a instrmem_rd:0x1 
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x3 imm5:0x18 imm:0x1 instruction:0x1738 npc_in:0x313b 
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313a ir_var:0x1304 
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313a ir_var:0x1304 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313a ir_var:0x1304 
# UVM_INFO @ 3320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0969 M_Data:0xb841 IR_Exec:0x1487 pcout:0x0969 ACTUAL: sr1:0x2 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0969 M_Data:0xb841 IR_Exec:0x1487 pcout:0x0969 
# UVM_INFO @ 3320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3320: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5128 VSR2:0x704f enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5128 VSR2:0x704f enable_writeback_status:0x1 
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313d pc:0x313c instrmem_rd:0x1 ACTUAL: npc:0x313c pc:0x313b instrmem_rd:0x1 
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x5 imm5:0x18 imm:0x1 instruction:0x1a38 npc_in:0x313c 
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313b ir_var:0x1738 
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313b ir_var:0x1738 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313b ir_var:0x1738 
# UVM_INFO @ 3330: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7062 M_Data:0xb831 IR_Exec:0x1304 pcout:0x7062 ACTUAL: sr1:0x4 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7062 M_Data:0xb831 IR_Exec:0x1304 pcout:0x7062 
# UVM_INFO @ 3330: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb831 VSR2:0xb831 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb831 VSR2:0xb831 enable_writeback_status:0x1 
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313e pc:0x313d instrmem_rd:0x1 ACTUAL: npc:0x313d pc:0x313c instrmem_rd:0x1 
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x6 imm5:0x0c imm:0x1 instruction:0x1d6c npc_in:0x313d 
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313c ir_var:0x1a38 
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313c ir_var:0x1a38 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313c ir_var:0x1a38 
# UVM_INFO @ 3340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb829 M_Data:0xe0d0 IR_Exec:0x1738 pcout:0xb829 ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb829 M_Data:0xe0d0 IR_Exec:0x1738 pcout:0xb829 
# UVM_INFO @ 3340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3340: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb831 VSR2:0xe0d0 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb831 VSR2:0xe0d0 enable_writeback_status:0x1 
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313f pc:0x313e instrmem_rd:0x1 ACTUAL: npc:0x313e pc:0x313d instrmem_rd:0x1 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x3 imm5:0x07 imm:0x1 instruction:0x1727 npc_in:0x313e 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313d ir_var:0x1d6c 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313d ir_var:0x1d6c ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313d ir_var:0x1d6c 
# UVM_INFO @ 3350: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe0c8 M_Data:0xe0d0 IR_Exec:0x1a38 pcout:0xe0c8 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe0c8 M_Data:0xe0d0 IR_Exec:0x1a38 pcout:0xe0c8 
# UVM_INFO @ 3350: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe0d0 VSR2:0xe0d0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe0d0 VSR2:0xe0d0 enable_writeback_status:0x1 
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3140 pc:0x313f instrmem_rd:0x1 ACTUAL: npc:0x313f pc:0x313e instrmem_rd:0x1 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x0 imm5:0x16 imm:0x1 instruction:0x1036 npc_in:0x313f 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313e ir_var:0x1727 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313e ir_var:0x1727 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313e ir_var:0x1727 
# UVM_INFO @ 3360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe0d4 M_Data:0xb831 IR_Exec:0x1d6c pcout:0xe0d4 ACTUAL: sr1:0x5 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe0d4 M_Data:0xb831 IR_Exec:0x1d6c pcout:0xe0d4 
# UVM_INFO @ 3360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x7068 VSR2:0xb831 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x7068 VSR2:0xb831 enable_writeback_status:0x1 
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3141 pc:0x3140 instrmem_rd:0x1 ACTUAL: npc:0x3140 pc:0x313f instrmem_rd:0x1 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x1 dr:0x1 imm:0x0 instruction:0x1301 npc_in:0x3140 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313f ir_var:0x1036 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313f ir_var:0x1036 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313f ir_var:0x1036 
# UVM_INFO @ 3370: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb838 M_Data:0xb841 IR_Exec:0x1727 pcout:0xb838 ACTUAL: sr1:0x4 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb838 M_Data:0xb841 IR_Exec:0x1727 pcout:0xb838 
# UVM_INFO @ 3370: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb831 VSR2:0xb841 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb831 VSR2:0xb841 enable_writeback_status:0x1 
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3142 pc:0x3141 instrmem_rd:0x1 ACTUAL: npc:0x3141 pc:0x3140 instrmem_rd:0x1 
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x3 imm5:0x0d imm:0x1 instruction:0x16ed npc_in:0x3141 
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3140 ir_var:0x1301 
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3140 ir_var:0x1301 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3140 ir_var:0x1301 
# UVM_INFO @ 3380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe0c6 M_Data:0xe0d4 IR_Exec:0x1036 pcout:0xe0c6 ACTUAL: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe0c6 M_Data:0xe0d4 IR_Exec:0x1036 pcout:0xe0c6 
# UVM_INFO @ 3380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3380: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe0d0 VSR2:0xe0d4 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe0d0 VSR2:0xe0d4 enable_writeback_status:0x1 
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3143 pc:0x3142 instrmem_rd:0x1 ACTUAL: npc:0x3142 pc:0x3141 instrmem_rd:0x1 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x5 imm5:0x12 imm:0x1 instruction:0x1a32 npc_in:0x3142 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3141 ir_var:0x16ed 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3141 ir_var:0x16ed ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3141 ir_var:0x16ed 
# UVM_INFO @ 3390: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2893 M_Data:0x7062 IR_Exec:0x1301 pcout:0x2893 ACTUAL: sr1:0x4 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2893 M_Data:0x7062 IR_Exec:0x1301 pcout:0x2893 
# UVM_INFO @ 3390: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb831 VSR2:0x7062 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb831 VSR2:0x7062 enable_writeback_status:0x1 
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3144 pc:0x3143 instrmem_rd:0x1 ACTUAL: npc:0x3143 pc:0x3142 instrmem_rd:0x1 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x1 imm5:0x1f imm:0x1 instruction:0x133f npc_in:0x3143 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3142 ir_var:0x1a32 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3142 ir_var:0x1a32 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3142 ir_var:0x1a32 
# UVM_INFO @ 3400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb845 M_Data:0xe0c8 IR_Exec:0x16ed pcout:0xb845 ACTUAL: sr1:0x3 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb845 M_Data:0xe0c8 IR_Exec:0x16ed pcout:0xb845 
# UVM_INFO @ 3400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3400: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb838 VSR2:0xe0c8 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb838 VSR2:0xe0c8 enable_writeback_status:0x1 
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3145 pc:0x3144 instrmem_rd:0x1 ACTUAL: npc:0x3144 pc:0x3143 instrmem_rd:0x1 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x0 dr:0x6 imm:0x0 instruction:0x1d80 npc_in:0x3144 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3143 ir_var:0x133f 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3143 ir_var:0x133f ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3143 ir_var:0x133f 
# UVM_INFO @ 3410: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe0b8 M_Data:0x0969 IR_Exec:0x1a32 pcout:0xe0b8 ACTUAL: sr1:0x0 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe0b8 M_Data:0x0969 IR_Exec:0x1a32 pcout:0xe0b8 
# UVM_INFO @ 3410: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe0c6 VSR2:0x0969 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe0c6 VSR2:0x0969 enable_writeback_status:0x1 
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3146 pc:0x3145 instrmem_rd:0x1 ACTUAL: npc:0x3145 pc:0x3144 instrmem_rd:0x1 
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x0 imm5:0x11 imm:0x1 instruction:0x10f1 npc_in:0x3145 
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3144 ir_var:0x1d80 
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3144 ir_var:0x1d80 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3144 ir_var:0x1d80 
# UVM_INFO @ 3420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb830 M_Data:0xb841 IR_Exec:0x133f pcout:0xb830 ACTUAL: sr1:0x4 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb830 M_Data:0xb841 IR_Exec:0x133f pcout:0xb830 
# UVM_INFO @ 3420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3420: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb831 VSR2:0xb841 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb831 VSR2:0xb841 enable_writeback_status:0x1 
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3147 pc:0x3146 instrmem_rd:0x1 ACTUAL: npc:0x3146 pc:0x3145 instrmem_rd:0x1 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x0 dr:0x3 imm:0x0 instruction:0x17c0 npc_in:0x3146 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3145 ir_var:0x10f1 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3145 ir_var:0x10f1 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3145 ir_var:0x10f1 
# UVM_INFO @ 3430: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xc19a M_Data:0xe0c6 IR_Exec:0x1d80 pcout:0xc19a ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xc19a M_Data:0xe0c6 IR_Exec:0x1d80 pcout:0xc19a 
# UVM_INFO @ 3430: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe0d4 VSR2:0xe0c6 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe0d4 VSR2:0xe0c6 enable_writeback_status:0x1 
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3148 pc:0x3147 instrmem_rd:0x1 ACTUAL: npc:0x3147 pc:0x3146 instrmem_rd:0x1 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x0 dr:0x1 imm:0x0 instruction:0x1380 npc_in:0x3147 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3146 ir_var:0x17c0 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3146 ir_var:0x17c0 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3146 ir_var:0x17c0 
# UVM_INFO @ 3440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb836 M_Data:0xb830 IR_Exec:0x10f1 pcout:0xb836 ACTUAL: sr1:0x3 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb836 M_Data:0xb830 IR_Exec:0x10f1 pcout:0xb836 
# UVM_INFO @ 3440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3440: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb845 VSR2:0xb830 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb845 VSR2:0xb830 enable_writeback_status:0x1 
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3149 pc:0x3148 instrmem_rd:0x1 ACTUAL: npc:0x3148 pc:0x3147 instrmem_rd:0x1 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x4 imm5:0x1d imm:0x1 instruction:0x18fd npc_in:0x3148 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3147 ir_var:0x1380 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3147 ir_var:0x1380 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3147 ir_var:0x1380 
# UVM_INFO @ 3450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7077 M_Data:0xb836 IR_Exec:0x17c0 pcout:0x7077 ACTUAL: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7077 M_Data:0xb836 IR_Exec:0x17c0 pcout:0x7077 
# UVM_INFO @ 3450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb841 VSR2:0xe0c6 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb841 VSR2:0xe0c6 enable_writeback_status:0x1 
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314a pc:0x3149 instrmem_rd:0x1 ACTUAL: npc:0x3149 pc:0x3148 instrmem_rd:0x1 
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x0 dr:0x6 imm:0x0 instruction:0x1cc0 npc_in:0x3149 
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3148 ir_var:0x18fd 
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3148 ir_var:0x18fd ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3148 ir_var:0x18fd 
# UVM_INFO @ 3460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x79d0 M_Data:0xb836 IR_Exec:0x1380 pcout:0x79d0 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x79d0 M_Data:0xb836 IR_Exec:0x1380 pcout:0x79d0 
# UVM_INFO @ 3460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xc19a VSR2:0xb836 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xc19a VSR2:0xb836 enable_writeback_status:0x1 
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314b pc:0x314a instrmem_rd:0x1 ACTUAL: npc:0x314a pc:0x3149 instrmem_rd:0x1 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x7 imm5:0x15 imm:0x1 instruction:0x1e35 npc_in:0x314a 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3149 ir_var:0x1cc0 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3149 ir_var:0x1cc0 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3149 ir_var:0x1cc0 
# UVM_INFO @ 3470: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7074 M_Data:0xe0b8 IR_Exec:0x18fd pcout:0x7074 ACTUAL: sr1:0x3 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7074 M_Data:0xe0b8 IR_Exec:0x18fd pcout:0x7074 
# UVM_INFO @ 3470: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x7077 VSR2:0xe0b8 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x7077 VSR2:0xe0b8 enable_writeback_status:0x1 
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314c pc:0x314b instrmem_rd:0x1 ACTUAL: npc:0x314b pc:0x314a instrmem_rd:0x1 
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x2 dr:0x0 imm:0x0 instruction:0x1102 npc_in:0x314b 
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314a ir_var:0x1e35 
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314a ir_var:0x1e35 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314a ir_var:0x1e35 
# UVM_INFO @ 3480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x28ad M_Data:0xb836 IR_Exec:0x1cc0 pcout:0x28ad ACTUAL: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x28ad M_Data:0xb836 IR_Exec:0x1cc0 pcout:0x28ad 
# UVM_INFO @ 3480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3480: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x7077 VSR2:0xb836 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x7077 VSR2:0xb836 enable_writeback_status:0x1 
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314d pc:0x314c instrmem_rd:0x1 ACTUAL: npc:0x314c pc:0x314b instrmem_rd:0x1 
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x4 dr:0x1 imm:0x0 instruction:0x1384 npc_in:0x314c 
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314b ir_var:0x1102 
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314b ir_var:0x1102 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314b ir_var:0x1102 
# UVM_INFO @ 3490: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb82b M_Data:0xe0b8 IR_Exec:0x1e35 pcout:0xb82b ACTUAL: sr1:0x0 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xb82b M_Data:0xe0b8 IR_Exec:0x1e35 pcout:0xb82b 
# UVM_INFO @ 3490: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb836 VSR2:0xe0b8 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb836 VSR2:0xe0b8 enable_writeback_status:0x1 
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314e pc:0x314d instrmem_rd:0x1 ACTUAL: npc:0x314d pc:0x314c instrmem_rd:0x1 
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x7 imm5:0x1c imm:0x1 instruction:0x1efc npc_in:0x314d 
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314c ir_var:0x1384 
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314c ir_var:0x1384 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314c ir_var:0x1384 
# UVM_INFO @ 3500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x79dd M_Data:0x0969 IR_Exec:0x1102 pcout:0x79dd ACTUAL: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x79dd M_Data:0x0969 IR_Exec:0x1102 pcout:0x79dd 
# UVM_INFO @ 3500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3500: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x7074 VSR2:0x0969 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x7074 VSR2:0x0969 enable_writeback_status:0x1 
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314f pc:0x314e instrmem_rd:0x1 ACTUAL: npc:0x314e pc:0x314d instrmem_rd:0x1 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x7 dr:0x6 imm:0x0 instruction:0x1d87 npc_in:0x314e 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314d ir_var:0x1efc 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314d ir_var:0x1efc ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314d ir_var:0x1efc 
# UVM_INFO @ 3510: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x9921 M_Data:0x7074 IR_Exec:0x1384 pcout:0x9921 ACTUAL: sr1:0x6 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x9921 M_Data:0x7074 IR_Exec:0x1384 pcout:0x9921 
# UVM_INFO @ 3510: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x28ad VSR2:0x7074 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x28ad VSR2:0x7074 enable_writeback_status:0x1 
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3150 pc:0x314f instrmem_rd:0x1 ACTUAL: npc:0x314f pc:0x314e instrmem_rd:0x1 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x0 imm5:0x08 imm:0x1 instruction:0x10e8 npc_in:0x314f 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314e ir_var:0x1d87 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314e ir_var:0x1d87 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314e ir_var:0x1d87 
# UVM_INFO @ 3520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7073 M_Data:0x7074 IR_Exec:0x1efc pcout:0x7073 ACTUAL: sr1:0x3 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7073 M_Data:0x7074 IR_Exec:0x1efc pcout:0x7073 
# UVM_INFO @ 3520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3520: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x7077 VSR2:0x7074 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x7077 VSR2:0x7074 enable_writeback_status:0x1 
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3151 pc:0x3150 instrmem_rd:0x1 ACTUAL: npc:0x3150 pc:0x314f instrmem_rd:0x1 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x6 dr:0x1 imm:0x0 instruction:0x1346 npc_in:0x3150 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314f ir_var:0x10e8 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314f ir_var:0x10e8 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314f ir_var:0x10e8 
# UVM_INFO @ 3530: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x9920 M_Data:0x7073 IR_Exec:0x1d87 pcout:0x9920 ACTUAL: sr1:0x6 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x9920 M_Data:0x7073 IR_Exec:0x1d87 pcout:0x9920 
# UVM_INFO @ 3530: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x28ad VSR2:0xb82b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x28ad VSR2:0xb82b enable_writeback_status:0x1 
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3152 pc:0x3151 instrmem_rd:0x1 ACTUAL: npc:0x3151 pc:0x3150 instrmem_rd:0x1 
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 sr2:0x4 dr:0x1 imm:0x0 instruction:0x1204 npc_in:0x3151 
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3150 ir_var:0x1346 
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3150 ir_var:0x1346 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3150 ir_var:0x1346 
# UVM_INFO @ 3540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x707f M_Data:0x79dd IR_Exec:0x10e8 pcout:0x707f ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x707f M_Data:0x79dd IR_Exec:0x10e8 pcout:0x707f 
# UVM_INFO @ 3540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3540: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x7077 VSR2:0x79dd enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x7077 VSR2:0x79dd enable_writeback_status:0x1 
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3153 pc:0x3152 instrmem_rd:0x1 ACTUAL: npc:0x3152 pc:0x3151 instrmem_rd:0x1 
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x4 dr:0x1 imm:0x0 instruction:0x1284 npc_in:0x3152 
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3151 ir_var:0x1204 
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3151 ir_var:0x1204 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3151 ir_var:0x1204 
# UVM_INFO @ 3550: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x79d8 M_Data:0x9920 IR_Exec:0x1346 pcout:0x79d8 ACTUAL: sr1:0x5 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x79d8 M_Data:0x9920 IR_Exec:0x1346 pcout:0x79d8 
# UVM_INFO @ 3550: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xe0b8 VSR2:0x9920 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xe0b8 VSR2:0x9920 enable_writeback_status:0x1 
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3154 pc:0x3153 instrmem_rd:0x1 ACTUAL: npc:0x3153 pc:0x3152 instrmem_rd:0x1 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x4 imm5:0x01 imm:0x1 instruction:0x1821 npc_in:0x3153 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3152 ir_var:0x1284 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3152 ir_var:0x1284 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3152 ir_var:0x1284 
# UVM_INFO @ 3560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe0f3 M_Data:0x7074 IR_Exec:0x1204 pcout:0xe0f3 ACTUAL: sr1:0x0 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xe0f3 M_Data:0x7074 IR_Exec:0x1204 pcout:0xe0f3 
# UVM_INFO @ 3560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3560: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x707f VSR2:0x7074 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x707f VSR2:0x7074 enable_writeback_status:0x1 
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3155 pc:0x3154 instrmem_rd:0x1 ACTUAL: npc:0x3154 pc:0x3153 instrmem_rd:0x1 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x5 dr:0x7 imm:0x0 instruction:0x1fc5 npc_in:0x3154 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3153 ir_var:0x1821 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3153 ir_var:0x1821 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3153 ir_var:0x1821 
# UVM_INFO @ 3570: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x79dd M_Data:0x7074 IR_Exec:0x1284 pcout:0x79dd ACTUAL: sr1:0x2 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x79dd M_Data:0x7074 IR_Exec:0x1284 pcout:0x79dd 
# UVM_INFO @ 3570: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0969 VSR2:0x7074 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0969 VSR2:0x7074 enable_writeback_status:0x1 
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3156 pc:0x3155 instrmem_rd:0x1 ACTUAL: npc:0x3155 pc:0x3154 instrmem_rd:0x1 
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 dr:0x1 imm5:0x04 imm:0x1 instruction:0x13e4 npc_in:0x3155 
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3154 ir_var:0x1fc5 
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3154 ir_var:0x1fc5 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3154 ir_var:0x1fc5 
# UVM_INFO @ 3580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7080 M_Data:0xe0f3 IR_Exec:0x1821 pcout:0x7080 ACTUAL: sr1:0x0 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x7080 M_Data:0xe0f3 IR_Exec:0x1821 pcout:0x7080 
# UVM_INFO @ 3580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3580: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x707f VSR2:0xe0f3 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x707f VSR2:0xe0f3 enable_writeback_status:0x1 
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3157 pc:0x3156 instrmem_rd:0x1 ACTUAL: npc:0x3156 pc:0x3155 instrmem_rd:0x1 
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x2 dr:0x6 imm:0x0 instruction:0x1cc2 npc_in:0x3156 
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3155 ir_var:0x13e4 
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3155 ir_var:0x13e4 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3155 ir_var:0x13e4 
# UVM_INFO @ 3590: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x512b M_Data:0xe0b8 IR_Exec:0x1fc5 pcout:0x512b ACTUAL: sr1:0x7 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x512b M_Data:0xe0b8 IR_Exec:0x1fc5 pcout:0x512b 
# UVM_INFO @ 3590: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x7073 VSR2:0xe0b8 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x7073 VSR2:0xe0b8 enable_writeback_status:0x1 
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3158 pc:0x3157 instrmem_rd:0x1 ACTUAL: npc:0x3157 pc:0x3156 instrmem_rd:0x1 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x4 imm5:0x0d imm:0x1 instruction:0x182d npc_in:0x3157 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3156 ir_var:0x1cc2 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3156 ir_var:0x1cc2 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3156 ir_var:0x1cc2 
# UVM_INFO @ 3600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x512f M_Data:0x7080 IR_Exec:0x13e4 pcout:0x512f ACTUAL: sr1:0x7 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x512f M_Data:0x7080 IR_Exec:0x13e4 pcout:0x512f 
# UVM_INFO @ 3600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3600: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x7073 VSR2:0x7080 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x7073 VSR2:0x7080 enable_writeback_status:0x1 
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3159 pc:0x3158 instrmem_rd:0x1 ACTUAL: npc:0x3158 pc:0x3157 instrmem_rd:0x1 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 sr2:0x7 dr:0x3 imm:0x0 instruction:0x16c7 npc_in:0x3158 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3157 ir_var:0x182d 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3157 ir_var:0x182d ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3157 ir_var:0x182d 
# UVM_INFO @ 3610: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x79e0 M_Data:0x0969 IR_Exec:0x1cc2 pcout:0x79e0 ACTUAL: sr1:0x3 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x79e0 M_Data:0x0969 IR_Exec:0x1cc2 pcout:0x79e0 
# UVM_INFO @ 3610: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x7077 VSR2:0x0969 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x7077 VSR2:0x0969 enable_writeback_status:0x1 
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315a pc:0x3159 instrmem_rd:0x1 ACTUAL: npc:0x3159 pc:0x3158 instrmem_rd:0x1 
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x4 dr:0x0 imm:0x0 instruction:0x1144 npc_in:0x3159 
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3158 ir_var:0x16c7 
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3158 ir_var:0x16c7 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3158 ir_var:0x16c7 
# UVM_INFO @ 3620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x708c M_Data:0xe0b8 IR_Exec:0x182d pcout:0x708c ACTUAL: sr1:0x0 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x708c M_Data:0xe0b8 IR_Exec:0x182d pcout:0x708c 
# UVM_INFO @ 3620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3620: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x707f VSR2:0xe0b8 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x707f VSR2:0xe0b8 enable_writeback_status:0x1 
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315b pc:0x315a instrmem_rd:0x1 ACTUAL: npc:0x315a pc:0x3159 instrmem_rd:0x1 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x3 imm5:0x19 imm:0x1 instruction:0x1639 npc_in:0x315a 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3159 ir_var:0x1144 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3159 ir_var:0x1144 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3159 ir_var:0x1144 
# UVM_INFO @ 3630: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xc1a2 M_Data:0x512b IR_Exec:0x16c7 pcout:0xc1a2 ACTUAL: sr1:0x3 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xc1a2 M_Data:0x512b IR_Exec:0x16c7 pcout:0xc1a2 
# UVM_INFO @ 3630: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x7077 VSR2:0x512b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x7077 VSR2:0x512b enable_writeback_status:0x1 
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315c pc:0x315b instrmem_rd:0x1 ACTUAL: npc:0x315b pc:0x315a instrmem_rd:0x1 
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x4 dr:0x0 imm:0x0 instruction:0x1184 npc_in:0x315b 
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315a ir_var:0x1639 
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315a ir_var:0x1639 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315a ir_var:0x1639 
# UVM_INFO @ 3640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5144 M_Data:0x708c IR_Exec:0x1144 pcout:0x5144 ACTUAL: sr1:0x5 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5144 M_Data:0x708c IR_Exec:0x1144 pcout:0x5144 
# UVM_INFO @ 3640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3640: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe0b8 VSR2:0x708c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe0b8 VSR2:0x708c enable_writeback_status:0x1 
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315d pc:0x315c instrmem_rd:0x1 ACTUAL: npc:0x315c pc:0x315b instrmem_rd:0x1 
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x1 dr:0x3 imm:0x0 instruction:0x1681 npc_in:0x315c 
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315b ir_var:0x1184 
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315b ir_var:0x1184 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315b ir_var:0x1184 
# UVM_INFO @ 3650: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x513d M_Data:0x512f IR_Exec:0x1639 pcout:0x513d ACTUAL: sr1:0x0 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x513d M_Data:0x512f IR_Exec:0x1639 pcout:0x513d 
# UVM_INFO @ 3650: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x707f VSR2:0x512f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x707f VSR2:0x512f enable_writeback_status:0x1 
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315e pc:0x315d instrmem_rd:0x1 ACTUAL: npc:0x315d pc:0x315c instrmem_rd:0x1 
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x2 dr:0x7 imm:0x0 instruction:0x1e42 npc_in:0x315d 
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315c ir_var:0x1681 
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315c ir_var:0x1681 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315c ir_var:0x1681 
# UVM_INFO @ 3660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea6c M_Data:0x708c IR_Exec:0x1184 pcout:0xea6c ACTUAL: sr1:0x6 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea6c M_Data:0x708c IR_Exec:0x1184 pcout:0xea6c 
# UVM_INFO @ 3660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3660: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x79e0 VSR2:0x708c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x79e0 VSR2:0x708c enable_writeback_status:0x1 
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315f pc:0x315e instrmem_rd:0x1 ACTUAL: npc:0x315e pc:0x315d instrmem_rd:0x1 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x5 imm5:0x03 imm:0x1 instruction:0x1b23 npc_in:0x315e 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315d ir_var:0x1e42 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315d ir_var:0x1e42 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315d ir_var:0x1e42 
# UVM_INFO @ 3670: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a98 M_Data:0x512f IR_Exec:0x1681 pcout:0x5a98 ACTUAL: sr1:0x2 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a98 M_Data:0x512f IR_Exec:0x1681 pcout:0x5a98 
# UVM_INFO @ 3670: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0969 VSR2:0x512f enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0969 VSR2:0x512f enable_writeback_status:0x1 
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3160 pc:0x315f instrmem_rd:0x1 ACTUAL: npc:0x315f pc:0x315e instrmem_rd:0x1 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x3 imm5:0x04 imm:0x1 instruction:0x16e4 npc_in:0x315f 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315e ir_var:0x1b23 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315e ir_var:0x1b23 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315e ir_var:0x1b23 
# UVM_INFO @ 3680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a98 M_Data:0x0969 IR_Exec:0x1e42 pcout:0x5a98 ACTUAL: sr1:0x1 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a98 M_Data:0x0969 IR_Exec:0x1e42 pcout:0x5a98 
# UVM_INFO @ 3680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3680: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x512f VSR2:0x0969 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x512f VSR2:0x0969 enable_writeback_status:0x1 
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3161 pc:0x3160 instrmem_rd:0x1 ACTUAL: npc:0x3160 pc:0x315f instrmem_rd:0x1 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x5 imm5:0x0b imm:0x1 instruction:0x1aab npc_in:0x3160 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315f ir_var:0x16e4 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315f ir_var:0x16e4 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315f ir_var:0x16e4 
# UVM_INFO @ 3690: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x708f M_Data:0x5a98 IR_Exec:0x1b23 pcout:0x708f ACTUAL: sr1:0x4 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x708f M_Data:0x5a98 IR_Exec:0x1b23 pcout:0x708f 
# UVM_INFO @ 3690: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x708c VSR2:0x5a98 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x708c VSR2:0x5a98 enable_writeback_status:0x1 
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3162 pc:0x3161 instrmem_rd:0x1 ACTUAL: npc:0x3161 pc:0x3160 instrmem_rd:0x1 
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x6 imm5:0x1f imm:0x1 instruction:0x1dbf npc_in:0x3161 
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3160 ir_var:0x1aab 
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3160 ir_var:0x1aab ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3160 ir_var:0x1aab 
# UVM_INFO @ 3700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a9c M_Data:0x708c IR_Exec:0x16e4 pcout:0x5a9c ACTUAL: sr1:0x3 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5a9c M_Data:0x708c IR_Exec:0x16e4 pcout:0x5a9c 
# UVM_INFO @ 3700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3700: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5a98 VSR2:0x708c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5a98 VSR2:0x708c enable_writeback_status:0x1 
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3163 pc:0x3162 instrmem_rd:0x1 ACTUAL: npc:0x3162 pc:0x3161 instrmem_rd:0x1 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 dr:0x5 imm5:0x1a imm:0x1 instruction:0x1a7a npc_in:0x3162 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3161 ir_var:0x1dbf 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3161 ir_var:0x1dbf ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3161 ir_var:0x1dbf 
# UVM_INFO @ 3710: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0974 M_Data:0x5a98 IR_Exec:0x1aab pcout:0x0974 ACTUAL: sr1:0x2 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0974 M_Data:0x5a98 IR_Exec:0x1aab pcout:0x0974 
# UVM_INFO @ 3710: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0969 VSR2:0x5a98 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0969 VSR2:0x5a98 enable_writeback_status:0x1 
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3164 pc:0x3163 instrmem_rd:0x1 ACTUAL: npc:0x3163 pc:0x3162 instrmem_rd:0x1 
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x5 dr:0x1 imm:0x0 instruction:0x1245 npc_in:0x3163 
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3162 ir_var:0x1a7a 
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3162 ir_var:0x1a7a ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3162 ir_var:0x1a7a 
# UVM_INFO @ 3720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x79df M_Data:0x5a98 IR_Exec:0x1dbf pcout:0x79df ACTUAL: sr1:0x6 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x79df M_Data:0x5a98 IR_Exec:0x1dbf pcout:0x79df 
# UVM_INFO @ 3720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3720: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x79e0 VSR2:0x5a98 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x79e0 VSR2:0x5a98 enable_writeback_status:0x1 
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3165 pc:0x3164 instrmem_rd:0x1 ACTUAL: npc:0x3164 pc:0x3163 instrmem_rd:0x1 
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x1 dr:0x7 imm:0x0 instruction:0x1f81 npc_in:0x3164 
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3163 ir_var:0x1245 
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3163 ir_var:0x1245 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3163 ir_var:0x1245 
# UVM_INFO @ 3730: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5129 M_Data:0x0969 IR_Exec:0x1a7a pcout:0x5129 ACTUAL: sr1:0x1 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5129 M_Data:0x0969 IR_Exec:0x1a7a pcout:0x5129 
# UVM_INFO @ 3730: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x512f VSR2:0x0969 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x512f VSR2:0x0969 enable_writeback_status:0x1 
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3166 pc:0x3165 instrmem_rd:0x1 ACTUAL: npc:0x3165 pc:0x3164 instrmem_rd:0x1 
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x1 dr:0x6 imm:0x0 instruction:0x1d01 npc_in:0x3165 
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3164 ir_var:0x1f81 
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3164 ir_var:0x1f81 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3164 ir_var:0x1f81 
# UVM_INFO @ 3740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa258 M_Data:0x5129 IR_Exec:0x1245 pcout:0xa258 ACTUAL: sr1:0x1 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa258 M_Data:0x5129 IR_Exec:0x1245 pcout:0xa258 
# UVM_INFO @ 3740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3740: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x512f VSR2:0x0974 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x512f VSR2:0x0974 enable_writeback_status:0x1 
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3167 pc:0x3166 instrmem_rd:0x1 ACTUAL: npc:0x3166 pc:0x3165 instrmem_rd:0x1 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x3 dr:0x1 imm:0x0 instruction:0x1303 npc_in:0x3166 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3165 ir_var:0x1d01 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3165 ir_var:0x1d01 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3165 ir_var:0x1d01 
# UVM_INFO @ 3750: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x1c37 M_Data:0xa258 IR_Exec:0x1f81 pcout:0x1c37 ACTUAL: sr1:0x6 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x1c37 M_Data:0xa258 IR_Exec:0x1f81 pcout:0x1c37 
# UVM_INFO @ 3750: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x79df VSR2:0x512f enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x79df VSR2:0x512f enable_writeback_status:0x1 
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3168 pc:0x3167 instrmem_rd:0x1 ACTUAL: npc:0x3167 pc:0x3166 instrmem_rd:0x1 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x1 imm5:0x0f imm:0x1 instruction:0x12af npc_in:0x3167 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3166 ir_var:0x1303 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3166 ir_var:0x1303 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3166 ir_var:0x1303 
# UVM_INFO @ 3760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x12e4 M_Data:0xa258 IR_Exec:0x1d01 pcout:0x12e4 ACTUAL: sr1:0x4 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x12e4 M_Data:0xa258 IR_Exec:0x1d01 pcout:0x12e4 
# UVM_INFO @ 3760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3760: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x708c VSR2:0xa258 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x708c VSR2:0xa258 enable_writeback_status:0x1 
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3169 pc:0x3168 instrmem_rd:0x1 ACTUAL: npc:0x3168 pc:0x3167 instrmem_rd:0x1 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x4 imm5:0x13 imm:0x1 instruction:0x1833 npc_in:0x3168 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3167 ir_var:0x12af 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3167 ir_var:0x12af ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3167 ir_var:0x12af 
# UVM_INFO @ 3770: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xcb28 M_Data:0x5a9c IR_Exec:0x1303 pcout:0xcb28 ACTUAL: sr1:0x4 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xcb28 M_Data:0x5a9c IR_Exec:0x1303 pcout:0xcb28 
# UVM_INFO @ 3770: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x708c VSR2:0x5a9c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x708c VSR2:0x5a9c enable_writeback_status:0x1 
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316a pc:0x3169 instrmem_rd:0x1 ACTUAL: npc:0x3169 pc:0x3168 instrmem_rd:0x1 
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x1 sr2:0x4 dr:0x1 imm:0x0 instruction:0x1244 npc_in:0x3169 
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3168 ir_var:0x1833 
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3168 ir_var:0x1833 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3168 ir_var:0x1833 
# UVM_INFO @ 3780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0978 M_Data:0x1c37 IR_Exec:0x12af pcout:0x0978 ACTUAL: sr1:0x2 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0978 M_Data:0x1c37 IR_Exec:0x12af pcout:0x0978 
# UVM_INFO @ 3780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3780: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0969 VSR2:0x1c37 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0969 VSR2:0x1c37 enable_writeback_status:0x1 
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316b pc:0x316a instrmem_rd:0x1 ACTUAL: npc:0x316a pc:0x3169 instrmem_rd:0x1 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x2 imm5:0x08 imm:0x1 instruction:0x1568 npc_in:0x316a 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3169 ir_var:0x1244 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3169 ir_var:0x1244 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3169 ir_var:0x1244 
# UVM_INFO @ 3790: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea5f M_Data:0x5a9c IR_Exec:0x1833 pcout:0xea5f ACTUAL: sr1:0x0 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea5f M_Data:0x5a9c IR_Exec:0x1833 pcout:0xea5f 
# UVM_INFO @ 3790: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xea6c VSR2:0x5a9c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xea6c VSR2:0x5a9c enable_writeback_status:0x1 
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316c pc:0x316b instrmem_rd:0x1 ACTUAL: npc:0x316b pc:0x316a instrmem_rd:0x1 
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x7 dr:0x7 imm:0x0 instruction:0x1f07 npc_in:0x316b 
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316a ir_var:0x1568 
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316a ir_var:0x1568 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316a ir_var:0x1568 
# UVM_INFO @ 3800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf3d7 M_Data:0xea5f IR_Exec:0x1244 pcout:0xf3d7 ACTUAL: sr1:0x1 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf3d7 M_Data:0xea5f IR_Exec:0x1244 pcout:0xf3d7 
# UVM_INFO @ 3800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3800: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0978 VSR2:0x708c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0978 VSR2:0x708c enable_writeback_status:0x1 
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316d pc:0x316c instrmem_rd:0x1 ACTUAL: npc:0x316c pc:0x316b instrmem_rd:0x1 
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x6 imm5:0x04 imm:0x1 instruction:0x1ca4 npc_in:0x316c 
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316b ir_var:0x1f07 
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316b ir_var:0x1f07 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316b ir_var:0x1f07 
# UVM_INFO @ 3810: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5131 M_Data:0xea6c IR_Exec:0x1568 pcout:0x5131 ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5131 M_Data:0xea6c IR_Exec:0x1568 pcout:0x5131 
# UVM_INFO @ 3810: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5129 VSR2:0xea6c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5129 VSR2:0xea6c enable_writeback_status:0x1 
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316e pc:0x316d instrmem_rd:0x1 ACTUAL: npc:0x316d pc:0x316c instrmem_rd:0x1 
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x4 imm5:0x00 imm:0x1 instruction:0x1960 npc_in:0x316d 
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316c ir_var:0x1ca4 
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316c ir_var:0x1ca4 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316c ir_var:0x1ca4 
# UVM_INFO @ 3820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0696 M_Data:0x1c37 IR_Exec:0x1f07 pcout:0x0696 ACTUAL: sr1:0x4 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0696 M_Data:0x1c37 IR_Exec:0x1f07 pcout:0x0696 
# UVM_INFO @ 3820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3820: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xea5f VSR2:0x1c37 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xea5f VSR2:0x1c37 enable_writeback_status:0x1 
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316f pc:0x316e instrmem_rd:0x1 ACTUAL: npc:0x316e pc:0x316d instrmem_rd:0x1 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x4 imm5:0x1c imm:0x1 instruction:0x183c npc_in:0x316e 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316d ir_var:0x1960 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316d ir_var:0x1960 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316d ir_var:0x1960 
# UVM_INFO @ 3830: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5135 M_Data:0xea5f IR_Exec:0x1ca4 pcout:0x5135 ACTUAL: sr1:0x2 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5135 M_Data:0xea5f IR_Exec:0x1ca4 pcout:0x5135 
# UVM_INFO @ 3830: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5131 VSR2:0xea5f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5131 VSR2:0xea5f enable_writeback_status:0x1 
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3170 pc:0x316f instrmem_rd:0x1 ACTUAL: npc:0x316f pc:0x316e instrmem_rd:0x1 
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 sr2:0x2 dr:0x5 imm:0x0 instruction:0x1b82 npc_in:0x316f 
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316e ir_var:0x183c 
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316e ir_var:0x183c ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316e ir_var:0x183c 
# UVM_INFO @ 3840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5129 M_Data:0xea6c IR_Exec:0x1960 pcout:0x5129 ACTUAL: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5129 M_Data:0xea6c IR_Exec:0x1960 pcout:0x5129 
# UVM_INFO @ 3840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3840: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5129 VSR2:0xea6c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5129 VSR2:0xea6c enable_writeback_status:0x1 
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3171 pc:0x3170 instrmem_rd:0x1 ACTUAL: npc:0x3170 pc:0x316f instrmem_rd:0x1 
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x2 dr:0x2 imm:0x0 instruction:0x1482 npc_in:0x3170 
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316f ir_var:0x1b82 
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316f ir_var:0x1b82 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316f ir_var:0x1b82 
# UVM_INFO @ 3850: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea68 M_Data:0xea5f IR_Exec:0x183c pcout:0xea68 ACTUAL: sr1:0x0 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea68 M_Data:0xea5f IR_Exec:0x183c pcout:0xea68 
# UVM_INFO @ 3850: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xea6c VSR2:0xea5f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xea6c VSR2:0xea5f enable_writeback_status:0x1 
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3172 pc:0x3171 instrmem_rd:0x1 ACTUAL: npc:0x3171 pc:0x3170 instrmem_rd:0x1 
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x6 dr:0x3 imm:0x0 instruction:0x1686 npc_in:0x3171 
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3170 ir_var:0x1482 
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3170 ir_var:0x1482 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3170 ir_var:0x1482 
# UVM_INFO @ 3860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa266 M_Data:0x5131 IR_Exec:0x1b82 pcout:0xa266 ACTUAL: sr1:0x6 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa266 M_Data:0x5131 IR_Exec:0x1b82 pcout:0xa266 
# UVM_INFO @ 3860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3860: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5135 VSR2:0x5131 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5135 VSR2:0x5131 enable_writeback_status:0x1 
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3173 pc:0x3172 instrmem_rd:0x1 ACTUAL: npc:0x3172 pc:0x3171 instrmem_rd:0x1 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x2 imm5:0x09 imm:0x1 instruction:0x14a9 npc_in:0x3172 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3171 ir_var:0x1686 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3171 ir_var:0x1686 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3171 ir_var:0x1686 
# UVM_INFO @ 3870: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa262 M_Data:0x5131 IR_Exec:0x1482 pcout:0xa262 ACTUAL: sr1:0x2 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa262 M_Data:0x5131 IR_Exec:0x1482 pcout:0xa262 
# UVM_INFO @ 3870: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5131 VSR2:0x5131 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5131 VSR2:0x5131 enable_writeback_status:0x1 
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3174 pc:0x3173 instrmem_rd:0x1 ACTUAL: npc:0x3173 pc:0x3172 instrmem_rd:0x1 
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x7 sr2:0x1 dr:0x7 imm:0x0 instruction:0x1fc1 npc_in:0x3173 
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3172 ir_var:0x14a9 
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3172 ir_var:0x14a9 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3172 ir_var:0x14a9 
# UVM_INFO @ 3880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf397 M_Data:0x5135 IR_Exec:0x1686 pcout:0xf397 ACTUAL: sr1:0x2 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf397 M_Data:0x5135 IR_Exec:0x1686 pcout:0xf397 
# UVM_INFO @ 3880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3880: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5131 VSR2:0x5135 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5131 VSR2:0x5135 enable_writeback_status:0x1 
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3175 pc:0x3174 instrmem_rd:0x1 ACTUAL: npc:0x3174 pc:0x3173 instrmem_rd:0x1 
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x0 imm5:0x17 imm:0x1 instruction:0x1137 npc_in:0x3174 
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3173 ir_var:0x1fc1 
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3173 ir_var:0x1fc1 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3173 ir_var:0x1fc1 
# UVM_INFO @ 3890: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa26b M_Data:0xf3d7 IR_Exec:0x14a9 pcout:0xa26b ACTUAL: sr1:0x2 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa26b M_Data:0xf3d7 IR_Exec:0x14a9 pcout:0xa26b 
# UVM_INFO @ 3890: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xa262 VSR2:0xf3d7 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xa262 VSR2:0xf3d7 enable_writeback_status:0x1 
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3176 pc:0x3175 instrmem_rd:0x1 ACTUAL: npc:0x3175 pc:0x3174 instrmem_rd:0x1 
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x4 imm5:0x00 imm:0x1 instruction:0x1960 npc_in:0x3175 
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3174 ir_var:0x1137 
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3174 ir_var:0x1137 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3174 ir_var:0x1137 
# UVM_INFO @ 3900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfa6d M_Data:0xf3d7 IR_Exec:0x1fc1 pcout:0xfa6d ACTUAL: sr1:0x7 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfa6d M_Data:0xf3d7 IR_Exec:0x1fc1 pcout:0xfa6d 
# UVM_INFO @ 3900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3900: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0696 VSR2:0xf3d7 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0696 VSR2:0xf3d7 enable_writeback_status:0x1 
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3177 pc:0x3176 instrmem_rd:0x1 ACTUAL: npc:0x3176 pc:0x3175 instrmem_rd:0x1 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x4 dr:0x2 imm:0x0 instruction:0x1504 npc_in:0x3176 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3175 ir_var:0x1960 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3175 ir_var:0x1960 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3175 ir_var:0x1960 
# UVM_INFO @ 3910: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea5f M_Data:0x0696 IR_Exec:0x1137 pcout:0xea5f ACTUAL: sr1:0x4 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea5f M_Data:0x0696 IR_Exec:0x1137 pcout:0xea5f 
# UVM_INFO @ 3910: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xea68 VSR2:0x0696 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xea68 VSR2:0x0696 enable_writeback_status:0x1 
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3178 pc:0x3177 instrmem_rd:0x1 ACTUAL: npc:0x3177 pc:0x3176 instrmem_rd:0x1 
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x6 dr:0x2 imm5:0x10 imm:0x1 instruction:0x15b0 npc_in:0x3177 
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3176 ir_var:0x1504 
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3176 ir_var:0x1504 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3176 ir_var:0x1504 
# UVM_INFO @ 3920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa266 M_Data:0xea6c IR_Exec:0x1960 pcout:0xa266 ACTUAL: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa266 M_Data:0xea6c IR_Exec:0x1960 pcout:0xa266 
# UVM_INFO @ 3920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3920: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xa266 VSR2:0xea6c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xa266 VSR2:0xea6c enable_writeback_status:0x1 
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3179 pc:0x3178 instrmem_rd:0x1 ACTUAL: npc:0x3178 pc:0x3177 instrmem_rd:0x1 
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x2 imm5:0x0e imm:0x1 instruction:0x14ee npc_in:0x3178 
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3177 ir_var:0x15b0 
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3177 ir_var:0x15b0 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3177 ir_var:0x15b0 
# UVM_INFO @ 3930: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x4 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x44cc M_Data:0xa266 IR_Exec:0x1504 pcout:0x44cc ACTUAL: sr1:0x4 sr2:0x4 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x44cc M_Data:0xa266 IR_Exec:0x1504 pcout:0x44cc 
# UVM_INFO @ 3930: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xea68 VSR2:0xea68 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xea68 VSR2:0xea68 enable_writeback_status:0x1 
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317a pc:0x3179 instrmem_rd:0x1 ACTUAL: npc:0x3179 pc:0x3178 instrmem_rd:0x1 
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x2 dr:0x2 imm:0x0 instruction:0x1502 npc_in:0x3179 
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3178 ir_var:0x14ee 
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3178 ir_var:0x14ee ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3178 ir_var:0x14ee 
# UVM_INFO @ 3940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5125 M_Data:0xea5f IR_Exec:0x15b0 pcout:0x5125 ACTUAL: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x5125 M_Data:0xea5f IR_Exec:0x15b0 pcout:0x5125 
# UVM_INFO @ 3940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3940: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x5135 VSR2:0xea5f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x5135 VSR2:0xea5f enable_writeback_status:0x1 
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317b pc:0x317a instrmem_rd:0x1 ACTUAL: npc:0x317a pc:0x3179 instrmem_rd:0x1 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x6 imm5:0x04 imm:0x1 instruction:0x1d24 npc_in:0x317a 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3179 ir_var:0x1502 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3179 ir_var:0x1502 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3179 ir_var:0x1502 
# UVM_INFO @ 3950: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf3a5 M_Data:0x5135 IR_Exec:0x14ee pcout:0xf3a5 ACTUAL: sr1:0x3 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xf3a5 M_Data:0x5135 IR_Exec:0x14ee pcout:0xf3a5 
# UVM_INFO @ 3950: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xf397 VSR2:0x5135 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xf397 VSR2:0x5135 enable_writeback_status:0x1 
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317c pc:0x317b instrmem_rd:0x1 ACTUAL: npc:0x317b pc:0x317a instrmem_rd:0x1 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x2 dr:0x1 imm:0x0 instruction:0x1282 npc_in:0x317b 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317a ir_var:0x1d24 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317a ir_var:0x1d24 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317a ir_var:0x1d24 
# UVM_INFO @ 3960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x960b M_Data:0xf3a5 IR_Exec:0x1502 pcout:0x960b ACTUAL: sr1:0x4 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x960b M_Data:0xf3a5 IR_Exec:0x1502 pcout:0x960b 
# UVM_INFO @ 3960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3960: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xa266 VSR2:0x5125 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xa266 VSR2:0x5125 enable_writeback_status:0x1 
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317d pc:0x317c instrmem_rd:0x1 ACTUAL: npc:0x317c pc:0x317b instrmem_rd:0x1 
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x1 imm5:0x12 imm:0x1 instruction:0x1372 npc_in:0x317c 
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317b ir_var:0x1282 
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317b ir_var:0x1282 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317b ir_var:0x1282 
# UVM_INFO @ 3970: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa26a M_Data:0xa266 IR_Exec:0x1d24 pcout:0xa26a ACTUAL: sr1:0x4 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa26a M_Data:0xa266 IR_Exec:0x1d24 pcout:0xa26a 
# UVM_INFO @ 3970: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xa266 VSR2:0xa266 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xa266 VSR2:0xa266 enable_writeback_status:0x1 
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317e pc:0x317d instrmem_rd:0x1 ACTUAL: npc:0x317d pc:0x317c instrmem_rd:0x1 
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x3 dr:0x7 imm:0x0 instruction:0x1f43 npc_in:0x317d 
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317c ir_var:0x1372 
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317c ir_var:0x1372 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317c ir_var:0x1372 
# UVM_INFO @ 3980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2c16 M_Data:0x960b IR_Exec:0x1282 pcout:0x2c16 ACTUAL: sr1:0x2 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2c16 M_Data:0x960b IR_Exec:0x1282 pcout:0x2c16 
# UVM_INFO @ 3980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3980: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x960b VSR2:0x960b enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x960b VSR2:0x960b enable_writeback_status:0x1 
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317f pc:0x317e instrmem_rd:0x1 ACTUAL: npc:0x317e pc:0x317d instrmem_rd:0x1 
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x2 imm5:0x06 imm:0x1 instruction:0x14a6 npc_in:0x317e 
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317d ir_var:0x1f43 
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317d ir_var:0x1f43 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317d ir_var:0x1f43 
# UVM_INFO @ 3990: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa258 M_Data:0x960b IR_Exec:0x1372 pcout:0xa258 ACTUAL: sr1:0x5 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa258 M_Data:0x960b IR_Exec:0x1372 pcout:0xa258 
# UVM_INFO @ 3990: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xa266 VSR2:0x960b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xa266 VSR2:0x960b enable_writeback_status:0x1 
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3180 pc:0x317f instrmem_rd:0x1 ACTUAL: npc:0x317f pc:0x317e instrmem_rd:0x1 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 sr2:0x0 dr:0x5 imm:0x0 instruction:0x1b40 npc_in:0x317f 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317e ir_var:0x14a6 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317e ir_var:0x14a6 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317e ir_var:0x14a6 
# UVM_INFO @ 4000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x95fd M_Data:0xf397 IR_Exec:0x1f43 pcout:0x95fd ACTUAL: sr1:0x5 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x95fd M_Data:0xf397 IR_Exec:0x1f43 pcout:0x95fd 
# UVM_INFO @ 4000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4000: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xa266 VSR2:0xf397 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xa266 VSR2:0xf397 enable_writeback_status:0x1 
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3181 pc:0x3180 instrmem_rd:0x1 ACTUAL: npc:0x3180 pc:0x317f instrmem_rd:0x1 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x0 dr:0x3 imm5:0x03 imm:0x1 instruction:0x1623 npc_in:0x3180 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317f ir_var:0x1b40 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317f ir_var:0x1b40 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317f ir_var:0x1b40 
# UVM_INFO @ 4010: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x9611 M_Data:0xa26a IR_Exec:0x14a6 pcout:0x9611 ACTUAL: sr1:0x2 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x9611 M_Data:0xa26a IR_Exec:0x14a6 pcout:0x9611 
# UVM_INFO @ 4010: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x960b VSR2:0xa26a enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x960b VSR2:0xa26a enable_writeback_status:0x1 
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3182 pc:0x3181 instrmem_rd:0x1 ACTUAL: npc:0x3181 pc:0x3180 instrmem_rd:0x1 
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 dr:0x1 imm5:0x1e imm:0x1 instruction:0x133e npc_in:0x3181 
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3180 ir_var:0x1623 
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3180 ir_var:0x1623 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3180 ir_var:0x1623 
# UVM_INFO @ 4020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8cc5 M_Data:0xea5f IR_Exec:0x1b40 pcout:0x8cc5 ACTUAL: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8cc5 M_Data:0xea5f IR_Exec:0x1b40 pcout:0x8cc5 
# UVM_INFO @ 4020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4020: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xa266 VSR2:0xea5f enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xa266 VSR2:0xea5f enable_writeback_status:0x1 
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3183 pc:0x3182 instrmem_rd:0x1 ACTUAL: npc:0x3182 pc:0x3181 instrmem_rd:0x1 
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x5 dr:0x0 imm5:0x06 imm:0x1 instruction:0x1166 npc_in:0x3182 
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3181 ir_var:0x133e 
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3181 ir_var:0x133e ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3181 ir_var:0x133e 
# UVM_INFO @ 4030: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea62 M_Data:0xf397 IR_Exec:0x1623 pcout:0xea62 ACTUAL: sr1:0x0 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea62 M_Data:0xf397 IR_Exec:0x1623 pcout:0xea62 
# UVM_INFO @ 4030: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xea5f VSR2:0xf397 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xea5f VSR2:0xf397 enable_writeback_status:0x1 
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3184 pc:0x3183 instrmem_rd:0x1 ACTUAL: npc:0x3183 pc:0x3182 instrmem_rd:0x1 
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 sr2:0x3 dr:0x2 imm:0x0 instruction:0x1483 npc_in:0x3183 
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3182 ir_var:0x1166 
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3182 ir_var:0x1166 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3182 ir_var:0x1166 
# UVM_INFO @ 4040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa264 M_Data:0xa26a IR_Exec:0x133e pcout:0xa264 ACTUAL: sr1:0x4 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xa264 M_Data:0xa26a IR_Exec:0x133e pcout:0xa264 
# UVM_INFO @ 4040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4040: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xa266 VSR2:0xa26a enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xa266 VSR2:0xa26a enable_writeback_status:0x1 
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3185 pc:0x3184 instrmem_rd:0x1 ACTUAL: npc:0x3184 pc:0x3183 instrmem_rd:0x1 
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x4 sr2:0x2 dr:0x7 imm:0x0 instruction:0x1f02 npc_in:0x3184 
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3183 ir_var:0x1483 
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3183 ir_var:0x1483 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3183 ir_var:0x1483 
# UVM_INFO @ 4050: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8ccb M_Data:0xa26a IR_Exec:0x1166 pcout:0x8ccb ACTUAL: sr1:0x5 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8ccb M_Data:0xa26a IR_Exec:0x1166 pcout:0x8ccb 
# UVM_INFO @ 4050: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8cc5 VSR2:0xa26a enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8cc5 VSR2:0xa26a enable_writeback_status:0x1 
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3186 pc:0x3185 instrmem_rd:0x1 ACTUAL: npc:0x3185 pc:0x3184 instrmem_rd:0x1 
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x3 dr:0x4 imm5:0x1c imm:0x1 instruction:0x18fc npc_in:0x3185 
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3184 ir_var:0x1f02 
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3184 ir_var:0x1f02 ACTUAL: e_control_var:0x01 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3184 ir_var:0x1f02 
# UVM_INFO @ 4060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8073 M_Data:0xea62 IR_Exec:0x1483 pcout:0x8073 ACTUAL: sr1:0x2 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8073 M_Data:0xea62 IR_Exec:0x1483 pcout:0x8073 
# UVM_INFO @ 4060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4060: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x9611 VSR2:0xea62 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x9611 VSR2:0xea62 enable_writeback_status:0x1 
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3186 pc:0x3185 instrmem_rd:0x1 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ADD sr1:0x2 dr:0x1 imm5:0x00 imm:0x1 instruction:0x12a0 npc_in:0x3186 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3185 ir_var:0x18fc 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3185 ir_var:0x18fc ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3185 ir_var:0x18fc 
# UVM_INFO @ 4070: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x22d9 M_Data:0x8073 IR_Exec:0x1f02 pcout:0x22d9 ACTUAL: sr1:0x4 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x22d9 M_Data:0x8073 IR_Exec:0x1f02 pcout:0x22d9 
# UVM_INFO @ 4070: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xa266 VSR2:0x9611 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xa266 VSR2:0x9611 enable_writeback_status:0x1 
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3186 ir_var:0x12a0 
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3186 ir_var:0x12a0 ACTUAL: e_control_var:0x00 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3186 ir_var:0x12a0 
# UVM_INFO @ 4080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea5e M_Data:0xa266 IR_Exec:0x18fc pcout:0xea5e ACTUAL: sr1:0x3 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xea5e M_Data:0xa266 IR_Exec:0x18fc pcout:0xea5e 
# UVM_INFO @ 4080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4080: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xea62 VSR2:0xa266 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xea62 VSR2:0xa266 enable_writeback_status:0x1 
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8073 M_Data:0x8ccb IR_Exec:0x12a0 pcout:0x8073 ACTUAL: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x8073 M_Data:0x8ccb IR_Exec:0x12a0 pcout:0x8073 
# UVM_INFO @ 4090: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8073 VSR2:0x8ccb enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8073 VSR2:0x8ccb enable_writeback_status:0x1 
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4100: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8073 VSR2:0x8ccb enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8073 VSR2:0x8ccb enable_writeback_status:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4360: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.decode_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=389 MATCHES=389 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=389 MATCHES=389 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=435 MATCHES=435 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=389 MATCHES=389 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 6156
# UVM_WARNING :   13
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COV]   435
# [COVERAGE_MODEL_REVIEW]     8
# [DEC]   390
# [PRED]  2855
# [PREDICTOR_REVIEW]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCBD]  2473
# [TEST_DONE]     1
# ** Note: $finish    : /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4360 ns  Iteration: 62  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  quit -f
# Saving coverage database on exit...
# Memory Statistics                         
#     mem: size after elab (VSZ)                 153.76 Mb
#     mem: size during sim (VSZ)                 153.76 Mb
# Elaboration Time                          
#    elab: wall time                               3.89 s
#    elab: cpu time                                2.46 s
# Simulation Time                           
#     sim: wall time                               1.10 s
#     sim: cpu time                                0.68 s
# Coverage Save Time                        
#    save: wall time                               1.10 s
#    save: cpu time                                0.20 s
# Total Time                                
#   total: wall time                               6.09 s
#   total: cpu time                                3.34 s
# HDL Simulation time                              4360 ns
# 
# End time: 06:04:31 on Dec 06,2023, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
make[1]: Leaving directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
