(S (NP (JJ Neural) (NN network) (NN hardware)) (VP (VBZ is) (VP (VBN considered) (NP (NP (DT an) (JJ essential) (NN part)) (PP (IN of) (NP (JJ future) (NN edge) (NNS devices)))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (NP (NML (JJ binary) (HYPH -) (NN weight)) (NN spiking) (JJ neural) (NN network) (PRN (-LRB- -LRB-) (NP (NNP BW) (HYPH -) (NNP SNN)) (-RRB- -RRB-))) (NN hardware) (NN architecture)) (PP (IN for) (NP (NML (JJ low) (HYPH -) (NN power)) (NML (JJ real) (HYPH -) (NN time)) (NN object) (NN classification)))) (PP (IN on) (NP (NN edge) (NNS platforms)))) (. .))
(UCP (NP (NP (NP (DT This) (NN design) (NNS stores)) (NP (DT a) (JJ full) (JJ neural) (NN network))) (PP (IN on) (HYPH -) (NP (NN chip)))) (, ,) (CC and) (SINV (ADVP (RB hence)) (VP (VBZ requires)) (NP (DT no) (NML (RB off) (HYPH -) (NN chip)) (NN bandwidth))) (. .))
(S (NP (DT The) (VBN proposed) (JJ systolic) (NN array)) (VP (VBZ maximizes) (S (NP (NNS data)) (VP (VB reuse) (PP (IN for) (NP (DT a) (JJ typical) (JJ convolutional) (NN layer)))))) (. .))
(S (NP (DT A) (ADJP (NP (CD 5) (HYPH -) (NN layer)) (JJ convolutional)) (NML (NNP BW) (HYPH -) (NNP SNN)) (NN hardware)) (VP (VBZ is) (VP (VBN implemented) (PP (IN in) (NP (JJ 90nm) (NN CMOS))))) (. .))
(S (NP (DT This)) (VP (VBZ is) (ADVP (RB also)) (NP (NP (DT a) (JJ pioneering) (NNP SNN) (NN hardware) (NN architecture)) (SBAR (WHNP (WDT that)) (S (VP (VBZ supports) (NP (JJ advanced) (NNP CNN) (NNS architectures))))))) (. .))
