{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1641704889753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1641704889754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 09 13:08:09 2022 " "Processing started: Sun Jan 09 13:08:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1641704889754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1641704889754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off watch -c watch " "Command: quartus_map --read_settings_files=on --write_settings_files=off watch -c watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1641704889754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1641704890080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "watch.v(21) " "Verilog HDL information at watch.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1641704890125 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "watch.v(40) " "Verilog HDL information at watch.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1641704890125 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "watch.v(73) " "Verilog HDL information at watch.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1641704890125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/watch/rtl/watch.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/watch/rtl/watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641704890127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641704890127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "watch " "Elaborating entity \"watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1641704890162 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt watch.v(40) " "Verilog HDL Always Construct warning at watch.v(40): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1641704890165 "|watch"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch.v(99) " "Verilog HDL Case Statement warning at watch.v(99): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 99 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1641704890166 "|watch"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "watch.v(99) " "Verilog HDL Case Statement warning at watch.v(99): incomplete case statement has no default case item" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 99 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1641704890167 "|watch"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch.v(114) " "Verilog HDL Case Statement warning at watch.v(114): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 114 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1641704890167 "|watch"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "watch.v(114) " "Verilog HDL Case Statement warning at watch.v(114): incomplete case statement has no default case item" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 114 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1641704890167 "|watch"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch.v(125) " "Verilog HDL Case Statement warning at watch.v(125): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 125 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1641704890167 "|watch"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "watch.v(125) " "Verilog HDL Case Statement warning at watch.v(125): incomplete case statement has no default case item" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 125 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1641704890167 "|watch"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch.v(140) " "Verilog HDL Case Statement warning at watch.v(140): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 140 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1641704890167 "|watch"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "watch.v(140) " "Verilog HDL Case Statement warning at watch.v(140): incomplete case statement has no default case item" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 140 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1641704890167 "|watch"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "watch.v(96) " "Verilog HDL Case Statement warning at watch.v(96): incomplete case statement has no default case item" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1641704890168 "|watch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "watch.v(96) " "Verilog HDL Case Statement information at watch.v(96): all case item expressions in this case statement are onehot" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1641704890168 "|watch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_bit watch.v(96) " "Verilog HDL Always Construct warning at watch.v(96): inferring latch(es) for variable \"led_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1641704890168 "|watch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_out watch.v(96) " "Verilog HDL Always Construct warning at watch.v(96): inferring latch(es) for variable \"led_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1641704890168 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[0\] watch.v(96) " "Inferred latch for \"led_out\[0\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890171 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[1\] watch.v(96) " "Inferred latch for \"led_out\[1\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890171 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[2\] watch.v(96) " "Inferred latch for \"led_out\[2\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890171 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[3\] watch.v(96) " "Inferred latch for \"led_out\[3\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890172 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[4\] watch.v(96) " "Inferred latch for \"led_out\[4\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890172 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[5\] watch.v(96) " "Inferred latch for \"led_out\[5\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890172 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[6\] watch.v(96) " "Inferred latch for \"led_out\[6\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890172 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[7\] watch.v(96) " "Inferred latch for \"led_out\[7\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890172 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_bit\[0\] watch.v(96) " "Inferred latch for \"led_bit\[0\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890172 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_bit\[1\] watch.v(96) " "Inferred latch for \"led_bit\[1\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890172 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_bit\[2\] watch.v(96) " "Inferred latch for \"led_bit\[2\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890172 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_bit\[3\] watch.v(96) " "Inferred latch for \"led_bit\[3\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890172 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] watch.v(52) " "Inferred latch for \"cnt\[0\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890175 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] watch.v(52) " "Inferred latch for \"cnt\[1\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890175 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] watch.v(52) " "Inferred latch for \"cnt\[2\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890175 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] watch.v(52) " "Inferred latch for \"cnt\[3\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890175 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[4\] watch.v(52) " "Inferred latch for \"cnt\[4\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890175 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[5\] watch.v(52) " "Inferred latch for \"cnt\[5\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890175 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[6\] watch.v(52) " "Inferred latch for \"cnt\[6\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890175 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[7\] watch.v(52) " "Inferred latch for \"cnt\[7\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890175 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[8\] watch.v(52) " "Inferred latch for \"cnt\[8\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890175 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[9\] watch.v(52) " "Inferred latch for \"cnt\[9\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890175 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[10\] watch.v(52) " "Inferred latch for \"cnt\[10\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890175 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[11\] watch.v(52) " "Inferred latch for \"cnt\[11\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[12\] watch.v(52) " "Inferred latch for \"cnt\[12\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[13\] watch.v(52) " "Inferred latch for \"cnt\[13\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[14\] watch.v(52) " "Inferred latch for \"cnt\[14\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[15\] watch.v(52) " "Inferred latch for \"cnt\[15\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[16\] watch.v(52) " "Inferred latch for \"cnt\[16\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[17\] watch.v(52) " "Inferred latch for \"cnt\[17\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[18\] watch.v(52) " "Inferred latch for \"cnt\[18\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[19\] watch.v(52) " "Inferred latch for \"cnt\[19\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[20\] watch.v(52) " "Inferred latch for \"cnt\[20\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[21\] watch.v(52) " "Inferred latch for \"cnt\[21\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[22\] watch.v(52) " "Inferred latch for \"cnt\[22\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[23\] watch.v(52) " "Inferred latch for \"cnt\[23\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[24\] watch.v(52) " "Inferred latch for \"cnt\[24\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[25\] watch.v(52) " "Inferred latch for \"cnt\[25\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[26\] watch.v(52) " "Inferred latch for \"cnt\[26\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[27\] watch.v(52) " "Inferred latch for \"cnt\[27\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[28\] watch.v(52) " "Inferred latch for \"cnt\[28\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[29\] watch.v(52) " "Inferred latch for \"cnt\[29\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890176 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[30\] watch.v(52) " "Inferred latch for \"cnt\[30\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890177 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[31\] watch.v(52) " "Inferred latch for \"cnt\[31\]\" at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890177 "|watch"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[31\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[31\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "watch.v(52) " "Constant driver at watch.v(52)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[30\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[30\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[29\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[29\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[28\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[28\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[27\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[27\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[26\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[26\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[25\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[25\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[24\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[24\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[23\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[23\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[22\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[22\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[21\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[21\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[20\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[20\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[19\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[19\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[18\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[18\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[17\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[17\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890179 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[16\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[16\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890180 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[15\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[15\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890180 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt\[14\] watch.v(30) " "Can't resolve multiple constant drivers for net \"cnt\[14\]\" at watch.v(30)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704890180 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1641704890181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/project/watch/prj/output_files/watch.map.smsg " "Generated suppressed messages file D:/FPGA/project/watch/prj/output_files/watch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1641704890213 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641704890242 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 09 13:08:10 2022 " "Processing ended: Sun Jan 09 13:08:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641704890242 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641704890242 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641704890242 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641704890242 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 12 s " "Quartus II Full Compilation was unsuccessful. 22 errors, 12 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641704890802 ""}
