<reference anchor="IEEE 1394.1995" target="https://ieeexplore.ieee.org/document/526693">
  <front>
    <title>IEEE Standard for a High Performance Serial Bus</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.1996.81049"/>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
    </author>
    <date year="2019" month="April" day="5"/>
    <keyword>Data buses</keyword>
    <keyword>firewire</keyword>
    <keyword>fire wire</keyword>
    <keyword>computers</keyword>
    <keyword>high speed</keyword>
    <keyword>serial bus</keyword>
    <keyword>interconnect</keyword>
    <keyword>parallel buses</keyword>
    <keyword>parallel bus</keyword>
    <abstract>A high-speed serial bus that interates well with most IEEE standard 32-bit and 64-bit parallel buses, as well as such nonbus interconnects as the IEEE Std 1596-1992, Scalable Coherent Interface, is specified. It is intended to provide a low-cost interconnect between cards on the same backplane, cards on other backplanes, and external peripherals. This standard follows the IEEE Std 1212-1991 Command and Status Register (CSR) architecture.</abstract>
  </front>
</reference>