module shift_reg (
    input wire [3:0] d_in,   
    input wire [3:0] s_cnt, 
    input wire sl,          
    input wire sr,           
    input wire ld,           
    input wire clk,          
    input wire rst,          
    output wire [3:0] q      
);
endmodule

