package RIHT;

simple Receiver {
    gates:
        inout ethg[1];
}
