<SPAN lang=EN-US style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-Regular-0-1000-19; mso-bidi-font-family: Minion-Regular-0-1000-19; mso-font-kerning: 0pt">A TLB miss exception always uses a dedicated entry point unless <FONT class=clozed>the CPU is already handling an exception</FONT></SPAN><FONT class=clozed><SPAN style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-Regular-0-1000-19; mso-bidi-font-family: Minion-Regular-0-1000-19; mso-font-kerning: 0pt">&#8212;<SPAN lang=EN-US>that is, unless<FONT class=clozed> </FONT></SPAN></SPAN><B><SPAN lang=EN-US style="FONT-SIZE: 14pt; FONT-FAMILY: Courier-Bold-8r-0-1000-55; mso-bidi-font-family: Courier-Bold-8r-0-1000-55; mso-font-kerning: 0pt"><FONT class=clozed>SR(EXL) </FONT></SPAN></B><SPAN lang=EN-US style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-Regular-0-1000-19; mso-bidi-font-family: Minion-Regular-0-1000-19; mso-font-kerning: 0pt">is set.</SPAN></FONT>