#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7facff4599c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7facff459360 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x7facff42dd50 .param/str "INSTRUCTION" 0 3 20, "XXX";
P_0x7facff42dd90 .param/str "RAM_INIT_FILE" 0 3 21, "\000";
P_0x7facff42ddd0 .param/str "TEST_ID" 0 3 19, "XXX_X";
P_0x7facff42de10 .param/l "TIMEOUT_CYCLES" 0 3 18, +C4<00000000000000000010011100010000>;
v0x7facff4a1bc0_0 .net *"_ivl_11", 7 0, L_0x7facff4a2970;  1 drivers
v0x7facff4a1c60_0 .net *"_ivl_16", 7 0, L_0x7facff4a2bc0;  1 drivers
v0x7facff4a1d00_0 .net *"_ivl_3", 7 0, L_0x7facff4a2810;  1 drivers
v0x7facff4a1d90_0 .net *"_ivl_7", 7 0, L_0x7facff4a28b0;  1 drivers
v0x7facff4a1e40_0 .net "active", 0 0, v0x7facff496810_0;  1 drivers
v0x7facff4a1f50_0 .net "address", 31 0, L_0x7facff4a42c0;  1 drivers
v0x7facff4a1fe0_0 .net "byteenable", 3 0, v0x7facff495f60_0;  1 drivers
v0x7facff4a2070_0 .var "clk", 0 0;
v0x7facff4a2100_0 .var/i "counter", 31 0;
v0x7facff4a2210_0 .net "read", 0 0, v0x7facff494770_0;  1 drivers
v0x7facff4a22a0_0 .net "readdata", 31 0, v0x7facff4a13a0_0;  1 drivers
v0x7facff4a2340_0 .net "readdata_to_CPU", 31 0, L_0x7facff4a2a10;  1 drivers
v0x7facff4a23f0_0 .net "register_v0", 31 0, L_0x7facff4a6870;  1 drivers
v0x7facff4a2490_0 .var "reset", 0 0;
v0x7facff4a2520_0 .net "waitrequest", 0 0, v0x7facff4a1780_0;  1 drivers
v0x7facff4a25f0_0 .net "write", 0 0, v0x7facff494800_0;  1 drivers
v0x7facff4a2680_0 .net "writedata", 31 0, v0x7facff4962c0_0;  1 drivers
E_0x7facff4819a0 .event negedge, v0x7facff493040_0;
L_0x7facff4a2810 .part v0x7facff4a13a0_0, 24, 8;
L_0x7facff4a28b0 .part v0x7facff4a13a0_0, 16, 8;
L_0x7facff4a2970 .part v0x7facff4a13a0_0, 8, 8;
L_0x7facff4a2a10 .concat8 [ 8 8 8 8], L_0x7facff4a2810, L_0x7facff4a28b0, L_0x7facff4a2970, L_0x7facff4a2bc0;
L_0x7facff4a2bc0 .part v0x7facff4a13a0_0, 0, 8;
S_0x7facff4586f0 .scope module, "datapath" "mips_cpu_bus" 3 116, 4 2 0, S_0x7facff459360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
L_0x7facff4a3200 .functor OR 1, L_0x7facff4a2e20, L_0x7facff4a30c0, C4<0>, C4<0>;
L_0x7facff4a3680 .functor AND 1, v0x7facff494af0_0, L_0x7facff4a7670, C4<1>, C4<1>;
L_0x7facff4a3770 .functor OR 1, v0x7facff4946e0_0, L_0x7facff4a3680, C4<0>, C4<0>;
v0x7facff499ad0_0 .net "ALUAmux2to1", 31 0, L_0x7facff4a59d0;  1 drivers
v0x7facff499b60_0 .net "ALUB", 31 0, v0x7facff491660_0;  1 drivers
v0x7facff499c30_0 .var "ALUOut", 31 0;
v0x7facff499cc0_0 .net "ALUSrcA", 0 0, v0x7facff494360_0;  1 drivers
v0x7facff499d70_0 .net "ALUSrcB", 1 0, v0x7facff4943f0_0;  1 drivers
v0x7facff499e80_0 .net "ALU_MULTorDIV_result", 63 0, v0x7facff48f8a0_0;  1 drivers
v0x7facff499f50_0 .net "ALU_result", 31 0, v0x7facff48f940_0;  1 drivers
v0x7facff49a020_0 .net "ALUctl", 3 0, v0x7facff494490_0;  1 drivers
v0x7facff49a0f0_0 .net "Decodemux2to1", 31 0, L_0x7facff4a3af0;  1 drivers
v0x7facff49a200_0 .net "HI", 31 0, v0x7facff492000_0;  1 drivers
v0x7facff49a290_0 .net "HI_LO_ALUOut", 1 0, L_0x7facff4a8320;  1 drivers
v0x7facff49a320_0 .net "HI_LO_ALUOut_to_Reg_mux", 31 0, L_0x7facff4a5580;  1 drivers
v0x7facff49a3b0_0 .net "IRWrite", 0 0, v0x7facff494560_0;  1 drivers
v0x7facff49a480_0 .net "IorD", 0 0, v0x7facff494610_0;  1 drivers
v0x7facff49a550_0 .net "JUMP", 0 0, v0x7facff4946e0_0;  1 drivers
v0x7facff49a5e0_0 .net "LO", 31 0, v0x7facff492160_0;  1 drivers
v0x7facff49a670_0 .net "MemtoReg", 0 0, v0x7facff4948a0_0;  1 drivers
v0x7facff49a800_0 .net "PC", 31 0, v0x7facff496b10_0;  1 drivers
v0x7facff49a890_0 .net "PCSource", 1 0, v0x7facff4949b0_0;  1 drivers
v0x7facff49a920_0 .net "PCWrite", 0 0, v0x7facff494a50_0;  1 drivers
v0x7facff49a9b0_0 .net "PCWriteCond", 0 0, v0x7facff494af0_0;  1 drivers
v0x7facff49aa40_0 .net "PC_RETURN_ADDR_ALOUT_MUX", 31 0, L_0x7facff4a8740;  1 drivers
v0x7facff49aad0_0 .net "RegDst", 0 0, v0x7facff494c30_0;  1 drivers
v0x7facff49ab60_0 .net "RegWrite", 0 0, v0x7facff494cd0_0;  1 drivers
v0x7facff49ac30_0 .net "RegWritemux2to1", 31 0, L_0x7facff4a5930;  1 drivers
v0x7facff49acc0_0 .net "Regmux2to1", 4 0, L_0x7facff4a4a80;  1 drivers
v0x7facff49ad70_0 .net "ReturnToReg", 0 0, v0x7facff494b90_0;  1 drivers
v0x7facff49ae20_0 .net *"_ivl_0", 31 0, L_0x7facff4a2cd0;  1 drivers
v0x7facff49aeb0_0 .net *"_ivl_100", 31 0, L_0x7facff4a5800;  1 drivers
L_0x7facff573560 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49af50_0 .net *"_ivl_103", 30 0, L_0x7facff573560;  1 drivers
L_0x7facff5735a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49b000_0 .net/2u *"_ivl_104", 31 0, L_0x7facff5735a8;  1 drivers
v0x7facff49b0b0_0 .net *"_ivl_106", 0 0, L_0x7facff4a5b50;  1 drivers
L_0x7facff573098 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49b150_0 .net *"_ivl_11", 30 0, L_0x7facff573098;  1 drivers
L_0x7facff5730e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7facff49a720_0 .net/2u *"_ivl_12", 31 0, L_0x7facff5730e0;  1 drivers
v0x7facff49b3e0_0 .net *"_ivl_120", 31 0, L_0x7facff4a60a0;  1 drivers
L_0x7facff573c68 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49b470_0 .net *"_ivl_123", 30 0, L_0x7facff573c68;  1 drivers
L_0x7facff573cb0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7facff49b510_0 .net/2u *"_ivl_124", 31 0, L_0x7facff573cb0;  1 drivers
v0x7facff49b5c0_0 .net *"_ivl_126", 0 0, L_0x7facff4a87e0;  1 drivers
L_0x7facff573cf8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7facff49b660_0 .net/2u *"_ivl_128", 31 0, L_0x7facff573cf8;  1 drivers
v0x7facff49b710_0 .net *"_ivl_130", 31 0, L_0x7facff4a86a0;  1 drivers
v0x7facff49b7c0_0 .net *"_ivl_14", 0 0, L_0x7facff4a30c0;  1 drivers
v0x7facff49b860_0 .net *"_ivl_17", 0 0, L_0x7facff4a3200;  1 drivers
L_0x7facff573128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7facff49b900_0 .net/2u *"_ivl_18", 0 0, L_0x7facff573128;  1 drivers
v0x7facff49b9b0_0 .net *"_ivl_26", 0 0, L_0x7facff4a3680;  1 drivers
L_0x7facff573008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49ba60_0 .net *"_ivl_3", 30 0, L_0x7facff573008;  1 drivers
L_0x7facff573170 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7facff49bb10_0 .net/2u *"_ivl_32", 2 0, L_0x7facff573170;  1 drivers
v0x7facff49bbc0_0 .net *"_ivl_34", 0 0, L_0x7facff4a39c0;  1 drivers
L_0x7facff573050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7facff49bc60_0 .net/2u *"_ivl_4", 31 0, L_0x7facff573050;  1 drivers
v0x7facff49bd10_0 .net *"_ivl_46", 31 0, L_0x7facff4a4570;  1 drivers
L_0x7facff573290 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49bdc0_0 .net *"_ivl_49", 30 0, L_0x7facff573290;  1 drivers
L_0x7facff5732d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49be70_0 .net/2u *"_ivl_50", 31 0, L_0x7facff5732d8;  1 drivers
v0x7facff49bf20_0 .net *"_ivl_52", 0 0, L_0x7facff4a46d0;  1 drivers
v0x7facff49bfc0_0 .net *"_ivl_55", 4 0, L_0x7facff4a47b0;  1 drivers
v0x7facff49c070_0 .net *"_ivl_57", 4 0, L_0x7facff4a48e0;  1 drivers
v0x7facff49c120_0 .net *"_ivl_6", 0 0, L_0x7facff4a2e20;  1 drivers
v0x7facff49c1c0_0 .net *"_ivl_60", 31 0, L_0x7facff4a4bc0;  1 drivers
L_0x7facff573320 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49c270_0 .net *"_ivl_63", 29 0, L_0x7facff573320;  1 drivers
L_0x7facff573368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49c320_0 .net/2u *"_ivl_64", 31 0, L_0x7facff573368;  1 drivers
v0x7facff49c3d0_0 .net *"_ivl_66", 0 0, L_0x7facff4a4c60;  1 drivers
v0x7facff49c470_0 .net *"_ivl_68", 31 0, L_0x7facff4a4b20;  1 drivers
L_0x7facff5733b0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49c520_0 .net *"_ivl_71", 29 0, L_0x7facff5733b0;  1 drivers
L_0x7facff5733f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7facff49c5d0_0 .net/2u *"_ivl_72", 31 0, L_0x7facff5733f8;  1 drivers
v0x7facff49c680_0 .net *"_ivl_74", 0 0, L_0x7facff4a4e70;  1 drivers
v0x7facff49c720_0 .net *"_ivl_76", 31 0, L_0x7facff4a5050;  1 drivers
L_0x7facff573440 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49c7d0_0 .net *"_ivl_79", 29 0, L_0x7facff573440;  1 drivers
v0x7facff49b200_0 .net *"_ivl_8", 31 0, L_0x7facff4a2f40;  1 drivers
L_0x7facff573488 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7facff49b2b0_0 .net/2u *"_ivl_80", 31 0, L_0x7facff573488;  1 drivers
v0x7facff49c860_0 .net *"_ivl_82", 0 0, L_0x7facff4a51f0;  1 drivers
v0x7facff49c8f0_0 .net *"_ivl_84", 31 0, L_0x7facff4a5360;  1 drivers
v0x7facff49c980_0 .net *"_ivl_86", 31 0, L_0x7facff4a5400;  1 drivers
v0x7facff49ca10_0 .net *"_ivl_90", 31 0, L_0x7facff4a56e0;  1 drivers
L_0x7facff5734d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49caa0_0 .net *"_ivl_93", 30 0, L_0x7facff5734d0;  1 drivers
L_0x7facff573518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49cb40_0 .net/2u *"_ivl_94", 31 0, L_0x7facff573518;  1 drivers
v0x7facff49cbf0_0 .net *"_ivl_96", 0 0, L_0x7facff4a54a0;  1 drivers
v0x7facff49cc90_0 .net "active", 0 0, v0x7facff496810_0;  alias, 1 drivers
v0x7facff49cd40_0 .net "address", 31 0, L_0x7facff4a42c0;  alias, 1 drivers
v0x7facff49cdf0_0 .net "branch_equal", 0 0, v0x7facff494d70_0;  1 drivers
v0x7facff49cec0_0 .net "byteenable", 3 0, v0x7facff495f60_0;  alias, 1 drivers
v0x7facff49cf50_0 .net "clk", 0 0, v0x7facff4a2070_0;  1 drivers
v0x7facff49cfe0_0 .net "fixed_shift", 0 0, v0x7facff494e20_0;  1 drivers
v0x7facff49d0b0_0 .net "full_instr", 31 0, L_0x7facff4a3860;  1 drivers
v0x7facff49d150_0 .net "instr10_6", 4 0, L_0x7facff4a3520;  1 drivers
v0x7facff49d1f0_0 .net "instr15_0", 15 0, v0x7facff493950_0;  1 drivers
v0x7facff49d2c0_0 .net "instr15_11", 4 0, L_0x7facff4a3480;  1 drivers
v0x7facff49d370_0 .net "instr20_16", 4 0, v0x7facff493a20_0;  1 drivers
v0x7facff49d410_0 .net "instr25_21", 4 0, v0x7facff493ab0_0;  1 drivers
v0x7facff49d4c0_0 .net "instr31_26", 5 0, v0x7facff493b80_0;  1 drivers
v0x7facff49d570_0 .net "pc_in", 31 0, v0x7facff497710_0;  1 drivers
v0x7facff49d640_0 .net "read", 0 0, v0x7facff494770_0;  alias, 1 drivers
v0x7facff49d6d0_0 .net "readR1", 4 0, L_0x7facff4a5c70;  1 drivers
v0x7facff49d780_0 .net "readR2", 4 0, L_0x7facff4a5fc0;  1 drivers
v0x7facff49d830_0 .net "readdata", 31 0, v0x7facff4a13a0_0;  alias, 1 drivers
v0x7facff49d8e0_0 .net "readdata1", 31 0, L_0x7facff4a64d0;  1 drivers
v0x7facff49d990_0 .net "readdata2", 31 0, L_0x7facff4a67c0;  1 drivers
v0x7facff49da60_0 .net "readdata_to_CPU", 31 0, v0x7facff496170_0;  1 drivers
v0x7facff49db40_0 .var "regA", 31 0;
v0x7facff49dbd0_0 .var "regB", 31 0;
v0x7facff49dc80_0 .net "register_v0", 31 0, L_0x7facff4a6870;  alias, 1 drivers
v0x7facff49dd30_0 .net "reset", 0 0, v0x7facff4a2490_0;  1 drivers
v0x7facff49ddc0_0 .net "stall", 0 0, L_0x7facff4a3330;  1 drivers
v0x7facff49de90_0 .net "state", 2 0, v0x7facff4999c0_0;  1 drivers
v0x7facff49df20_0 .net "unsign", 0 0, v0x7facff4951f0_0;  1 drivers
v0x7facff49dff0_0 .net "waitrequest", 0 0, v0x7facff4a1780_0;  alias, 1 drivers
v0x7facff49e080_0 .net "write", 0 0, v0x7facff494800_0;  alias, 1 drivers
v0x7facff49e110_0 .net "writedata", 31 0, v0x7facff4962c0_0;  alias, 1 drivers
v0x7facff49e1a0_0 .net "zero", 0 0, L_0x7facff4a7670;  1 drivers
E_0x7facff482280/0 .event edge, v0x7facff490b00_0, v0x7facff490bb0_0, v0x7facff48f8a0_0, v0x7facff497320_0;
E_0x7facff482280/1 .event edge, v0x7facff493440_0, v0x7facff493c30_0, v0x7facff4960c0_0, v0x7facff495eb0_0;
E_0x7facff482280/2 .event edge, v0x7facff495f60_0, v0x7facff4993b0_0, v0x7facff499300_0, v0x7facff4920a0_0;
E_0x7facff482280/3 .event edge, v0x7facff494cd0_0;
E_0x7facff482280 .event/or E_0x7facff482280/0, E_0x7facff482280/1, E_0x7facff482280/2, E_0x7facff482280/3;
L_0x7facff4a2cd0 .concat [ 1 31 0 0], v0x7facff494770_0, L_0x7facff573008;
L_0x7facff4a2e20 .cmp/eq 32, L_0x7facff4a2cd0, L_0x7facff573050;
L_0x7facff4a2f40 .concat [ 1 31 0 0], v0x7facff494800_0, L_0x7facff573098;
L_0x7facff4a30c0 .cmp/eq 32, L_0x7facff4a2f40, L_0x7facff5730e0;
L_0x7facff4a3330 .functor MUXZ 1, L_0x7facff573128, v0x7facff4a1780_0, L_0x7facff4a3200, C4<>;
L_0x7facff4a3480 .part v0x7facff496170_0, 11, 5;
L_0x7facff4a3520 .part v0x7facff496170_0, 6, 5;
L_0x7facff4a3860 .concat [ 16 5 5 6], v0x7facff493950_0, v0x7facff493a20_0, v0x7facff493ab0_0, v0x7facff493b80_0;
L_0x7facff4a39c0 .cmp/eq 3, v0x7facff4999c0_0, L_0x7facff573170;
L_0x7facff4a3af0 .functor MUXZ 32, L_0x7facff4a3860, v0x7facff496170_0, L_0x7facff4a39c0, C4<>;
L_0x7facff4a3c10 .part L_0x7facff4a3af0, 26, 6;
L_0x7facff4a3d10 .part L_0x7facff4a3af0, 0, 6;
L_0x7facff4a3e30 .part L_0x7facff4a3af0, 16, 5;
L_0x7facff4a44d0 .part L_0x7facff4a3af0, 26, 6;
L_0x7facff4a4570 .concat [ 1 31 0 0], v0x7facff494c30_0, L_0x7facff573290;
L_0x7facff4a46d0 .cmp/eq 32, L_0x7facff4a4570, L_0x7facff5732d8;
L_0x7facff4a47b0 .part L_0x7facff4a3af0, 16, 5;
L_0x7facff4a48e0 .part L_0x7facff4a3af0, 11, 5;
L_0x7facff4a4a80 .functor MUXZ 5, L_0x7facff4a48e0, L_0x7facff4a47b0, L_0x7facff4a46d0, C4<>;
L_0x7facff4a4bc0 .concat [ 2 30 0 0], L_0x7facff4a8320, L_0x7facff573320;
L_0x7facff4a4c60 .cmp/eq 32, L_0x7facff4a4bc0, L_0x7facff573368;
L_0x7facff4a4b20 .concat [ 2 30 0 0], L_0x7facff4a8320, L_0x7facff5733b0;
L_0x7facff4a4e70 .cmp/eq 32, L_0x7facff4a4b20, L_0x7facff5733f8;
L_0x7facff4a5050 .concat [ 2 30 0 0], L_0x7facff4a8320, L_0x7facff573440;
L_0x7facff4a51f0 .cmp/eq 32, L_0x7facff4a5050, L_0x7facff573488;
L_0x7facff4a5360 .functor MUXZ 32, L_0x7facff4a5580, v0x7facff492160_0, L_0x7facff4a51f0, C4<>;
L_0x7facff4a5400 .functor MUXZ 32, L_0x7facff4a5360, v0x7facff492000_0, L_0x7facff4a4e70, C4<>;
L_0x7facff4a5580 .functor MUXZ 32, L_0x7facff4a5400, v0x7facff499c30_0, L_0x7facff4a4c60, C4<>;
L_0x7facff4a56e0 .concat [ 1 31 0 0], v0x7facff4948a0_0, L_0x7facff5734d0;
L_0x7facff4a54a0 .cmp/eq 32, L_0x7facff4a56e0, L_0x7facff573518;
L_0x7facff4a5930 .functor MUXZ 32, v0x7facff496170_0, L_0x7facff4a8740, L_0x7facff4a54a0, C4<>;
L_0x7facff4a5800 .concat [ 1 31 0 0], v0x7facff494360_0, L_0x7facff573560;
L_0x7facff4a5b50 .cmp/eq 32, L_0x7facff4a5800, L_0x7facff5735a8;
L_0x7facff4a59d0 .functor MUXZ 32, v0x7facff49db40_0, v0x7facff496b10_0, L_0x7facff4a5b50, C4<>;
L_0x7facff4a5e00 .part L_0x7facff4a3af0, 26, 6;
L_0x7facff4a5c70 .part L_0x7facff4a3af0, 21, 5;
L_0x7facff4a5fc0 .part L_0x7facff4a3af0, 16, 5;
L_0x7facff4a8460 .part L_0x7facff4a3af0, 26, 6;
L_0x7facff4a8580 .part L_0x7facff4a3af0, 0, 6;
L_0x7facff4a60a0 .concat [ 1 31 0 0], v0x7facff494b90_0, L_0x7facff573c68;
L_0x7facff4a87e0 .cmp/eq 32, L_0x7facff4a60a0, L_0x7facff573cb0;
L_0x7facff4a86a0 .arith/sum 32, v0x7facff496b10_0, L_0x7facff573cf8;
L_0x7facff4a8740 .functor MUXZ 32, L_0x7facff4a5580, L_0x7facff4a86a0, L_0x7facff4a87e0, C4<>;
L_0x7facff4a8aa0 .part L_0x7facff4a3af0, 21, 5;
L_0x7facff4a4980 .part L_0x7facff4a3af0, 16, 5;
L_0x7facff4a8880 .part L_0x7facff4a3af0, 0, 16;
S_0x7facff469220 .scope module, "ALU" "alu" 4 160, 5 1 0, S_0x7facff4586f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /INPUT 1 "fixed_shift";
    .port_info 5 /INPUT 1 "branch_equal";
    .port_info 6 /INPUT 5 "instr10_6";
    .port_info 7 /OUTPUT 32 "ALU_result";
    .port_info 8 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 9 /OUTPUT 1 "zero";
enum0x7fad00817810 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL_ZERO" 4'b0011,
   "SET_ON_GREATER_THAN_ZERO" 4'b0100,
   "SET_LESS_OR_EQUAL_ZERO" 4'b0101,
   "SET_ON_LESS_THAN_ZERO" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101,
   "SET_ON_LESS_THAN" 4'b1110
 ;
v0x7facff4822f0_0 .net "ALUOperation", 3 0, v0x7facff494490_0;  alias, 1 drivers
v0x7facff48f8a0_0 .var "ALU_MULTorDIV_result", 63 0;
v0x7facff48f940_0 .var "ALU_result", 31 0;
v0x7facff48f9f0_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x7facff48faa0_0 .var "ALU_temp_result", 32 0;
v0x7facff48fb90_0 .net "A_unsign", 32 0, L_0x7facff4a6ac0;  1 drivers
v0x7facff48fc40_0 .net "B_unsign", 32 0, L_0x7facff4a6dc0;  1 drivers
L_0x7facff5736c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff48fcf0_0 .net/2u *"_ivl_0", 31 0, L_0x7facff5736c8;  1 drivers
L_0x7facff573758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff48fda0_0 .net/2u *"_ivl_10", 31 0, L_0x7facff573758;  1 drivers
v0x7facff48feb0_0 .net *"_ivl_12", 31 0, L_0x7facff4a6be0;  1 drivers
v0x7facff48ff60_0 .net *"_ivl_14", 31 0, L_0x7facff4a6ce0;  1 drivers
L_0x7facff5737a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7facff490010_0 .net *"_ivl_19", 0 0, L_0x7facff5737a0;  1 drivers
v0x7facff4900c0_0 .net *"_ivl_2", 31 0, L_0x7facff4a68e0;  1 drivers
L_0x7facff5737e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff490170_0 .net/2u *"_ivl_20", 31 0, L_0x7facff5737e8;  1 drivers
v0x7facff490220_0 .net *"_ivl_22", 0 0, L_0x7facff4a6ee0;  1 drivers
L_0x7facff573830 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7facff4902c0_0 .net/2s *"_ivl_24", 1 0, L_0x7facff573830;  1 drivers
v0x7facff490370_0 .net *"_ivl_26", 31 0, L_0x7facff4a7000;  1 drivers
L_0x7facff573878 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff490500_0 .net *"_ivl_29", 30 0, L_0x7facff573878;  1 drivers
L_0x7facff5738c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7facff490590_0 .net/2u *"_ivl_30", 31 0, L_0x7facff5738c0;  1 drivers
v0x7facff490640_0 .net *"_ivl_32", 0 0, L_0x7facff4a70e0;  1 drivers
L_0x7facff573908 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7facff4906e0_0 .net/2s *"_ivl_34", 1 0, L_0x7facff573908;  1 drivers
L_0x7facff573950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7facff490790_0 .net/2s *"_ivl_36", 1 0, L_0x7facff573950;  1 drivers
v0x7facff490840_0 .net *"_ivl_38", 1 0, L_0x7facff4a50f0;  1 drivers
v0x7facff4908f0_0 .net *"_ivl_4", 31 0, L_0x7facff4a69e0;  1 drivers
v0x7facff4909a0_0 .net *"_ivl_40", 1 0, L_0x7facff4a74f0;  1 drivers
L_0x7facff573710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7facff490a50_0 .net *"_ivl_9", 0 0, L_0x7facff573710;  1 drivers
v0x7facff490b00_0 .net/s "a", 31 0, L_0x7facff4a59d0;  alias, 1 drivers
v0x7facff490bb0_0 .net/s "b", 31 0, v0x7facff491660_0;  alias, 1 drivers
v0x7facff490c60_0 .net "branch_equal", 0 0, v0x7facff494d70_0;  alias, 1 drivers
v0x7facff490d00_0 .net "fixed_shift", 0 0, v0x7facff494e20_0;  alias, 1 drivers
v0x7facff490da0_0 .net "instr10_6", 4 0, L_0x7facff4a3520;  alias, 1 drivers
v0x7facff490e50_0 .var "quotient", 31 0;
v0x7facff490f00_0 .var "quotient_unsign", 32 0;
v0x7facff490420_0 .var "remainder", 31 0;
v0x7facff491190_0 .var "remainder_unsign", 32 0;
v0x7facff491220_0 .net "unsign", 0 0, v0x7facff4951f0_0;  alias, 1 drivers
v0x7facff4912b0_0 .net "zero", 0 0, L_0x7facff4a7670;  alias, 1 drivers
E_0x7facff482bc0/0 .event edge, v0x7facff491220_0, v0x7facff4822f0_0, v0x7facff48fb90_0, v0x7facff48fc40_0;
E_0x7facff482bc0/1 .event edge, v0x7facff48f9f0_0, v0x7facff490f00_0, v0x7facff491190_0, v0x7facff48faa0_0;
E_0x7facff482bc0/2 .event edge, v0x7facff490b00_0, v0x7facff490bb0_0, v0x7facff490e50_0, v0x7facff490420_0;
E_0x7facff482bc0/3 .event edge, v0x7facff490d00_0, v0x7facff490da0_0;
E_0x7facff482bc0 .event/or E_0x7facff482bc0/0, E_0x7facff482bc0/1, E_0x7facff482bc0/2, E_0x7facff482bc0/3;
L_0x7facff4a68e0 .arith/sum 32, L_0x7facff5736c8, L_0x7facff4a59d0;
L_0x7facff4a69e0 .concat [ 32 0 0 0], L_0x7facff4a68e0;
L_0x7facff4a6ac0 .concat [ 32 1 0 0], L_0x7facff4a69e0, L_0x7facff573710;
L_0x7facff4a6be0 .arith/sum 32, L_0x7facff573758, v0x7facff491660_0;
L_0x7facff4a6ce0 .concat [ 32 0 0 0], L_0x7facff4a6be0;
L_0x7facff4a6dc0 .concat [ 32 1 0 0], L_0x7facff4a6ce0, L_0x7facff5737a0;
L_0x7facff4a6ee0 .cmp/eq 32, v0x7facff48f940_0, L_0x7facff5737e8;
L_0x7facff4a7000 .concat [ 1 31 0 0], v0x7facff494d70_0, L_0x7facff573878;
L_0x7facff4a70e0 .cmp/eq 32, L_0x7facff4a7000, L_0x7facff5738c0;
L_0x7facff4a50f0 .functor MUXZ 2, L_0x7facff573950, L_0x7facff573908, L_0x7facff4a70e0, C4<>;
L_0x7facff4a74f0 .functor MUXZ 2, L_0x7facff4a50f0, L_0x7facff573830, L_0x7facff4a6ee0, C4<>;
L_0x7facff4a7670 .part L_0x7facff4a74f0, 0, 1;
S_0x7facff491440 .scope module, "ALUmux4to1" "ALUmux4to1" 4 124, 6 1 0, S_0x7facff4586f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x7fad008153f0 .enum4 (6)
   "LUI" 6'b001111,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x7facff491660_0 .var "ALUB", 31 0;
v0x7facff491730_0 .net "ALUSrcB", 1 0, v0x7facff4943f0_0;  alias, 1 drivers
v0x7facff4917d0_0 .net "immediate", 15 0, v0x7facff493950_0;  alias, 1 drivers
v0x7facff491890_0 .net "opcode", 5 0, L_0x7facff4a5e00;  1 drivers
v0x7facff491940_0 .net "register_b", 31 0, L_0x7facff4a67c0;  alias, 1 drivers
v0x7facff491a30_0 .var "shift_2", 31 0;
v0x7facff491ae0_0 .var "sign_extended", 31 0;
E_0x7facff48fe70/0 .event edge, v0x7facff491890_0, v0x7facff4917d0_0, v0x7facff491ae0_0, v0x7facff491730_0;
E_0x7facff48fe70/1 .event edge, v0x7facff491940_0, v0x7facff491a30_0;
E_0x7facff48fe70 .event/or E_0x7facff48fe70/0, E_0x7facff48fe70/1;
S_0x7facff491c10 .scope module, "HI_LO_ControlInst" "HI_LO_Control" 4 185, 7 1 0, S_0x7facff4586f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 2 "HI_LO_ALUOut";
    .port_info 8 /OUTPUT 32 "HI";
    .port_info 9 /OUTPUT 32 "LO";
enum0x7fad00819040 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fad00819900 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x7facff491f40_0 .net "ALU_MULTorDIV_result", 63 0, v0x7facff48f8a0_0;  alias, 1 drivers
v0x7facff492000_0 .var "HI", 31 0;
v0x7facff4920a0_0 .net "HI_LO_ALUOut", 1 0, L_0x7facff4a8320;  alias, 1 drivers
v0x7facff492160_0 .var "LO", 31 0;
v0x7facff492210_0 .net *"_ivl_0", 31 0, L_0x7facff4a7710;  1 drivers
v0x7facff492300_0 .net *"_ivl_10", 31 0, L_0x7facff4a7a30;  1 drivers
L_0x7facff573a28 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff4923b0_0 .net *"_ivl_13", 25 0, L_0x7facff573a28;  1 drivers
L_0x7facff573a70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff492460_0 .net/2u *"_ivl_14", 31 0, L_0x7facff573a70;  1 drivers
v0x7facff492510_0 .net *"_ivl_16", 0 0, L_0x7facff4a7b30;  1 drivers
L_0x7facff573ab8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7facff492620_0 .net/2u *"_ivl_18", 5 0, L_0x7facff573ab8;  1 drivers
v0x7facff4926c0_0 .net *"_ivl_20", 0 0, L_0x7facff4a7c70;  1 drivers
L_0x7facff573b00 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7facff492760_0 .net/2s *"_ivl_22", 2 0, L_0x7facff573b00;  1 drivers
L_0x7facff573b48 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x7facff492810_0 .net/2u *"_ivl_24", 5 0, L_0x7facff573b48;  1 drivers
v0x7facff4928c0_0 .net *"_ivl_26", 0 0, L_0x7facff4a7d90;  1 drivers
L_0x7facff573b90 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7facff492960_0 .net/2s *"_ivl_28", 2 0, L_0x7facff573b90;  1 drivers
L_0x7facff573998 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff492a10_0 .net *"_ivl_3", 25 0, L_0x7facff573998;  1 drivers
L_0x7facff573bd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7facff492ac0_0 .net/2s *"_ivl_30", 2 0, L_0x7facff573bd8;  1 drivers
v0x7facff492c50_0 .net *"_ivl_32", 2 0, L_0x7facff4a7ed0;  1 drivers
v0x7facff492ce0_0 .net *"_ivl_34", 2 0, L_0x7facff4a8050;  1 drivers
L_0x7facff573c20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7facff492d90_0 .net/2s *"_ivl_36", 2 0, L_0x7facff573c20;  1 drivers
v0x7facff492e40_0 .net *"_ivl_38", 2 0, L_0x7facff4a81c0;  1 drivers
L_0x7facff5739e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff492ef0_0 .net/2u *"_ivl_4", 31 0, L_0x7facff5739e0;  1 drivers
v0x7facff492fa0_0 .net *"_ivl_6", 0 0, L_0x7facff4a77f0;  1 drivers
v0x7facff493040_0 .net "clk", 0 0, v0x7facff4a2070_0;  alias, 1 drivers
v0x7facff4930e0_0 .net "final_code", 5 0, L_0x7facff4a7910;  1 drivers
v0x7facff493190_0 .net "func_code", 5 0, L_0x7facff4a8580;  1 drivers
v0x7facff493240_0 .net "opcode", 5 0, L_0x7facff4a8460;  1 drivers
v0x7facff4932f0_0 .net "regA", 31 0, v0x7facff49db40_0;  1 drivers
v0x7facff4933a0_0 .net "reset", 0 0, v0x7facff4a2490_0;  alias, 1 drivers
v0x7facff493440_0 .net "state", 2 0, v0x7facff4999c0_0;  alias, 1 drivers
E_0x7facff48fe40 .event posedge, v0x7facff493040_0;
L_0x7facff4a7710 .concat [ 6 26 0 0], L_0x7facff4a8460, L_0x7facff573998;
L_0x7facff4a77f0 .cmp/eq 32, L_0x7facff4a7710, L_0x7facff5739e0;
L_0x7facff4a7910 .functor MUXZ 6, L_0x7facff4a8460, L_0x7facff4a8580, L_0x7facff4a77f0, C4<>;
L_0x7facff4a7a30 .concat [ 6 26 0 0], L_0x7facff4a8460, L_0x7facff573a28;
L_0x7facff4a7b30 .cmp/eq 32, L_0x7facff4a7a30, L_0x7facff573a70;
L_0x7facff4a7c70 .cmp/eq 6, L_0x7facff4a8580, L_0x7facff573ab8;
L_0x7facff4a7d90 .cmp/eq 6, L_0x7facff4a8580, L_0x7facff573b48;
L_0x7facff4a7ed0 .functor MUXZ 3, L_0x7facff573bd8, L_0x7facff573b90, L_0x7facff4a7d90, C4<>;
L_0x7facff4a8050 .functor MUXZ 3, L_0x7facff4a7ed0, L_0x7facff573b00, L_0x7facff4a7c70, C4<>;
L_0x7facff4a81c0 .functor MUXZ 3, L_0x7facff573c20, L_0x7facff4a8050, L_0x7facff4a7b30, C4<>;
L_0x7facff4a8320 .part L_0x7facff4a81c0, 0, 2;
S_0x7facff4935e0 .scope module, "IR" "instruction_reg" 4 129, 8 1 0, S_0x7facff4586f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x7facff493810_0 .net "IRWrite", 0 0, v0x7facff494560_0;  alias, 1 drivers
v0x7facff4938a0_0 .net "clk", 0 0, v0x7facff4a2070_0;  alias, 1 drivers
v0x7facff493950_0 .var "instr15_0", 15 0;
v0x7facff493a20_0 .var "instr20_16", 4 0;
v0x7facff493ab0_0 .var "instr25_21", 4 0;
v0x7facff493b80_0 .var "instr31_26", 5 0;
v0x7facff493c30_0 .net "memdata", 31 0, v0x7facff496170_0;  alias, 1 drivers
v0x7facff493ce0_0 .net "reset", 0 0, v0x7facff4a2490_0;  alias, 1 drivers
S_0x7facff493e20 .scope module, "control" "control_signal_simplified" 4 99, 9 2 0, S_0x7facff4586f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 5 "rt_code";
    .port_info 3 /INPUT 3 "state";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "ALUSrcA";
    .port_info 8 /OUTPUT 2 "ALUSrcB";
    .port_info 9 /OUTPUT 4 "ALUctl";
    .port_info 10 /OUTPUT 2 "PCSource";
    .port_info 11 /OUTPUT 1 "PCWrite";
    .port_info 12 /OUTPUT 1 "PCWriteCond";
    .port_info 13 /OUTPUT 1 "IorD";
    .port_info 14 /OUTPUT 1 "MemRead";
    .port_info 15 /OUTPUT 1 "MemWrite";
    .port_info 16 /OUTPUT 1 "MemtoReg";
    .port_info 17 /OUTPUT 1 "IRWrite";
    .port_info 18 /OUTPUT 1 "unsign";
    .port_info 19 /OUTPUT 1 "fixed_shift";
    .port_info 20 /OUTPUT 1 "branch_equal";
    .port_info 21 /OUTPUT 1 "PC_RETURN_ADDR";
enum0x7facff6141a0 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JR" 6'b001000,
   "JALR" 6'b001001
 ;
enum0x7facff6166a0 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LUI" 6'b001111,
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "BEQ" 6'b000100,
   "BNE" 6'b000101,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111
 ;
enum0x7facff618b60 .enum4 (5)
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BLTZAL" 5'b10000,
   "BGEZAL" 5'b10001
 ;
enum0x7facff619390 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL_ZERO" 4'b0011,
   "SET_ON_GREATER_THAN_ZERO" 4'b0100,
   "SET_LESS_OR_EQUAL_ZERO" 4'b0101,
   "SET_ON_LESS_THAN_ZERO" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101,
   "SET_ON_LESS_THAN" 4'b1110
 ;
enum0x7fad00813420 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7facff494360_0 .var "ALUSrcA", 0 0;
v0x7facff4943f0_0 .var "ALUSrcB", 1 0;
v0x7facff494490_0 .var "ALUctl", 3 0;
v0x7facff494560_0 .var "IRWrite", 0 0;
v0x7facff494610_0 .var "IorD", 0 0;
v0x7facff4946e0_0 .var "JUMP", 0 0;
v0x7facff494770_0 .var "MemRead", 0 0;
v0x7facff494800_0 .var "MemWrite", 0 0;
v0x7facff4948a0_0 .var "MemtoReg", 0 0;
v0x7facff4949b0_0 .var "PCSource", 1 0;
v0x7facff494a50_0 .var "PCWrite", 0 0;
v0x7facff494af0_0 .var "PCWriteCond", 0 0;
v0x7facff494b90_0 .var "PC_RETURN_ADDR", 0 0;
v0x7facff494c30_0 .var "RegDst", 0 0;
v0x7facff494cd0_0 .var "RegWrite", 0 0;
v0x7facff494d70_0 .var "branch_equal", 0 0;
v0x7facff494e20_0 .var "fixed_shift", 0 0;
v0x7facff494fb0_0 .net "func_code", 5 0, L_0x7facff4a3d10;  1 drivers
v0x7facff495040_0 .net "opcode", 5 0, L_0x7facff4a3c10;  1 drivers
v0x7facff4950d0_0 .net "rt_code", 4 0, L_0x7facff4a3e30;  1 drivers
v0x7facff495160_0 .net "state", 2 0, v0x7facff4999c0_0;  alias, 1 drivers
v0x7facff4951f0_0 .var "unsign", 0 0;
E_0x7facff4942a0 .event edge, v0x7facff493440_0, v0x7facff495040_0, v0x7facff494fb0_0, v0x7facff4950d0_0;
S_0x7facff495460 .scope module, "data_selection_endian_conversion" "data_selection_endian_conversion" 4 110, 10 1 0, S_0x7facff4586f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IorD";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "ALUOut";
    .port_info 3 /INPUT 6 "opcode";
    .port_info 4 /INPUT 32 "writedata_non_processed";
    .port_info 5 /INPUT 32 "readdata_non_processed";
    .port_info 6 /OUTPUT 32 "writedata_processed";
    .port_info 7 /OUTPUT 32 "readdata_processed";
    .port_info 8 /OUTPUT 4 "byteenable";
    .port_info 9 /OUTPUT 32 "address";
enum0x7fad00813f90 .enum4 (6)
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011
 ;
v0x7facff4957e0_0 .net "ALUOut", 31 0, L_0x7facff4a5580;  alias, 1 drivers
v0x7facff4958a0_0 .net "IorD", 0 0, v0x7facff494610_0;  alias, 1 drivers
v0x7facff494000_0 .net "PC", 31 0, v0x7facff496b10_0;  alias, 1 drivers
v0x7facff495960_0 .net *"_ivl_0", 31 0, L_0x7facff4a3f40;  1 drivers
L_0x7facff573248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7facff495a00_0 .net/2u *"_ivl_10", 1 0, L_0x7facff573248;  1 drivers
v0x7facff495af0_0 .net *"_ivl_12", 31 0, L_0x7facff4a41e0;  1 drivers
L_0x7facff5731b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff495ba0_0 .net *"_ivl_3", 30 0, L_0x7facff5731b8;  1 drivers
L_0x7facff573200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff495c50_0 .net/2u *"_ivl_4", 31 0, L_0x7facff573200;  1 drivers
v0x7facff495d00_0 .net *"_ivl_6", 0 0, L_0x7facff4a3fe0;  1 drivers
v0x7facff495e10_0 .net *"_ivl_9", 29 0, L_0x7facff4a4080;  1 drivers
v0x7facff495eb0_0 .net "address", 31 0, L_0x7facff4a42c0;  alias, 1 drivers
v0x7facff495f60_0 .var "byteenable", 3 0;
v0x7facff496010_0 .net "opcode", 5 0, L_0x7facff4a44d0;  1 drivers
v0x7facff4960c0_0 .net "readdata_non_processed", 31 0, v0x7facff4a13a0_0;  alias, 1 drivers
v0x7facff496170_0 .var "readdata_processed", 31 0;
v0x7facff496230_0 .net "writedata_non_processed", 31 0, v0x7facff49dbd0_0;  1 drivers
v0x7facff4962c0_0 .var "writedata_processed", 31 0;
E_0x7facff495760/0 .event edge, v0x7facff494610_0, v0x7facff4960c0_0, v0x7facff496010_0, v0x7facff496230_0;
E_0x7facff495760/1 .event edge, v0x7facff4957e0_0;
E_0x7facff495760 .event/or E_0x7facff495760/0, E_0x7facff495760/1;
L_0x7facff4a3f40 .concat [ 1 31 0 0], v0x7facff494610_0, L_0x7facff5731b8;
L_0x7facff4a3fe0 .cmp/eq 32, L_0x7facff4a3f40, L_0x7facff573200;
L_0x7facff4a4080 .part L_0x7facff4a5580, 2, 30;
L_0x7facff4a41e0 .concat [ 2 30 0 0], L_0x7facff573248, L_0x7facff4a4080;
L_0x7facff4a42c0 .functor MUXZ 32, L_0x7facff4a41e0, v0x7facff496b10_0, L_0x7facff4a3fe0, C4<>;
S_0x7facff496530 .scope module, "pc1" "pc" 4 89, 11 1 0, S_0x7facff4586f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "pc_prev";
    .port_info 5 /INPUT 1 "PCWriteCond";
    .port_info 6 /INPUT 3 "state";
    .port_info 7 /OUTPUT 32 "pc_new";
    .port_info 8 /OUTPUT 1 "active";
enum0x7facff613610 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7facff496780_0 .net "PCWriteCond", 0 0, L_0x7facff4a3770;  1 drivers
v0x7facff496810_0 .var "active", 0 0;
v0x7facff4968b0_0 .var "branch_reg", 31 0;
v0x7facff496970_0 .net "clk", 0 0, v0x7facff4a2070_0;  alias, 1 drivers
v0x7facff496a40_0 .var "pc_branch_address_reg", 31 0;
v0x7facff496b10_0 .var "pc_new", 31 0;
v0x7facff496bb0_0 .net "pc_prev", 31 0, v0x7facff497710_0;  alias, 1 drivers
v0x7facff496c50_0 .net "pcctl", 0 0, v0x7facff494a50_0;  alias, 1 drivers
v0x7facff496d00_0 .net "reset", 0 0, v0x7facff4a2490_0;  alias, 1 drivers
v0x7facff496e10_0 .net "stall", 0 0, L_0x7facff4a3330;  alias, 1 drivers
v0x7facff496ea0_0 .net "state", 2 0, v0x7facff4999c0_0;  alias, 1 drivers
S_0x7facff497040 .scope module, "pcmux" "PCmux3to1" 4 195, 12 1 0, S_0x7facff4586f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x7facff497320_0 .net "ALUOut", 31 0, v0x7facff499c30_0;  1 drivers
v0x7facff4973d0_0 .net "ALU_result", 31 0, v0x7facff48f940_0;  alias, 1 drivers
v0x7facff497490_0 .var "Jump_address", 31 0;
v0x7facff497540_0 .net "PCSource", 1 0, v0x7facff4949b0_0;  alias, 1 drivers
v0x7facff497600_0 .net "PC_in", 31 0, v0x7facff496b10_0;  alias, 1 drivers
v0x7facff497710_0 .var "PC_out", 31 0;
v0x7facff4977a0_0 .net "instr15_0", 15 0, L_0x7facff4a8880;  1 drivers
v0x7facff497830_0 .net "instr20_16", 4 0, L_0x7facff4a4980;  1 drivers
v0x7facff4978e0_0 .net "instr25_21", 4 0, L_0x7facff4a8aa0;  1 drivers
E_0x7facff4972b0/0 .event edge, v0x7facff494000_0, v0x7facff4978e0_0, v0x7facff497830_0, v0x7facff4977a0_0;
E_0x7facff4972b0/1 .event edge, v0x7facff4949b0_0, v0x7facff48f940_0, v0x7facff497320_0, v0x7facff497490_0;
E_0x7facff4972b0 .event/or E_0x7facff4972b0/0, E_0x7facff4972b0/1;
S_0x7facff497a90 .scope module, "regfile" "registers" 4 138, 13 1 0, S_0x7facff4586f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
    .port_info 9 /INPUT 32 "instr";
    .port_info 10 /INPUT 3 "state";
    .port_info 11 /OUTPUT 32 "register_v0";
enum0x7fad008161e0 .enum4 (6)
   "JAL" 6'b000011
 ;
enum0x7fad008165b0 .enum4 (5)
   "BGEZAL" 5'b10001,
   "BLTZAL" 5'b10000
 ;
enum0x7fad00816ac0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
L_0x7facff4a64d0 .functor BUFZ 32, L_0x7facff4a6310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7facff4a67c0 .functor BUFZ 32, L_0x7facff4a65c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7facff498db0_2 .array/port v0x7facff498db0, 2;
L_0x7facff4a6870 .functor BUFZ 32, v0x7facff498db0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7facff4980a0_0 .net "RegWrite", 0 0, v0x7facff494cd0_0;  alias, 1 drivers
v0x7facff498150_0 .net *"_ivl_10", 6 0, L_0x7facff4a63b0;  1 drivers
L_0x7facff573638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7facff4981e0_0 .net *"_ivl_13", 1 0, L_0x7facff573638;  1 drivers
v0x7facff4982a0_0 .net *"_ivl_16", 31 0, L_0x7facff4a65c0;  1 drivers
v0x7facff498350_0 .net *"_ivl_18", 6 0, L_0x7facff4a6660;  1 drivers
L_0x7facff573680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7facff498440_0 .net *"_ivl_21", 1 0, L_0x7facff573680;  1 drivers
v0x7facff4984f0_0 .net *"_ivl_3", 4 0, L_0x7facff4a61d0;  1 drivers
L_0x7facff5735f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7facff4985a0_0 .net *"_ivl_7", 0 0, L_0x7facff5735f0;  1 drivers
v0x7facff498650_0 .net *"_ivl_8", 31 0, L_0x7facff4a6310;  1 drivers
v0x7facff498760_0 .net "clk", 0 0, v0x7facff4a2070_0;  alias, 1 drivers
v0x7facff4987f0_0 .net "instr", 31 0, L_0x7facff4a3af0;  alias, 1 drivers
v0x7facff4988a0_0 .net "opcode", 5 0, L_0x7facff4a5ea0;  1 drivers
v0x7facff498950_0 .net "readR1", 4 0, L_0x7facff4a5c70;  alias, 1 drivers
v0x7facff498a00_0 .net "readR2", 4 0, L_0x7facff4a5fc0;  alias, 1 drivers
v0x7facff498ab0_0 .net "readdata1", 31 0, L_0x7facff4a64d0;  alias, 1 drivers
v0x7facff498b60_0 .net "readdata2", 31 0, L_0x7facff4a67c0;  alias, 1 drivers
v0x7facff498c20_0 .net "regimm_rt", 5 0, L_0x7facff4a6270;  1 drivers
v0x7facff498db0 .array "register", 0 31, 31 0;
v0x7facff499120_0 .net "register_v0", 31 0, L_0x7facff4a6870;  alias, 1 drivers
v0x7facff4991d0_0 .net "reset", 0 0, v0x7facff4a2490_0;  alias, 1 drivers
v0x7facff499260_0 .net "state", 2 0, v0x7facff4999c0_0;  alias, 1 drivers
v0x7facff499300_0 .net "writeR", 4 0, L_0x7facff4a4a80;  alias, 1 drivers
v0x7facff4993b0_0 .net "writedata", 31 0, L_0x7facff4a5930;  alias, 1 drivers
L_0x7facff4a5ea0 .part L_0x7facff4a3af0, 26, 6;
L_0x7facff4a61d0 .part L_0x7facff4a3af0, 16, 5;
L_0x7facff4a6270 .concat [ 5 1 0 0], L_0x7facff4a61d0, L_0x7facff5735f0;
L_0x7facff4a6310 .array/port v0x7facff498db0, L_0x7facff4a63b0;
L_0x7facff4a63b0 .concat [ 5 2 0 0], L_0x7facff4a5c70, L_0x7facff573638;
L_0x7facff4a65c0 .array/port v0x7facff498db0, L_0x7facff4a6660;
L_0x7facff4a6660 .concat [ 5 2 0 0], L_0x7facff4a5fc0, L_0x7facff573680;
S_0x7facff497e50 .scope begin, "$unm_blk_146" "$unm_blk_146" 13 45, 13 45 0, S_0x7facff497a90;
 .timescale 0 0;
v0x7facff498010_0 .var/i "i", 31 0;
S_0x7facff499580 .scope module, "stm" "CPU_statemachine" 4 84, 14 1 0, S_0x7facff4586f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x7facff612a80 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7facff4996f0_0 .net "clk", 0 0, v0x7facff4a2070_0;  alias, 1 drivers
v0x7facff499810_0 .net "reset", 0 0, v0x7facff4a2490_0;  alias, 1 drivers
v0x7facff499930_0 .net "stall", 0 0, L_0x7facff4a3330;  alias, 1 drivers
v0x7facff4999c0_0 .var "state", 2 0;
S_0x7facff49e340 .scope module, "ram" "ram_tiny_CPU" 3 128, 15 1 0, S_0x7facff459360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 32 "readdata";
P_0x7facff49e510 .param/str "RAM_DATA_FILE" 0 15 12, "./DATA_MEMORY_FILE.txt";
P_0x7facff49e550 .param/str "RAM_INIT_FILE" 0 15 13, "./INITIALISED_FILE.txt";
L_0x7facff573d40 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49e9d0_0 .net/2u *"_ivl_0", 31 0, L_0x7facff573d40;  1 drivers
v0x7facff49ea90_0 .net *"_ivl_10", 31 0, L_0x7facff4a8fb0;  1 drivers
v0x7facff49eb40_0 .net *"_ivl_101", 0 0, L_0x7facff4aafd0;  1 drivers
v0x7facff49ec00_0 .net *"_ivl_103", 7 0, L_0x7facff4ab240;  1 drivers
v0x7facff49ecb0_0 .net *"_ivl_105", 7 0, L_0x7facff4ab130;  1 drivers
v0x7facff49eda0_0 .net *"_ivl_109", 0 0, L_0x7facff4ab360;  1 drivers
v0x7facff49ee50_0 .net *"_ivl_111", 7 0, L_0x7facff4ab5d0;  1 drivers
v0x7facff49ef00_0 .net *"_ivl_113", 7 0, L_0x7facff4ab4a0;  1 drivers
v0x7facff49efb0_0 .net *"_ivl_117", 0 0, L_0x7facff4ab670;  1 drivers
v0x7facff49f0c0_0 .net *"_ivl_119", 7 0, L_0x7facff4ab710;  1 drivers
L_0x7facff573e18 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7facff49f170_0 .net/2u *"_ivl_12", 31 0, L_0x7facff573e18;  1 drivers
v0x7facff49f220_0 .net *"_ivl_121", 7 0, L_0x7facff4abab0;  1 drivers
v0x7facff49f2d0_0 .net *"_ivl_14", 31 0, L_0x7facff4a90d0;  1 drivers
L_0x7facff573e60 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49f380_0 .net/2u *"_ivl_18", 31 0, L_0x7facff573e60;  1 drivers
v0x7facff49f430_0 .net *"_ivl_2", 0 0, L_0x7facff4a8920;  1 drivers
v0x7facff49f4d0_0 .net *"_ivl_20", 0 0, L_0x7facff4a9310;  1 drivers
v0x7facff49f570_0 .net *"_ivl_22", 31 0, L_0x7facff4a94f0;  1 drivers
v0x7facff49f700_0 .net *"_ivl_24", 31 0, L_0x7facff4a9590;  1 drivers
v0x7facff49f790_0 .net *"_ivl_29", 0 0, L_0x7facff4a97a0;  1 drivers
v0x7facff49f840_0 .net *"_ivl_30", 31 0, L_0x7facff4a98c0;  1 drivers
L_0x7facff573ea8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49f8f0_0 .net *"_ivl_33", 30 0, L_0x7facff573ea8;  1 drivers
L_0x7facff573ef0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7facff49f9a0_0 .net/2u *"_ivl_34", 31 0, L_0x7facff573ef0;  1 drivers
v0x7facff49fa50_0 .net *"_ivl_36", 0 0, L_0x7facff4a9a00;  1 drivers
v0x7facff49faf0_0 .net *"_ivl_39", 7 0, L_0x7facff4a9ae0;  1 drivers
L_0x7facff573d88 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49fba0_0 .net/2u *"_ivl_4", 31 0, L_0x7facff573d88;  1 drivers
L_0x7facff573f38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49fc50_0 .net/2u *"_ivl_40", 7 0, L_0x7facff573f38;  1 drivers
v0x7facff49fd00_0 .net *"_ivl_45", 0 0, L_0x7facff4a9d50;  1 drivers
v0x7facff49fdb0_0 .net *"_ivl_46", 31 0, L_0x7facff4a9e70;  1 drivers
L_0x7facff573f80 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff49fe60_0 .net *"_ivl_49", 30 0, L_0x7facff573f80;  1 drivers
L_0x7facff573fc8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7facff49ff10_0 .net/2u *"_ivl_50", 31 0, L_0x7facff573fc8;  1 drivers
v0x7facff49ffc0_0 .net *"_ivl_52", 0 0, L_0x7facff4a9f50;  1 drivers
v0x7facff4a0060_0 .net *"_ivl_55", 7 0, L_0x7facff4aa100;  1 drivers
L_0x7facff574010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7facff4a0110_0 .net/2u *"_ivl_56", 7 0, L_0x7facff574010;  1 drivers
v0x7facff49f620_0 .net *"_ivl_6", 31 0, L_0x7facff4a8eb0;  1 drivers
v0x7facff4a03a0_0 .net *"_ivl_61", 0 0, L_0x7facff4aa2e0;  1 drivers
v0x7facff4a0430_0 .net *"_ivl_62", 31 0, L_0x7facff4aa380;  1 drivers
L_0x7facff574058 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff4a04d0_0 .net *"_ivl_65", 30 0, L_0x7facff574058;  1 drivers
L_0x7facff5740a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7facff4a0580_0 .net/2u *"_ivl_66", 31 0, L_0x7facff5740a0;  1 drivers
v0x7facff4a0630_0 .net *"_ivl_68", 0 0, L_0x7facff4aa240;  1 drivers
v0x7facff4a06d0_0 .net *"_ivl_71", 7 0, L_0x7facff4aa590;  1 drivers
L_0x7facff5740e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7facff4a0780_0 .net/2u *"_ivl_72", 7 0, L_0x7facff5740e8;  1 drivers
v0x7facff4a0830_0 .net *"_ivl_77", 0 0, L_0x7facff4aa7f0;  1 drivers
v0x7facff4a08e0_0 .net *"_ivl_78", 31 0, L_0x7facff4aa960;  1 drivers
L_0x7facff573dd0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7facff4a0990_0 .net/2u *"_ivl_8", 31 0, L_0x7facff573dd0;  1 drivers
L_0x7facff574130 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7facff4a0a40_0 .net *"_ivl_81", 30 0, L_0x7facff574130;  1 drivers
L_0x7facff574178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7facff4a0af0_0 .net/2u *"_ivl_82", 31 0, L_0x7facff574178;  1 drivers
v0x7facff4a0ba0_0 .net *"_ivl_84", 0 0, L_0x7facff4aaa00;  1 drivers
v0x7facff4a0c40_0 .net *"_ivl_87", 7 0, L_0x7facff4aabc0;  1 drivers
L_0x7facff5741c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7facff4a0cf0_0 .net/2u *"_ivl_88", 7 0, L_0x7facff5741c0;  1 drivers
v0x7facff4a0da0_0 .net *"_ivl_93", 0 0, L_0x7facff4aad50;  1 drivers
v0x7facff4a0e50_0 .net *"_ivl_95", 7 0, L_0x7facff4aaef0;  1 drivers
v0x7facff4a0f00_0 .net *"_ivl_97", 7 0, L_0x7facff4ab090;  1 drivers
v0x7facff4a0fb0_0 .net "address", 31 0, L_0x7facff4a42c0;  alias, 1 drivers
v0x7facff4a1090_0 .net "byteenable", 3 0, v0x7facff495f60_0;  alias, 1 drivers
v0x7facff4a1120_0 .net "clk", 0 0, v0x7facff4a2070_0;  alias, 1 drivers
v0x7facff4a11b0 .array "data", 0 65535, 31 0;
v0x7facff4a1240 .array "memory", 0 65535, 31 0;
v0x7facff4a12d0_0 .net "read", 0 0, v0x7facff494770_0;  alias, 1 drivers
v0x7facff4a13a0_0 .var "readdata", 31 0;
v0x7facff4a1470_0 .net "readdata_0", 7 0, L_0x7facff4aa890;  1 drivers
v0x7facff4a1500_0 .net "readdata_1", 7 0, L_0x7facff4aa420;  1 drivers
v0x7facff4a1590_0 .net "readdata_2", 7 0, L_0x7facff4aa1a0;  1 drivers
v0x7facff4a1620_0 .net "readdata_3", 7 0, L_0x7facff4a9c30;  1 drivers
v0x7facff4a16d0_0 .net "readdata_temp", 31 0, L_0x7facff4a9630;  1 drivers
v0x7facff4a1780_0 .var "waitrequest", 0 0;
v0x7facff4a01a0_0 .net "word_address", 31 0, L_0x7facff4a91b0;  1 drivers
v0x7facff4a0240_0 .net "write", 0 0, v0x7facff494800_0;  alias, 1 drivers
v0x7facff4a0310_0 .net "writedata", 31 0, v0x7facff4962c0_0;  alias, 1 drivers
v0x7facff4a1860_0 .net "writedata_0", 7 0, L_0x7facff4abb50;  1 drivers
v0x7facff4a18f0_0 .net "writedata_1", 7 0, L_0x7facff4ab8b0;  1 drivers
v0x7facff4a19a0_0 .net "writedata_2", 7 0, L_0x7facff4ab400;  1 drivers
v0x7facff4a1a50_0 .net "writedata_3", 7 0, L_0x7facff4aac60;  1 drivers
E_0x7facff49e6f0 .event edge, v0x7facff494770_0, v0x7facff4a01a0_0, v0x7facff4960c0_0;
L_0x7facff4a8920 .cmp/ge 32, L_0x7facff4a42c0, L_0x7facff573d40;
L_0x7facff4a8eb0 .arith/sub 32, L_0x7facff4a42c0, L_0x7facff573d88;
L_0x7facff4a8fb0 .arith/div 32, L_0x7facff4a8eb0, L_0x7facff573dd0;
L_0x7facff4a90d0 .arith/div 32, L_0x7facff4a42c0, L_0x7facff573e18;
L_0x7facff4a91b0 .functor MUXZ 32, L_0x7facff4a90d0, L_0x7facff4a8fb0, L_0x7facff4a8920, C4<>;
L_0x7facff4a9310 .cmp/ge 32, L_0x7facff4a42c0, L_0x7facff573e60;
L_0x7facff4a94f0 .array/port v0x7facff4a1240, L_0x7facff4a91b0;
L_0x7facff4a9590 .array/port v0x7facff4a11b0, L_0x7facff4a91b0;
L_0x7facff4a9630 .functor MUXZ 32, L_0x7facff4a9590, L_0x7facff4a94f0, L_0x7facff4a9310, C4<>;
L_0x7facff4a97a0 .part v0x7facff495f60_0, 3, 1;
L_0x7facff4a98c0 .concat [ 1 31 0 0], L_0x7facff4a97a0, L_0x7facff573ea8;
L_0x7facff4a9a00 .cmp/eq 32, L_0x7facff4a98c0, L_0x7facff573ef0;
L_0x7facff4a9ae0 .part L_0x7facff4a9630, 0, 8;
L_0x7facff4a9c30 .functor MUXZ 8, L_0x7facff573f38, L_0x7facff4a9ae0, L_0x7facff4a9a00, C4<>;
L_0x7facff4a9d50 .part v0x7facff495f60_0, 2, 1;
L_0x7facff4a9e70 .concat [ 1 31 0 0], L_0x7facff4a9d50, L_0x7facff573f80;
L_0x7facff4a9f50 .cmp/eq 32, L_0x7facff4a9e70, L_0x7facff573fc8;
L_0x7facff4aa100 .part L_0x7facff4a9630, 8, 8;
L_0x7facff4aa1a0 .functor MUXZ 8, L_0x7facff574010, L_0x7facff4aa100, L_0x7facff4a9f50, C4<>;
L_0x7facff4aa2e0 .part v0x7facff495f60_0, 1, 1;
L_0x7facff4aa380 .concat [ 1 31 0 0], L_0x7facff4aa2e0, L_0x7facff574058;
L_0x7facff4aa240 .cmp/eq 32, L_0x7facff4aa380, L_0x7facff5740a0;
L_0x7facff4aa590 .part L_0x7facff4a9630, 16, 8;
L_0x7facff4aa420 .functor MUXZ 8, L_0x7facff5740e8, L_0x7facff4aa590, L_0x7facff4aa240, C4<>;
L_0x7facff4aa7f0 .part v0x7facff495f60_0, 0, 1;
L_0x7facff4aa960 .concat [ 1 31 0 0], L_0x7facff4aa7f0, L_0x7facff574130;
L_0x7facff4aaa00 .cmp/eq 32, L_0x7facff4aa960, L_0x7facff574178;
L_0x7facff4aabc0 .part L_0x7facff4a9630, 24, 8;
L_0x7facff4aa890 .functor MUXZ 8, L_0x7facff5741c0, L_0x7facff4aabc0, L_0x7facff4aaa00, C4<>;
L_0x7facff4aad50 .part v0x7facff495f60_0, 3, 1;
L_0x7facff4aaef0 .part v0x7facff4962c0_0, 0, 8;
L_0x7facff4ab090 .part L_0x7facff4a9630, 24, 8;
L_0x7facff4aac60 .functor MUXZ 8, L_0x7facff4ab090, L_0x7facff4aaef0, L_0x7facff4aad50, C4<>;
L_0x7facff4aafd0 .part v0x7facff495f60_0, 2, 1;
L_0x7facff4ab240 .part v0x7facff4962c0_0, 8, 8;
L_0x7facff4ab130 .part L_0x7facff4a9630, 16, 8;
L_0x7facff4ab400 .functor MUXZ 8, L_0x7facff4ab130, L_0x7facff4ab240, L_0x7facff4aafd0, C4<>;
L_0x7facff4ab360 .part v0x7facff495f60_0, 1, 1;
L_0x7facff4ab5d0 .part v0x7facff4962c0_0, 16, 8;
L_0x7facff4ab4a0 .part L_0x7facff4a9630, 8, 8;
L_0x7facff4ab8b0 .functor MUXZ 8, L_0x7facff4ab4a0, L_0x7facff4ab5d0, L_0x7facff4ab360, C4<>;
L_0x7facff4ab670 .part v0x7facff495f60_0, 0, 1;
L_0x7facff4ab710 .part v0x7facff4962c0_0, 24, 8;
L_0x7facff4abab0 .part L_0x7facff4a9630, 0, 8;
L_0x7facff4abb50 .functor MUXZ 8, L_0x7facff4abab0, L_0x7facff4ab710, L_0x7facff4ab670, C4<>;
S_0x7facff49e740 .scope begin, "$unm_blk_156" "$unm_blk_156" 15 19, 15 19 0, S_0x7facff49e340;
 .timescale 0 0;
v0x7facff49e910_0 .var/i "i", 31 0;
    .scope S_0x7facff499580;
T_0 ;
    %wait E_0x7facff48fe40;
    %load/vec4 v0x7facff499810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7facff4999c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7facff499930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7facff4999c0_0;
    %assign/vec4 v0x7facff4999c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7facff4999c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7facff4999c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7facff4999c0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7facff4999c0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7facff4999c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7facff4999c0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7facff4999c0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7facff4999c0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7facff4999c0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7facff4999c0_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7facff496530;
T_1 ;
    %wait E_0x7facff48fe40;
    %load/vec4 v0x7facff496d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7facff496810_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7facff496b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7facff496a40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7facff496e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7facff496b10_0;
    %assign/vec4 v0x7facff496b10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7facff496780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7facff496bb0_0;
    %assign/vec4 v0x7facff496a40_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7facff4968b0_0, 0;
T_1.4 ;
    %load/vec4 v0x7facff4968b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7facff496ea0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7facff496a40_0;
    %assign/vec4 v0x7facff496b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7facff4968b0_0, 0;
T_1.6 ;
    %load/vec4 v0x7facff496c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x7facff496bb0_0;
    %assign/vec4 v0x7facff496b10_0, 0;
T_1.8 ;
    %load/vec4 v0x7facff496b10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7facff496810_0, 0;
T_1.10 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7facff493e20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7facff493e20;
T_3 ;
Ewait_0 .event/or E_0x7facff4942a0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4946e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494b90_0, 0, 1;
    %load/vec4 v0x7facff495160_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494a50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4949b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494610_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7facff495160_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494560_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7facff495160_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7facff495040_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7facff494fb0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %jmp T_3.27;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.27;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.27;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.27;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.27;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.27;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.27;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.27;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.27;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.27;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.27;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.27;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494e20_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %jmp T_3.27;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494e20_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %jmp T_3.27;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494e20_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %jmp T_3.27;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494e20_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %jmp T_3.27;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494e20_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %jmp T_3.27;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494e20_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %jmp T_3.27;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7facff495040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v0x7facff4950d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x7facff495040_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.35, 5;
    %load/vec4 v0x7facff495040_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.57, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %jmp T_3.59;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff4951f0_0, 0, 1;
    %jmp T_3.59;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %jmp T_3.59;
T_3.59 ;
    %pop/vec4 1;
T_3.35 ;
T_3.29 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7facff495160_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.60, 4;
    %load/vec4 v0x7facff495040_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.62, 4;
    %load/vec4 v0x7facff494fb0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.71, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.72, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.73, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.74, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.75, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.76, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.77, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.78, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.79, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.80, 6;
    %jmp T_3.81;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.81;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.81;
T_3.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.81;
T_3.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.81;
T_3.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.81;
T_3.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.81;
T_3.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.81;
T_3.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.81;
T_3.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.81;
T_3.73 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.81;
T_3.74 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.81;
T_3.75 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.81;
T_3.76 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.81;
T_3.77 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7facff4949b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff4946e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %jmp T_3.81;
T_3.78 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7facff4949b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff4946e0_0, 0, 1;
    %jmp T_3.81;
T_3.79 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %jmp T_3.81;
T_3.80 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %jmp T_3.81;
T_3.81 ;
    %pop/vec4 1;
    %jmp T_3.63;
T_3.62 ;
    %load/vec4 v0x7facff495040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.82, 4;
    %load/vec4 v0x7facff4950d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.84, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.85, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.86, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.87, 6;
    %jmp T_3.88;
T_3.84 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7facff4949b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494af0_0, 0, 1;
    %jmp T_3.88;
T_3.85 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7facff4949b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494af0_0, 0, 1;
    %jmp T_3.88;
T_3.86 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7facff4949b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %jmp T_3.88;
T_3.87 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7facff4949b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %jmp T_3.88;
T_3.88 ;
    %pop/vec4 1;
    %jmp T_3.83;
T_3.82 ;
    %load/vec4 v0x7facff495040_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.89, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.90, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.91, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.92, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.93, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.94, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.95, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.96, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.97, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.98, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.99, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.100, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.101, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.102, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.103, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.104, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.105, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.106, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.107, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.108, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.109, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.110, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.111, 6;
    %jmp T_3.112;
T_3.89 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.112;
T_3.90 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494770_0, 0, 1;
    %jmp T_3.112;
T_3.91 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494770_0, 0, 1;
    %jmp T_3.112;
T_3.92 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494770_0, 0, 1;
    %jmp T_3.112;
T_3.93 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494770_0, 0, 1;
    %jmp T_3.112;
T_3.94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494770_0, 0, 1;
    %jmp T_3.112;
T_3.95 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494770_0, 0, 1;
    %jmp T_3.112;
T_3.96 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494770_0, 0, 1;
    %jmp T_3.112;
T_3.97 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494800_0, 0, 1;
    %jmp T_3.112;
T_3.98 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494800_0, 0, 1;
    %jmp T_3.112;
T_3.99 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494800_0, 0, 1;
    %jmp T_3.112;
T_3.100 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.112;
T_3.101 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.112;
T_3.102 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.112;
T_3.103 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.112;
T_3.104 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.112;
T_3.105 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.112;
T_3.106 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4949b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff4946e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %jmp T_3.112;
T_3.107 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7facff4949b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff4946e0_0, 0, 1;
    %jmp T_3.112;
T_3.108 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494af0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7facff4949b0_0, 0, 2;
    %jmp T_3.112;
T_3.109 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494af0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7facff4949b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494d70_0, 0, 1;
    %jmp T_3.112;
T_3.110 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494af0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7facff4949b0_0, 0, 2;
    %jmp T_3.112;
T_3.111 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7facff4943f0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7facff494490_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494af0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7facff4949b0_0, 0, 2;
    %jmp T_3.112;
T_3.112 ;
    %pop/vec4 1;
T_3.83 ;
T_3.63 ;
    %jmp T_3.61;
T_3.60 ;
    %load/vec4 v0x7facff495160_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.113, 4;
    %load/vec4 v0x7facff495040_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.115, 5;
    %load/vec4 v0x7facff495040_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.117, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.118, 6;
    %jmp T_3.119;
T_3.117 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.119;
T_3.118 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff494cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff494c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff4948a0_0, 0, 1;
    %jmp T_3.119;
T_3.119 ;
    %pop/vec4 1;
T_3.115 ;
T_3.113 ;
T_3.61 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7facff495460;
T_4 ;
    %wait E_0x7facff495760;
    %load/vec4 v0x7facff4958a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7facff496010_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %jmp T_4.12;
T_4.4 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x7facff496170_0, 0, 32;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.15, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %store/vec4 v0x7facff496170_0, 0, 32;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %store/vec4 v0x7facff496170_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.19, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %store/vec4 v0x7facff496170_0, 0, 32;
T_4.19 ;
T_4.18 ;
T_4.16 ;
T_4.14 ;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.21, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x7facff496170_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %store/vec4 v0x7facff496170_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %store/vec4 v0x7facff496170_0, 0, 32;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.27, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %store/vec4 v0x7facff496170_0, 0, 32;
T_4.27 ;
T_4.26 ;
T_4.24 ;
T_4.22 ;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.29, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7facff496170_0, 0, 32;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7facff496170_0, 0, 32;
    %jmp T_4.32;
T_4.31 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.33, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7facff496170_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.35, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7facff496170_0, 0, 32;
T_4.35 ;
T_4.34 ;
T_4.32 ;
T_4.30 ;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.37, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7facff496170_0, 0, 32;
    %jmp T_4.38;
T_4.37 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.39, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7facff496170_0, 0, 32;
T_4.39 ;
T_4.38 ;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.41, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7facff496170_0, 0, 32;
    %jmp T_4.42;
T_4.41 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.43, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff4962c0_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7facff496170_0, 0, 32;
T_4.43 ;
T_4.42 ;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.45, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7facff496170_0, 0, 32;
    %jmp T_4.46;
T_4.45 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.47, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7facff496170_0, 0, 32;
T_4.47 ;
T_4.46 ;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.49, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
T_4.49 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.51, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
T_4.51 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.53, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
T_4.53 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.55, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
T_4.55 ;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.57, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
T_4.57 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.59, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
T_4.59 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.61, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff496230_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
T_4.61 ;
    %load/vec4 v0x7facff4957e0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.63, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7facff495f60_0, 0, 4;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
    %load/vec4 v0x7facff4960c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7facff496170_0, 4, 8;
T_4.63 ;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7facff491440;
T_5 ;
    %wait E_0x7facff48fe70;
    %load/vec4 v0x7facff491890_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7facff491890_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7facff491890_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7facff4917d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7facff491ae0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7facff491890_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7facff4917d0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7facff491ae0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7facff4917d0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 4294901760, 0, 32;
    %load/vec4 v0x7facff4917d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7facff491ae0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7facff4917d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7facff491ae0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0x7facff491ae0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7facff491a30_0, 0, 32;
    %load/vec4 v0x7facff491730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7facff491940_0;
    %store/vec4 v0x7facff491660_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7facff491660_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7facff491ae0_0;
    %store/vec4 v0x7facff491660_0, 0, 32;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7facff491a30_0;
    %store/vec4 v0x7facff491660_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7facff4935e0;
T_6 ;
    %wait E_0x7facff48fe40;
    %load/vec4 v0x7facff493ce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7facff493b80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7facff493ab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7facff493a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7facff493950_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7facff493810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7facff493c30_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7facff493b80_0, 0;
    %load/vec4 v0x7facff493c30_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7facff493ab0_0, 0;
    %load/vec4 v0x7facff493c30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7facff493a20_0, 0;
    %load/vec4 v0x7facff493c30_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7facff493950_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7facff497a90;
T_7 ;
    %wait E_0x7facff48fe40;
    %fork t_1, S_0x7facff497e50;
    %jmp t_0;
    .scope S_0x7facff497e50;
t_1 ;
    %load/vec4 v0x7facff4991d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7facff498010_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x7facff498010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7facff498010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7facff498db0, 0, 4;
    %load/vec4 v0x7facff498010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7facff498010_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7facff4980a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7facff4988a0_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7facff498c20_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7facff498c20_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x7facff4993b0_0;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7facff498db0, 0, 4;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x7facff4993b0_0;
    %load/vec4 v0x7facff499300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7facff498db0, 0, 4;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %end;
    .scope S_0x7facff497a90;
t_0 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7facff469220;
T_8 ;
    %wait E_0x7facff482bc0;
    %load/vec4 v0x7facff491220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7facff4822f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7facff48faa0_0, 0, 33;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x7facff48fb90_0;
    %load/vec4 v0x7facff48fc40_0;
    %sub;
    %store/vec4 v0x7facff48faa0_0, 0, 33;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x7facff48fb90_0;
    %pad/u 66;
    %load/vec4 v0x7facff48fc40_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x7facff48f9f0_0, 0, 66;
    %load/vec4 v0x7facff48f9f0_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x7facff48f8a0_0, 0, 64;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x7facff48fb90_0;
    %load/vec4 v0x7facff48fc40_0;
    %div;
    %store/vec4 v0x7facff490f00_0, 0, 33;
    %load/vec4 v0x7facff48fb90_0;
    %load/vec4 v0x7facff48fc40_0;
    %mod;
    %store/vec4 v0x7facff491190_0, 0, 33;
    %load/vec4 v0x7facff490f00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x7facff491190_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7facff48f8a0_0, 0, 64;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x7facff48fb90_0;
    %load/vec4 v0x7facff48fc40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0x7facff48faa0_0, 0, 33;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7facff48faa0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7facff4822f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.10 ;
    %load/vec4 v0x7facff490b00_0;
    %load/vec4 v0x7facff490bb0_0;
    %and;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.11 ;
    %load/vec4 v0x7facff490b00_0;
    %load/vec4 v0x7facff490bb0_0;
    %or;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.12 ;
    %load/vec4 v0x7facff490b00_0;
    %load/vec4 v0x7facff490bb0_0;
    %xor;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.13 ;
    %load/vec4 v0x7facff490b00_0;
    %load/vec4 v0x7facff490bb0_0;
    %add;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.14 ;
    %load/vec4 v0x7facff490b00_0;
    %load/vec4 v0x7facff490bb0_0;
    %sub;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.15 ;
    %load/vec4 v0x7facff490b00_0;
    %pad/s 64;
    %load/vec4 v0x7facff490bb0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7facff48f8a0_0, 0, 64;
    %jmp T_8.26;
T_8.16 ;
    %load/vec4 v0x7facff490b00_0;
    %load/vec4 v0x7facff490bb0_0;
    %mod/s;
    %store/vec4 v0x7facff490420_0, 0, 32;
    %load/vec4 v0x7facff490b00_0;
    %load/vec4 v0x7facff490bb0_0;
    %div/s;
    %store/vec4 v0x7facff490e50_0, 0, 32;
    %load/vec4 v0x7facff490e50_0;
    %load/vec4 v0x7facff490420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7facff48f8a0_0, 0, 64;
    %jmp T_8.26;
T_8.17 ;
    %load/vec4 v0x7facff490b00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.27, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.28, 8;
T_8.27 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.28, 8;
 ; End of false expr.
    %blend;
T_8.28;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.18 ;
    %load/vec4 v0x7facff490b00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_8.29, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.30, 8;
T_8.29 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.30, 8;
 ; End of false expr.
    %blend;
T_8.30;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.19 ;
    %load/vec4 v0x7facff490b00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.31, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.32, 8;
T_8.31 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.32, 8;
 ; End of false expr.
    %blend;
T_8.32;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.20 ;
    %load/vec4 v0x7facff490b00_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_8.33, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.34, 8;
T_8.33 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.34, 8;
 ; End of false expr.
    %blend;
T_8.34;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.21 ;
    %load/vec4 v0x7facff490b00_0;
    %load/vec4 v0x7facff490bb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.35, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.36, 8;
T_8.35 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.36, 8;
 ; End of false expr.
    %blend;
T_8.36;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.22 ;
    %load/vec4 v0x7facff490d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.37, 8;
    %load/vec4 v0x7facff490bb0_0;
    %ix/getv 4, v0x7facff490da0_0;
    %shiftr 4;
    %jmp/1 T_8.38, 8;
T_8.37 ; End of true expr.
    %load/vec4 v0x7facff490bb0_0;
    %load/vec4 v0x7facff490b00_0;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_8.38, 8;
 ; End of false expr.
    %blend;
T_8.38;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.23 ;
    %load/vec4 v0x7facff490d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.39, 8;
    %load/vec4 v0x7facff490bb0_0;
    %ix/getv 4, v0x7facff490da0_0;
    %shiftl 4;
    %jmp/1 T_8.40, 8;
T_8.39 ; End of true expr.
    %load/vec4 v0x7facff490bb0_0;
    %load/vec4 v0x7facff490b00_0;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_8.40, 8;
 ; End of false expr.
    %blend;
T_8.40;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.24 ;
    %load/vec4 v0x7facff490d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.41, 8;
    %load/vec4 v0x7facff490bb0_0;
    %ix/getv 4, v0x7facff490da0_0;
    %shiftr/s 4;
    %jmp/1 T_8.42, 8;
T_8.41 ; End of true expr.
    %load/vec4 v0x7facff490bb0_0;
    %load/vec4 v0x7facff490b00_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %jmp/0 T_8.42, 8;
 ; End of false expr.
    %blend;
T_8.42;
    %store/vec4 v0x7facff48f940_0, 0, 32;
    %jmp T_8.26;
T_8.26 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7facff491c10;
T_9 ;
    %wait E_0x7facff48fe40;
    %load/vec4 v0x7facff4933a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7facff492160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7facff492000_0, 0;
T_9.0 ;
    %load/vec4 v0x7facff4930e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7facff493440_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7facff4930e0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0x7facff4932f0_0;
    %assign/vec4 v0x7facff492000_0, 0;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x7facff4932f0_0;
    %assign/vec4 v0x7facff492160_0, 0;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x7facff491f40_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7facff492000_0, 0;
    %load/vec4 v0x7facff491f40_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7facff492160_0, 0;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x7facff491f40_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7facff492000_0, 0;
    %load/vec4 v0x7facff491f40_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7facff492160_0, 0;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x7facff491f40_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7facff492000_0, 0;
    %load/vec4 v0x7facff491f40_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7facff492160_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x7facff491f40_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7facff492000_0, 0;
    %load/vec4 v0x7facff491f40_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7facff492160_0, 0;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7facff497040;
T_10 ;
    %wait E_0x7facff4972b0;
    %load/vec4 v0x7facff497600_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7facff4978e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7facff497830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7facff4977a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7facff497490_0, 0, 32;
    %load/vec4 v0x7facff497540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x7facff4973d0_0;
    %store/vec4 v0x7facff497710_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x7facff497320_0;
    %store/vec4 v0x7facff497710_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7facff497490_0;
    %store/vec4 v0x7facff497710_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7facff4586f0;
T_11 ;
    %wait E_0x7facff48fe40;
    %load/vec4 v0x7facff49dd30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7facff49db40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7facff49dbd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7facff499c30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7facff49d8e0_0;
    %assign/vec4 v0x7facff49db40_0, 0;
    %load/vec4 v0x7facff49d990_0;
    %assign/vec4 v0x7facff49dbd0_0, 0;
    %load/vec4 v0x7facff499f50_0;
    %assign/vec4 v0x7facff499c30_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7facff4586f0;
T_12 ;
    %wait E_0x7facff482280;
    %vpi_call/w 4 170 "$display", "ALUA = %h, ALUB = %h ,ALU_MULTorDIV_result = %h", v0x7facff499ad0_0, v0x7facff499b60_0, v0x7facff499e80_0 {0 0 0};
    %vpi_call/w 4 174 "$display", "ALUOut = %h, state = %h", v0x7facff499c30_0, v0x7facff49de90_0 {0 0 0};
    %vpi_call/w 4 176 "$display", "readdata_to_CPU = %h, readdata = %h, address = %h, byteenable = %b, state=%d", v0x7facff49da60_0, v0x7facff49d830_0, v0x7facff49cd40_0, v0x7facff49cec0_0, v0x7facff49de90_0 {0 0 0};
    %vpi_call/w 4 179 "$display", "DatatoReg = %h, RegDst = %h, HI_LO_ALUOut = %h, RegWrite = %d, state=%d", v0x7facff49ac30_0, v0x7facff49acc0_0, v0x7facff49a290_0, v0x7facff49ab60_0, v0x7facff49de90_0 {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7facff49e340;
T_13 ;
    %fork t_3, S_0x7facff49e740;
    %jmp t_2;
    .scope S_0x7facff49e740;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7facff49e910_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7facff49e910_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7facff49e910_0;
    %store/vec4a v0x7facff4a1240, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7facff49e910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7facff49e910_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7facff49e910_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x7facff49e910_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7facff49e910_0;
    %store/vec4a v0x7facff4a11b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7facff49e910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7facff49e910_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %vpi_call/w 15 32 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7facff49e550 {0 0 0};
    %vpi_call/w 15 33 "$display", "RAM : DATA : Loading DATA contents from %s", P_0x7facff49e510 {0 0 0};
    %vpi_call/w 15 34 "$readmemh", P_0x7facff49e510, v0x7facff4a11b0 {0 0 0};
    %vpi_call/w 15 35 "$readmemh", P_0x7facff49e550, v0x7facff4a1240 {0 0 0};
    %end;
    .scope S_0x7facff49e340;
t_2 %join;
    %end;
    .thread T_13;
    .scope S_0x7facff49e340;
T_14 ;
    %wait E_0x7facff49e6f0;
    %vpi_call/w 15 42 "$display", "ram: read = %b, wordaddress = %h, readdata = %h", v0x7facff4a12d0_0, v0x7facff4a01a0_0, v0x7facff4a13a0_0 {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7facff49e340;
T_15 ;
    %wait E_0x7facff48fe40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7facff4a1780_0, 0;
    %load/vec4 v0x7facff4a1780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7facff4a13a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7facff4a0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7facff4a1a50_0;
    %load/vec4 v0x7facff4a19a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7facff4a18f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7facff4a1860_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x7facff4a01a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7facff4a1240, 0, 4;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7facff4a12d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x7facff4a1620_0;
    %load/vec4 v0x7facff4a1590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7facff4a1500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7facff4a1470_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7facff4a13a0_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7facff459360;
T_16 ;
    %vpi_call/w 3 31 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7facff459360 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4a2070_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7facff4a2100_0, 0, 32;
    %pushi/vec4 10000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x7facff4a2070_0;
    %inv;
    %store/vec4 v0x7facff4a2070_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x7facff4a2070_0;
    %inv;
    %store/vec4 v0x7facff4a2070_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 45 "$fatal", 32'sb00000000000000000000000000000010, "did not finish within %d cycles", P_0x7facff42de10 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x7facff459360;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4a2490_0, 0, 1;
    %wait E_0x7facff4819a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facff4a2490_0, 0, 1;
    %wait E_0x7facff4819a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facff4a2490_0, 0, 1;
    %vpi_call/w 3 58 "$display", " OUT:  ------------------- %d --------------------------", v0x7facff4a2100_0 {0 0 0};
    %vpi_call/w 3 59 "$display", " OUT:  FETCH         - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7facff4a2340_0, v0x7facff4a23f0_0, &PV<v0x7facff4a2340_0, 26, 6> {0 0 0};
    %wait E_0x7facff4819a0;
    %load/vec4 v0x7facff4a1e40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %jmp T_17.1;
T_17.0 ;
    %vpi_call/w 3 62 "$fatal", 32'sb00000000000000000000000000000001, "CPU didn't go active after reset" {0 0 0};
T_17.1 ;
    %vpi_call/w 3 64 "$display", " OUT:  DECODE        - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7facff4a2340_0, v0x7facff4a23f0_0, &PV<v0x7facff4a2340_0, 26, 6> {0 0 0};
    %wait E_0x7facff4819a0;
    %vpi_call/w 3 67 "$display", " OUT:  EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7facff4a2340_0, v0x7facff4a23f0_0, &PV<v0x7facff4a2340_0, 26, 6> {0 0 0};
    %wait E_0x7facff4819a0;
    %vpi_call/w 3 70 "$display", " OUT:  MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7facff4a2340_0, v0x7facff4a23f0_0, &PV<v0x7facff4a2340_0, 26, 6> {0 0 0};
    %wait E_0x7facff4819a0;
    %vpi_call/w 3 73 "$display", " OUT:  WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7facff4a2340_0, v0x7facff4a23f0_0, &PV<v0x7facff4a2340_0, 26, 6> {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7facff4a2100_0;
    %add;
    %store/vec4 v0x7facff4a2100_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x7facff4a1e40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz T_17.3, 4;
    %wait E_0x7facff4819a0;
    %vpi_call/w 3 79 "$display", " OUT:  ------------------- %d --------------------------", v0x7facff4a2100_0 {0 0 0};
    %vpi_call/w 3 81 "$display", " OUT:  FETCH         - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7facff4a2340_0, v0x7facff4a23f0_0, &PV<v0x7facff4a2340_0, 26, 6> {0 0 0};
    %wait E_0x7facff4819a0;
    %vpi_call/w 3 85 "$display", " OUT:  DECODE        - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7facff4a2340_0, v0x7facff4a23f0_0, &PV<v0x7facff4a2340_0, 26, 6> {0 0 0};
    %wait E_0x7facff4819a0;
    %vpi_call/w 3 89 "$display", " OUT:  EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7facff4a2340_0, v0x7facff4a23f0_0, &PV<v0x7facff4a2340_0, 26, 6> {0 0 0};
    %wait E_0x7facff4819a0;
    %vpi_call/w 3 93 "$display", " OUT:  MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7facff4a2340_0, v0x7facff4a23f0_0, &PV<v0x7facff4a2340_0, 26, 6> {0 0 0};
    %wait E_0x7facff4819a0;
    %vpi_call/w 3 97 "$display", " OUT:  WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7facff4a2340_0, v0x7facff4a23f0_0, &PV<v0x7facff4a2340_0, 26, 6> {0 0 0};
    %vpi_call/w 3 98 "$display", " OUT: Instruction %d has result($v0) : %h, active = %d", v0x7facff4a2100_0, v0x7facff4a23f0_0, v0x7facff4a1e40_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7facff4a2100_0;
    %add;
    %store/vec4 v0x7facff4a2100_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %wait E_0x7facff4819a0;
    %vpi_call/w 3 103 "$display", " RESULT: %h", v0x7facff4a23f0_0 {0 0 0};
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "./CPU_testbench.v";
    "../rtl/mips_cpu/mips_cpu_bus.v";
    "../rtl/mips_cpu/alu.v";
    "../rtl/mips_cpu/ALUmux4to1.v";
    "../rtl/mips_cpu/HI_LO_Control.v";
    "../rtl/mips_cpu/instruction_reg.v";
    "../rtl/mips_cpu/control_signal_simplified.v";
    "../rtl/mips_cpu/data_selection_endian_conversion.v";
    "../rtl/mips_cpu/pc.v";
    "../rtl/mips_cpu/PCmux3to1.v";
    "../rtl/mips_cpu/registers.v";
    "../rtl/mips_cpu/CPU_statemachine.v";
    "./ram_tiny_CPU.v";
