openram12.v,verilog,xil_defaultlib,../../../../top_astargnps.srcs/sources_1/ip/openram12/sim/openram12.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
