Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 18 19:10:06 2023
| Host         : DESKTOP-OJF789I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pacman_timing_summary_routed.rpt -pb pacman_timing_summary_routed.pb -rpx pacman_timing_summary_routed.rpx -warn_on_violation
| Design       : pacman
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     139         
LUTAR-1    Warning           LUT drives async reset alert    10          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (211)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (416)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (211)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: c (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: div_clk_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: div_clk_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: random_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: random_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: random_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: random_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (416)
--------------------------------------------------
 There are 416 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.822        0.000                      0                  108        0.254        0.000                      0                  108        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.822        0.000                      0                  108        0.254        0.000                      0                  108        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 random_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.890ns (18.961%)  route 3.804ns (81.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  random_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 f  random_reg[18]/Q
                         net (fo=3, routed)           1.202     7.026    random[18]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124     7.150 r  random[31]_i_9/O
                         net (fo=1, routed)           0.803     7.953    random[31]_i_9_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  random[31]_i_6/O
                         net (fo=1, routed)           0.774     8.851    random[31]_i_6_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.124     8.975 r  random[31]_i_1/O
                         net (fo=32, routed)          1.024     9.999    random[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  random_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  random_reg[0]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429    14.821    random_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 random_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.890ns (20.221%)  route 3.511ns (79.779%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  random_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 f  random_reg[18]/Q
                         net (fo=3, routed)           1.202     7.026    random[18]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124     7.150 r  random[31]_i_9/O
                         net (fo=1, routed)           0.803     7.953    random[31]_i_9_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  random[31]_i_6/O
                         net (fo=1, routed)           0.774     8.851    random[31]_i_6_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.124     8.975 r  random[31]_i_1/O
                         net (fo=32, routed)          0.732     9.707    random[31]_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.585    15.007    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y109         FDRE (Setup_fdre_C_R)       -0.524    14.724    random_reg[1]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 random_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.890ns (20.221%)  route 3.511ns (79.779%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  random_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 f  random_reg[18]/Q
                         net (fo=3, routed)           1.202     7.026    random[18]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124     7.150 r  random[31]_i_9/O
                         net (fo=1, routed)           0.803     7.953    random[31]_i_9_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  random[31]_i_6/O
                         net (fo=1, routed)           0.774     8.851    random[31]_i_6_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.124     8.975 r  random[31]_i_1/O
                         net (fo=32, routed)          0.732     9.707    random[31]_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  random_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.585    15.007    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[2]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y109         FDRE (Setup_fdre_C_R)       -0.524    14.724    random_reg[2]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 random_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.890ns (20.221%)  route 3.511ns (79.779%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  random_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 f  random_reg[18]/Q
                         net (fo=3, routed)           1.202     7.026    random[18]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124     7.150 r  random[31]_i_9/O
                         net (fo=1, routed)           0.803     7.953    random[31]_i_9_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  random[31]_i_6/O
                         net (fo=1, routed)           0.774     8.851    random[31]_i_6_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.124     8.975 r  random[31]_i_1/O
                         net (fo=32, routed)          0.732     9.707    random[31]_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  random_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.585    15.007    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[3]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y109         FDRE (Setup_fdre_C_R)       -0.524    14.724    random_reg[3]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 random_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.890ns (20.221%)  route 3.511ns (79.779%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  random_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 f  random_reg[18]/Q
                         net (fo=3, routed)           1.202     7.026    random[18]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124     7.150 r  random[31]_i_9/O
                         net (fo=1, routed)           0.803     7.953    random[31]_i_9_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  random[31]_i_6/O
                         net (fo=1, routed)           0.774     8.851    random[31]_i_6_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.124     8.975 r  random[31]_i_1/O
                         net (fo=32, routed)          0.732     9.707    random[31]_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  random_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.585    15.007    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[4]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y109         FDRE (Setup_fdre_C_R)       -0.524    14.724    random_reg[4]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 random_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.890ns (20.304%)  route 3.493ns (79.696%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  random_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 f  random_reg[18]/Q
                         net (fo=3, routed)           1.202     7.026    random[18]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124     7.150 r  random[31]_i_9/O
                         net (fo=1, routed)           0.803     7.953    random[31]_i_9_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  random[31]_i_6/O
                         net (fo=1, routed)           0.774     8.851    random[31]_i_6_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.124     8.975 r  random[31]_i_1/O
                         net (fo=32, routed)          0.714     9.689    random[31]_i_1_n_0
    SLICE_X6Y112         FDRE                                         r  random_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.583    15.005    clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  random_reg[13]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y112         FDRE (Setup_fdre_C_R)       -0.524    14.722    random_reg[13]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 random_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.890ns (20.304%)  route 3.493ns (79.696%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  random_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 f  random_reg[18]/Q
                         net (fo=3, routed)           1.202     7.026    random[18]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124     7.150 r  random[31]_i_9/O
                         net (fo=1, routed)           0.803     7.953    random[31]_i_9_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  random[31]_i_6/O
                         net (fo=1, routed)           0.774     8.851    random[31]_i_6_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.124     8.975 r  random[31]_i_1/O
                         net (fo=32, routed)          0.714     9.689    random[31]_i_1_n_0
    SLICE_X6Y112         FDRE                                         r  random_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.583    15.005    clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  random_reg[14]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y112         FDRE (Setup_fdre_C_R)       -0.524    14.722    random_reg[14]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 random_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.890ns (20.304%)  route 3.493ns (79.696%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  random_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 f  random_reg[18]/Q
                         net (fo=3, routed)           1.202     7.026    random[18]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124     7.150 r  random[31]_i_9/O
                         net (fo=1, routed)           0.803     7.953    random[31]_i_9_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  random[31]_i_6/O
                         net (fo=1, routed)           0.774     8.851    random[31]_i_6_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.124     8.975 r  random[31]_i_1/O
                         net (fo=32, routed)          0.714     9.689    random[31]_i_1_n_0
    SLICE_X6Y112         FDRE                                         r  random_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.583    15.005    clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  random_reg[15]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y112         FDRE (Setup_fdre_C_R)       -0.524    14.722    random_reg[15]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 random_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.890ns (20.304%)  route 3.493ns (79.696%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  random_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 f  random_reg[18]/Q
                         net (fo=3, routed)           1.202     7.026    random[18]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124     7.150 r  random[31]_i_9/O
                         net (fo=1, routed)           0.803     7.953    random[31]_i_9_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  random[31]_i_6/O
                         net (fo=1, routed)           0.774     8.851    random[31]_i_6_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.124     8.975 r  random[31]_i_1/O
                         net (fo=32, routed)          0.714     9.689    random[31]_i_1_n_0
    SLICE_X6Y112         FDRE                                         r  random_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.583    15.005    clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  random_reg[16]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y112         FDRE (Setup_fdre_C_R)       -0.524    14.722    random_reg[16]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 random_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.890ns (20.542%)  route 3.443ns (79.458%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  random_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 f  random_reg[18]/Q
                         net (fo=3, routed)           1.202     7.026    random[18]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124     7.150 r  random[31]_i_9/O
                         net (fo=1, routed)           0.803     7.953    random[31]_i_9_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  random[31]_i_6/O
                         net (fo=1, routed)           0.774     8.851    random[31]_i_6_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.124     8.975 r  random[31]_i_1/O
                         net (fo=32, routed)          0.663     9.638    random[31]_i_1_n_0
    SLICE_X6Y116         FDRE                                         r  random_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.580    15.002    clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  random_reg[29]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X6Y116         FDRE (Setup_fdre_C_R)       -0.524    14.719    random_reg[29]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  5.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 l1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.575     1.494    l1/clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  l1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  l1/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.773    l1/counter_reg_n_0_[10]
    SLICE_X14Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  l1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    l1/counter_reg[8]_i_1_n_5
    SLICE_X14Y94         FDRE                                         r  l1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.846     2.011    l1/clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  l1/counter_reg[10]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X14Y94         FDRE (Hold_fdre_C_D)         0.134     1.628    l1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 l1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.575     1.494    l1/clk_IBUF_BUFG
    SLICE_X14Y93         FDRE                                         r  l1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  l1/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.773    l1/counter_reg_n_0_[6]
    SLICE_X14Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  l1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    l1/counter_reg[4]_i_1_n_5
    SLICE_X14Y93         FDRE                                         r  l1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.846     2.011    l1/clk_IBUF_BUFG
    SLICE_X14Y93         FDRE                                         r  l1/counter_reg[6]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.134     1.628    l1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 val1_reg[vector][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val1_reg[vector][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.570     1.489    clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  val1_reg[vector][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  val1_reg[vector][0]/Q
                         net (fo=9, routed)           0.168     1.799    val1_reg[vector][0]
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  val1[vector][0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    val1[vector][0]_i_1_n_0
    SLICE_X9Y100         FDRE                                         r  val1_reg[vector][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.841     2.006    clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  val1_reg[vector][0]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.091     1.580    val1_reg[vector][0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 div_clk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  div_clk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  div_clk_reg[10]/Q
                         net (fo=1, routed)           0.121     1.748    div_clk_reg_n_0_[10]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  div_clk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    div_clk_reg[8]_i_1_n_5
    SLICE_X48Y93         FDRE                                         r  div_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  div_clk_reg[10]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.105     1.590    div_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 div_clk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  div_clk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  div_clk_reg[14]/Q
                         net (fo=1, routed)           0.121     1.748    div_clk_reg_n_0_[14]
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  div_clk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    div_clk_reg[12]_i_1_n_5
    SLICE_X48Y94         FDRE                                         r  div_clk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  div_clk_reg[14]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    div_clk_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 div_clk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  div_clk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  div_clk_reg[18]/Q
                         net (fo=1, routed)           0.121     1.748    div_clk_reg_n_0_[18]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  div_clk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    div_clk_reg[16]_i_1_n_5
    SLICE_X48Y95         FDRE                                         r  div_clk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  div_clk_reg[18]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105     1.590    div_clk_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 div_clk_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  div_clk_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  div_clk_reg[22]/Q
                         net (fo=1, routed)           0.121     1.748    div_clk_reg_n_0_[22]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  div_clk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    div_clk_reg[20]_i_1_n_5
    SLICE_X48Y96         FDRE                                         r  div_clk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  div_clk_reg[22]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    div_clk_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 div_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  div_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  div_clk_reg[6]/Q
                         net (fo=1, routed)           0.121     1.747    div_clk_reg_n_0_[6]
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  div_clk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    div_clk_reg[4]_i_1_n_5
    SLICE_X48Y92         FDRE                                         r  div_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  div_clk_reg[6]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.105     1.589    div_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 random_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X6Y111         FDRE                                         r  random_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  random_reg[11]/Q
                         net (fo=3, routed)           0.127     1.805    random[11]
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  random_reg[12]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.915    random_reg[12]_i_1_n_5
    SLICE_X6Y111         FDRE                                         r  random_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X6Y111         FDRE                                         r  random_reg[11]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.130     1.644    random_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 random_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.512    clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  random_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  random_reg[23]/Q
                         net (fo=3, routed)           0.127     1.803    random[23]
    SLICE_X6Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  random_reg[24]_i_1/O[2]
                         net (fo=10, routed)          0.000     1.913    random_reg[24]_i_1_n_5
    SLICE_X6Y114         FDRE                                         r  random_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.862     2.028    clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  random_reg[23]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.130     1.642    random_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y91    div_clk_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    div_clk_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    div_clk_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    div_clk_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    div_clk_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    div_clk_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    div_clk_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    div_clk_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    div_clk_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    div_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    div_clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    div_clk_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    div_clk_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    div_clk_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    div_clk_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    div_clk_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    div_clk_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    div_clk_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    div_clk_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    div_clk_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    div_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    div_clk_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    div_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    div_clk_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    div_clk_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    div_clk_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    div_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    div_clk_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    div_clk_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           439 Endpoints
Min Delay           439 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xf_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.446ns  (logic 6.465ns (39.313%)  route 9.981ns (60.687%))
  Logic Levels:           12  (CARRY4=3 FDPE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE                         0.000     0.000 r  xf_reg[2]_P/C
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  xf_reg[2]_P/Q
                         net (fo=3, routed)           0.830     1.286    xf_reg[2]_P_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124     1.410 r  xf[31]_i_18/O
                         net (fo=13, routed)          1.715     3.125    xf[31]_i_18_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.124     3.249 r  val1[vector][2]_i_16/O
                         net (fo=1, routed)           0.000     3.249    val1[vector][2]_i_16_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.781 r  val1_reg[vector][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.781    val1_reg[vector][2]_i_8_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  val1_reg[vector][2]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.896    val1_reg[vector][2]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.124 r  val1_reg[vector][2]_i_3/CO[2]
                         net (fo=60, routed)          2.309     6.433    score1
    SLICE_X9Y96          LUT4 (Prop_lut4_I3_O)        0.341     6.774 f  cat_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.654     7.428    l1/cat_OBUF[6]_inst_i_7_7
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.326     7.754 f  l1/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.000     7.754    l1/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X9Y95          MUXF7 (Prop_muxf7_I1_O)      0.245     7.999 f  l1/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.999    l1/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X9Y95          MUXF8 (Prop_muxf8_I0_O)      0.104     8.103 f  l1/cat_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.289     9.391    l1/hex[0]
    SLICE_X7Y94          LUT6 (Prop_lut6_I1_O)        0.316     9.707 r  l1/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.183    12.891    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.446 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.446    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xf_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.399ns  (logic 6.487ns (39.557%)  route 9.912ns (60.443%))
  Logic Levels:           12  (CARRY4=3 FDPE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE                         0.000     0.000 r  xf_reg[2]_P/C
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  xf_reg[2]_P/Q
                         net (fo=3, routed)           0.830     1.286    xf_reg[2]_P_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124     1.410 r  xf[31]_i_18/O
                         net (fo=13, routed)          1.715     3.125    xf[31]_i_18_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.124     3.249 r  val1[vector][2]_i_16/O
                         net (fo=1, routed)           0.000     3.249    val1[vector][2]_i_16_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.781 r  val1_reg[vector][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.781    val1_reg[vector][2]_i_8_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  val1_reg[vector][2]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.896    val1_reg[vector][2]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.124 f  val1_reg[vector][2]_i_3/CO[2]
                         net (fo=60, routed)          2.309     6.433    score1
    SLICE_X9Y96          LUT4 (Prop_lut4_I3_O)        0.341     6.774 r  cat_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.654     7.428    l1/cat_OBUF[6]_inst_i_7_7
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.326     7.754 r  l1/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.000     7.754    l1/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X9Y95          MUXF7 (Prop_muxf7_I1_O)      0.245     7.999 r  l1/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.999    l1/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X9Y95          MUXF8 (Prop_muxf8_I0_O)      0.104     8.103 r  l1/cat_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.119     9.221    l1/hex[0]
    SLICE_X7Y94          LUT6 (Prop_lut6_I1_O)        0.316     9.537 r  l1/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.285    12.822    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.399 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.399    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xf_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.968ns  (logic 6.241ns (39.082%)  route 9.727ns (60.918%))
  Logic Levels:           12  (CARRY4=3 FDPE=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE                         0.000     0.000 r  xf_reg[2]_P/C
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  xf_reg[2]_P/Q
                         net (fo=3, routed)           0.830     1.286    xf_reg[2]_P_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124     1.410 r  xf[31]_i_18/O
                         net (fo=13, routed)          1.715     3.125    xf[31]_i_18_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.124     3.249 r  val1[vector][2]_i_16/O
                         net (fo=1, routed)           0.000     3.249    val1[vector][2]_i_16_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.781 r  val1_reg[vector][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.781    val1_reg[vector][2]_i_8_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  val1_reg[vector][2]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.896    val1_reg[vector][2]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.124 r  val1_reg[vector][2]_i_3/CO[2]
                         net (fo=60, routed)          2.054     6.178    score1
    SLICE_X13Y98         LUT6 (Prop_lut6_I3_O)        0.313     6.491 f  cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.977     7.468    l1/cat_OBUF[6]_inst_i_9_6
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.592 f  l1/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000     7.592    l1/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X9Y98          MUXF7 (Prop_muxf7_I1_O)      0.245     7.837 f  l1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.837    l1/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X9Y98          MUXF8 (Prop_muxf8_I0_O)      0.104     7.941 f  l1/cat_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.198     9.139    l1/hex[2]
    SLICE_X7Y94          LUT3 (Prop_lut3_I0_O)        0.316     9.455 r  l1/cat_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.952    12.407    cat_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.968 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.968    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xf_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.533ns  (logic 6.214ns (40.001%)  route 9.320ns (59.999%))
  Logic Levels:           12  (CARRY4=3 FDPE=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE                         0.000     0.000 r  xf_reg[2]_P/C
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  xf_reg[2]_P/Q
                         net (fo=3, routed)           0.830     1.286    xf_reg[2]_P_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124     1.410 r  xf[31]_i_18/O
                         net (fo=13, routed)          1.715     3.125    xf[31]_i_18_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.124     3.249 r  val1[vector][2]_i_16/O
                         net (fo=1, routed)           0.000     3.249    val1[vector][2]_i_16_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.781 r  val1_reg[vector][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.781    val1_reg[vector][2]_i_8_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  val1_reg[vector][2]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.896    val1_reg[vector][2]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.124 r  val1_reg[vector][2]_i_3/CO[2]
                         net (fo=60, routed)          2.054     6.178    score1
    SLICE_X13Y98         LUT6 (Prop_lut6_I3_O)        0.313     6.491 f  cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.977     7.468    l1/cat_OBUF[6]_inst_i_9_6
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.592 f  l1/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000     7.592    l1/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X9Y98          MUXF7 (Prop_muxf7_I1_O)      0.245     7.837 f  l1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.837    l1/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X9Y98          MUXF8 (Prop_muxf8_I0_O)      0.104     7.941 f  l1/cat_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.198     9.139    l1/hex[2]
    SLICE_X7Y94          LUT3 (Prop_lut3_I0_O)        0.316     9.455 r  l1/cat_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.545    12.000    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.533 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.533    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xf_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.328ns  (logic 6.447ns (42.061%)  route 8.881ns (57.939%))
  Logic Levels:           12  (CARRY4=3 FDPE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE                         0.000     0.000 r  xf_reg[2]_P/C
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  xf_reg[2]_P/Q
                         net (fo=3, routed)           0.830     1.286    xf_reg[2]_P_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124     1.410 r  xf[31]_i_18/O
                         net (fo=13, routed)          1.715     3.125    xf[31]_i_18_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.124     3.249 r  val1[vector][2]_i_16/O
                         net (fo=1, routed)           0.000     3.249    val1[vector][2]_i_16_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.781 r  val1_reg[vector][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.781    val1_reg[vector][2]_i_8_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  val1_reg[vector][2]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.896    val1_reg[vector][2]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.124 f  val1_reg[vector][2]_i_3/CO[2]
                         net (fo=60, routed)          2.309     6.433    score1
    SLICE_X9Y96          LUT4 (Prop_lut4_I3_O)        0.341     6.774 r  cat_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.654     7.428    l1/cat_OBUF[6]_inst_i_7_7
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.326     7.754 r  l1/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.000     7.754    l1/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X9Y95          MUXF7 (Prop_muxf7_I1_O)      0.245     7.999 r  l1/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.999    l1/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X9Y95          MUXF8 (Prop_muxf8_I0_O)      0.104     8.103 r  l1/cat_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.524     9.626    l1/hex[0]
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.316     9.942 r  l1/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.849    11.791    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.328 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.328    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xf_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.007ns  (logic 6.230ns (41.515%)  route 8.777ns (58.485%))
  Logic Levels:           12  (CARRY4=3 FDPE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE                         0.000     0.000 r  xf_reg[2]_P/C
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  xf_reg[2]_P/Q
                         net (fo=3, routed)           0.830     1.286    xf_reg[2]_P_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124     1.410 r  xf[31]_i_18/O
                         net (fo=13, routed)          1.715     3.125    xf[31]_i_18_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.124     3.249 r  val1[vector][2]_i_16/O
                         net (fo=1, routed)           0.000     3.249    val1[vector][2]_i_16_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.781 r  val1_reg[vector][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.781    val1_reg[vector][2]_i_8_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  val1_reg[vector][2]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.896    val1_reg[vector][2]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.124 r  val1_reg[vector][2]_i_3/CO[2]
                         net (fo=60, routed)          2.054     6.178    score1
    SLICE_X13Y98         LUT6 (Prop_lut6_I3_O)        0.313     6.491 r  cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.977     7.468    l1/cat_OBUF[6]_inst_i_9_6
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.592 r  l1/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000     7.592    l1/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X9Y98          MUXF7 (Prop_muxf7_I1_O)      0.245     7.837 r  l1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.837    l1/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X9Y98          MUXF8 (Prop_muxf8_I0_O)      0.104     7.941 r  l1/cat_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.896     8.837    l1/hex[2]
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.316     9.153 r  l1/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.304    11.457    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.007 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.007    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xf_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.713ns  (logic 6.173ns (41.957%)  route 8.540ns (58.043%))
  Logic Levels:           12  (CARRY4=3 FDPE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE                         0.000     0.000 r  xf_reg[2]_P/C
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  xf_reg[2]_P/Q
                         net (fo=3, routed)           0.830     1.286    xf_reg[2]_P_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124     1.410 r  xf[31]_i_18/O
                         net (fo=13, routed)          1.715     3.125    xf[31]_i_18_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.124     3.249 r  val1[vector][2]_i_16/O
                         net (fo=1, routed)           0.000     3.249    val1[vector][2]_i_16_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.781 r  val1_reg[vector][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.781    val1_reg[vector][2]_i_8_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  val1_reg[vector][2]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.896    val1_reg[vector][2]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.124 r  val1_reg[vector][2]_i_3/CO[2]
                         net (fo=60, routed)          2.054     6.178    score1
    SLICE_X13Y98         LUT6 (Prop_lut6_I3_O)        0.313     6.491 f  cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.977     7.468    l1/cat_OBUF[6]_inst_i_9_6
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.592 f  l1/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000     7.592    l1/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X9Y98          MUXF7 (Prop_muxf7_I1_O)      0.245     7.837 f  l1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.837    l1/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X9Y98          MUXF8 (Prop_muxf8_I0_O)      0.104     7.941 f  l1/cat_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.825     8.766    l1/hex[2]
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.316     9.082 r  l1/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.138    11.220    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.713 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.713    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.962ns  (logic 3.360ns (30.652%)  route 7.602ns (69.348%))
  Logic Levels:           11  (CARRY4=6 FDCE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE                         0.000     0.000 r  xp_reg[1]/C
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  xp_reg[1]/Q
                         net (fo=13, routed)          0.810     1.328    xp[1]
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.984 r  xp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.984    xp_reg[4]_i_2_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.098 r  xp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.098    xp_reg[8]_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.411 f  xp_reg[12]_i_2/O[3]
                         net (fo=4, routed)           1.266     3.678    xp_reg[12]_i_2_n_4
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.306     3.984 r  xp[31]_i_28/O
                         net (fo=1, routed)           0.000     3.984    xp[31]_i_28_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.534 r  xp_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.534    xp_reg[31]_i_12_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.648 r  xp_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.648    xp_reg[31]_i_5_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.876 r  xp_reg[31]_i_3/CO[2]
                         net (fo=33, routed)          1.840     6.716    score314_in
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.313     7.029 r  xf[31]_i_6/O
                         net (fo=1, routed)           0.670     7.699    xf[31]_i_6_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.124     7.823 f  xf[31]_i_3/O
                         net (fo=6, routed)           0.913     8.736    xf[31]_i_3_n_0
    SLICE_X6Y104         LUT4 (Prop_lut4_I1_O)        0.124     8.860 r  xf[31]_i_1/O
                         net (fo=38, routed)          2.101    10.962    score
    SLICE_X5Y97          FDCE                                         r  score_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.962ns  (logic 3.360ns (30.652%)  route 7.602ns (69.348%))
  Logic Levels:           11  (CARRY4=6 FDCE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE                         0.000     0.000 r  xp_reg[1]/C
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  xp_reg[1]/Q
                         net (fo=13, routed)          0.810     1.328    xp[1]
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.984 r  xp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.984    xp_reg[4]_i_2_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.098 r  xp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.098    xp_reg[8]_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.411 f  xp_reg[12]_i_2/O[3]
                         net (fo=4, routed)           1.266     3.678    xp_reg[12]_i_2_n_4
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.306     3.984 r  xp[31]_i_28/O
                         net (fo=1, routed)           0.000     3.984    xp[31]_i_28_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.534 r  xp_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.534    xp_reg[31]_i_12_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.648 r  xp_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.648    xp_reg[31]_i_5_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.876 r  xp_reg[31]_i_3/CO[2]
                         net (fo=33, routed)          1.840     6.716    score314_in
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.313     7.029 r  xf[31]_i_6/O
                         net (fo=1, routed)           0.670     7.699    xf[31]_i_6_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.124     7.823 f  xf[31]_i_3/O
                         net (fo=6, routed)           0.913     8.736    xf[31]_i_3_n_0
    SLICE_X6Y104         LUT4 (Prop_lut4_I1_O)        0.124     8.860 r  xf[31]_i_1/O
                         net (fo=38, routed)          2.101    10.962    score
    SLICE_X5Y97          FDCE                                         r  score_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.962ns  (logic 3.360ns (30.652%)  route 7.602ns (69.348%))
  Logic Levels:           11  (CARRY4=6 FDCE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE                         0.000     0.000 r  xp_reg[1]/C
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  xp_reg[1]/Q
                         net (fo=13, routed)          0.810     1.328    xp[1]
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.984 r  xp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.984    xp_reg[4]_i_2_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.098 r  xp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.098    xp_reg[8]_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.411 f  xp_reg[12]_i_2/O[3]
                         net (fo=4, routed)           1.266     3.678    xp_reg[12]_i_2_n_4
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.306     3.984 r  xp[31]_i_28/O
                         net (fo=1, routed)           0.000     3.984    xp[31]_i_28_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.534 r  xp_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.534    xp_reg[31]_i_12_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.648 r  xp_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.648    xp_reg[31]_i_5_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.876 r  xp_reg[31]_i_3/CO[2]
                         net (fo=33, routed)          1.840     6.716    score314_in
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.313     7.029 r  xf[31]_i_6/O
                         net (fo=1, routed)           0.670     7.699    xf[31]_i_6_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.124     7.823 f  xf[31]_i_3/O
                         net (fo=6, routed)           0.913     8.736    xf[31]_i_3_n_0
    SLICE_X6Y104         LUT4 (Prop_lut4_I1_O)        0.124     8.860 r  xf[31]_i_1/O
                         net (fo=38, routed)          2.101    10.962    score
    SLICE_X5Y97          FDCE                                         r  score_reg[30]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xf_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            xf_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDCE                         0.000     0.000 r  xf_reg[0]_C/C
    SLICE_X7Y103         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  xf_reg[0]_C/Q
                         net (fo=12, routed)          0.168     0.309    xf_reg[0]_C_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  xf[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    xf[0]_C_i_1_n_0
    SLICE_X7Y103         FDCE                                         r  xf_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            yp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.188%)  route 0.185ns (49.812%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDCE                         0.000     0.000 r  yp_reg[0]/C
    SLICE_X15Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  yp_reg[0]/Q
                         net (fo=9, routed)           0.185     0.326    yp[0]
    SLICE_X15Y101        LUT4 (Prop_lut4_I1_O)        0.045     0.371 r  yp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    yp[0]_i_1_n_0
    SLICE_X15Y101        FDCE                                         r  yp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  score_reg[7]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_reg[7]/Q
                         net (fo=34, routed)          0.130     0.271    score_reg[7]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.379 r  score_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.379    score_reg[4]_i_1_n_4
    SLICE_X5Y91          FDCE                                         r  score_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE                         0.000     0.000 r  score_reg[11]/C
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_reg[11]/Q
                         net (fo=34, routed)          0.133     0.274    score_reg[11]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.382 r  score_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.382    score_reg[8]_i_1_n_4
    SLICE_X5Y92          FDCE                                         r  score_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE                         0.000     0.000 r  score_reg[27]/C
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_reg[27]/Q
                         net (fo=34, routed)          0.133     0.274    score_reg[27]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.382 r  score_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.382    score_reg[24]_i_1_n_4
    SLICE_X5Y96          FDCE                                         r  score_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xf_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            xf_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE                         0.000     0.000 r  xf_reg[1]_C/C
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  xf_reg[1]_C/Q
                         net (fo=4, routed)           0.175     0.339    xf_reg[1]_C_n_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.045     0.384 r  xf[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.384    xf[1]_C_i_1_n_0
    SLICE_X6Y105         FDCE                                         r  xf_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE                         0.000     0.000 r  score_reg[24]/C
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_reg[24]/Q
                         net (fo=34, routed)          0.129     0.270    score_reg[24]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.385 r  score_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.385    score_reg[24]_i_1_n_7
    SLICE_X5Y96          FDCE                                         r  score_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.344%)  route 0.134ns (34.656%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE                         0.000     0.000 r  score_reg[18]/C
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_reg[18]/Q
                         net (fo=34, routed)          0.134     0.275    score_reg[18]
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  score_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    score_reg[16]_i_1_n_5
    SLICE_X5Y94          FDCE                                         r  score_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE                         0.000     0.000 r  score_reg[26]/C
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_reg[26]/Q
                         net (fo=34, routed)          0.134     0.275    score_reg[26]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  score_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    score_reg[24]_i_1_n_5
    SLICE_X5Y96          FDCE                                         r  score_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  score_reg[6]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_reg[6]/Q
                         net (fo=34, routed)          0.134     0.275    score_reg[6]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  score_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    score_reg[4]_i_1_n_5
    SLICE_X5Y91          FDCE                                         r  score_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yf_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.996ns  (logic 8.185ns (35.592%)  route 14.811ns (64.408%))
  Logic Levels:           26  (CARRY4=12 LUT1=3 LUT3=3 LUT4=4 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.706     5.308    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  random_reg[1]/Q
                         net (fo=9, routed)           0.842     6.668    random[1]
    SLICE_X7Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.792 r  yf_reg[1]_LDC_i_12/O
                         net (fo=1, routed)           0.000     6.792    xf1[1]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  yf_reg[1]_LDC_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    yf_reg[1]_LDC_i_6_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.655 f  yf_reg[1]_LDC_i_24/O[3]
                         net (fo=4, routed)           1.701     9.356    yf_reg[1]_LDC_i_24_n_4
    SLICE_X12Y109        LUT1 (Prop_lut1_I0_O)        0.306     9.662 r  yf_reg[1]_LDC_i_175/O
                         net (fo=1, routed)           0.000     9.662    yf_reg[1]_LDC_i_175_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.042 r  yf_reg[1]_LDC_i_132/CO[3]
                         net (fo=1, routed)           0.000    10.042    yf_reg[1]_LDC_i_132_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.365 r  yf_reg[1]_LDC_i_133/O[1]
                         net (fo=6, routed)           1.310    11.675    yf5[10]
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.306    11.981 r  yf_reg[1]_LDC_i_135/O
                         net (fo=10, routed)          1.204    13.185    yf_reg[1]_LDC_i_135_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.309 r  yf_reg[1]_LDC_i_113/O
                         net (fo=8, routed)           1.362    14.671    yf_reg[1]_LDC_i_113_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  yf_reg[1]_LDC_i_234/O
                         net (fo=1, routed)           0.000    14.795    yf_reg[1]_LDC_i_234_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  yf_reg[1]_LDC_i_150/CO[3]
                         net (fo=1, routed)           0.000    15.327    yf_reg[1]_LDC_i_150_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.661 r  yf_reg[1]_LDC_i_144/O[1]
                         net (fo=2, routed)           1.123    16.784    yf_reg[1]_LDC_i_144_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.303    17.087 r  yf_reg[1]_LDC_i_103/O
                         net (fo=2, routed)           0.983    18.070    yf_reg[1]_LDC_i_103_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.194 r  yf_reg[1]_LDC_i_107/O
                         net (fo=1, routed)           0.000    18.194    yf_reg[1]_LDC_i_107_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.574 r  yf_reg[1]_LDC_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.574    yf_reg[1]_LDC_i_53_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.813 r  yf_reg[1]_LDC_i_49/O[2]
                         net (fo=2, routed)           0.967    19.780    yf_reg[1]_LDC_i_49_n_5
    SLICE_X15Y111        LUT3 (Prop_lut3_I1_O)        0.301    20.081 r  yf_reg[1]_LDC_i_27/O
                         net (fo=2, routed)           0.818    20.899    yf_reg[1]_LDC_i_27_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124    21.023 r  yf_reg[1]_LDC_i_31/O
                         net (fo=1, routed)           0.000    21.023    yf_reg[1]_LDC_i_31_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.399 r  yf_reg[1]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.399    yf_reg[1]_LDC_i_22_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.618 f  yf_reg[1]_LDC_i_25/O[0]
                         net (fo=1, routed)           0.690    22.308    yf_reg[1]_LDC_i_25_n_7
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.295    22.603 r  yf_reg[1]_LDC_i_21/O
                         net (fo=1, routed)           0.000    22.603    yf_reg[1]_LDC_i_21_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.830 r  yf_reg[1]_LDC_i_13/O[1]
                         net (fo=1, routed)           0.959    23.790    yf_reg[1]_LDC_i_13_n_6
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.303    24.093 r  yf_reg[1]_LDC_i_8/O
                         net (fo=1, routed)           0.000    24.093    yf_reg[1]_LDC_i_8_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.673 r  yf_reg[1]_LDC_i_3/O[2]
                         net (fo=6, routed)           1.476    26.149    yf_reg[1]_LDC_i_3_n_5
    SLICE_X7Y106         LUT4 (Prop_lut4_I2_O)        0.330    26.479 r  yf[1]_P_i_4/O
                         net (fo=1, routed)           0.570    27.049    yf[1]_P_i_4_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.326    27.375 r  yf[1]_P_i_1/O
                         net (fo=2, routed)           0.806    28.181    p_3_in[1]
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124    28.305 r  yf[1]_C_i_1/O
                         net (fo=1, routed)           0.000    28.305    yf[1]_C_i_1_n_0
    SLICE_X6Y104         FDCE                                         r  yf_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yf_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.829ns  (logic 7.831ns (34.303%)  route 14.998ns (65.697%))
  Logic Levels:           25  (CARRY4=12 LUT1=3 LUT3=3 LUT4=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.706     5.308    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  random_reg[1]/Q
                         net (fo=9, routed)           0.842     6.668    random[1]
    SLICE_X7Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.792 r  yf_reg[1]_LDC_i_12/O
                         net (fo=1, routed)           0.000     6.792    xf1[1]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  yf_reg[1]_LDC_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    yf_reg[1]_LDC_i_6_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.655 f  yf_reg[1]_LDC_i_24/O[3]
                         net (fo=4, routed)           1.701     9.356    yf_reg[1]_LDC_i_24_n_4
    SLICE_X12Y109        LUT1 (Prop_lut1_I0_O)        0.306     9.662 r  yf_reg[1]_LDC_i_175/O
                         net (fo=1, routed)           0.000     9.662    yf_reg[1]_LDC_i_175_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.042 r  yf_reg[1]_LDC_i_132/CO[3]
                         net (fo=1, routed)           0.000    10.042    yf_reg[1]_LDC_i_132_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.365 r  yf_reg[1]_LDC_i_133/O[1]
                         net (fo=6, routed)           1.310    11.675    yf5[10]
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.306    11.981 r  yf_reg[1]_LDC_i_135/O
                         net (fo=10, routed)          1.204    13.185    yf_reg[1]_LDC_i_135_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.309 r  yf_reg[1]_LDC_i_113/O
                         net (fo=8, routed)           1.362    14.671    yf_reg[1]_LDC_i_113_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  yf_reg[1]_LDC_i_234/O
                         net (fo=1, routed)           0.000    14.795    yf_reg[1]_LDC_i_234_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  yf_reg[1]_LDC_i_150/CO[3]
                         net (fo=1, routed)           0.000    15.327    yf_reg[1]_LDC_i_150_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.661 r  yf_reg[1]_LDC_i_144/O[1]
                         net (fo=2, routed)           1.123    16.784    yf_reg[1]_LDC_i_144_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.303    17.087 r  yf_reg[1]_LDC_i_103/O
                         net (fo=2, routed)           0.983    18.070    yf_reg[1]_LDC_i_103_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.194 r  yf_reg[1]_LDC_i_107/O
                         net (fo=1, routed)           0.000    18.194    yf_reg[1]_LDC_i_107_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.574 r  yf_reg[1]_LDC_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.574    yf_reg[1]_LDC_i_53_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.813 r  yf_reg[1]_LDC_i_49/O[2]
                         net (fo=2, routed)           0.967    19.780    yf_reg[1]_LDC_i_49_n_5
    SLICE_X15Y111        LUT3 (Prop_lut3_I1_O)        0.301    20.081 r  yf_reg[1]_LDC_i_27/O
                         net (fo=2, routed)           0.818    20.899    yf_reg[1]_LDC_i_27_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124    21.023 r  yf_reg[1]_LDC_i_31/O
                         net (fo=1, routed)           0.000    21.023    yf_reg[1]_LDC_i_31_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.399 r  yf_reg[1]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.399    yf_reg[1]_LDC_i_22_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.618 f  yf_reg[1]_LDC_i_25/O[0]
                         net (fo=1, routed)           0.690    22.308    yf_reg[1]_LDC_i_25_n_7
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.295    22.603 r  yf_reg[1]_LDC_i_21/O
                         net (fo=1, routed)           0.000    22.603    yf_reg[1]_LDC_i_21_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.830 r  yf_reg[1]_LDC_i_13/O[1]
                         net (fo=1, routed)           0.959    23.790    yf_reg[1]_LDC_i_13_n_6
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.303    24.093 r  yf_reg[1]_LDC_i_8/O
                         net (fo=1, routed)           0.000    24.093    yf_reg[1]_LDC_i_8_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.673 r  yf_reg[1]_LDC_i_3/O[2]
                         net (fo=6, routed)           1.476    26.149    yf_reg[1]_LDC_i_3_n_5
    SLICE_X7Y106         LUT4 (Prop_lut4_I3_O)        0.302    26.451 r  yf[0]_P_i_2/O
                         net (fo=1, routed)           0.577    27.028    yf[0]_P_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124    27.152 r  yf[0]_P_i_1/O
                         net (fo=2, routed)           0.985    28.137    p_3_in[0]
    SLICE_X8Y106         FDPE                                         r  yf_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yf_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.619ns  (logic 7.955ns (35.170%)  route 14.664ns (64.830%))
  Logic Levels:           26  (CARRY4=12 LUT1=3 LUT3=3 LUT4=4 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.706     5.308    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  random_reg[1]/Q
                         net (fo=9, routed)           0.842     6.668    random[1]
    SLICE_X7Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.792 r  yf_reg[1]_LDC_i_12/O
                         net (fo=1, routed)           0.000     6.792    xf1[1]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  yf_reg[1]_LDC_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    yf_reg[1]_LDC_i_6_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.655 f  yf_reg[1]_LDC_i_24/O[3]
                         net (fo=4, routed)           1.701     9.356    yf_reg[1]_LDC_i_24_n_4
    SLICE_X12Y109        LUT1 (Prop_lut1_I0_O)        0.306     9.662 r  yf_reg[1]_LDC_i_175/O
                         net (fo=1, routed)           0.000     9.662    yf_reg[1]_LDC_i_175_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.042 r  yf_reg[1]_LDC_i_132/CO[3]
                         net (fo=1, routed)           0.000    10.042    yf_reg[1]_LDC_i_132_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.365 r  yf_reg[1]_LDC_i_133/O[1]
                         net (fo=6, routed)           1.310    11.675    yf5[10]
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.306    11.981 r  yf_reg[1]_LDC_i_135/O
                         net (fo=10, routed)          1.204    13.185    yf_reg[1]_LDC_i_135_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.309 r  yf_reg[1]_LDC_i_113/O
                         net (fo=8, routed)           1.362    14.671    yf_reg[1]_LDC_i_113_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  yf_reg[1]_LDC_i_234/O
                         net (fo=1, routed)           0.000    14.795    yf_reg[1]_LDC_i_234_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  yf_reg[1]_LDC_i_150/CO[3]
                         net (fo=1, routed)           0.000    15.327    yf_reg[1]_LDC_i_150_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.661 r  yf_reg[1]_LDC_i_144/O[1]
                         net (fo=2, routed)           1.123    16.784    yf_reg[1]_LDC_i_144_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.303    17.087 r  yf_reg[1]_LDC_i_103/O
                         net (fo=2, routed)           0.983    18.070    yf_reg[1]_LDC_i_103_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.194 r  yf_reg[1]_LDC_i_107/O
                         net (fo=1, routed)           0.000    18.194    yf_reg[1]_LDC_i_107_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.574 r  yf_reg[1]_LDC_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.574    yf_reg[1]_LDC_i_53_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.813 r  yf_reg[1]_LDC_i_49/O[2]
                         net (fo=2, routed)           0.967    19.780    yf_reg[1]_LDC_i_49_n_5
    SLICE_X15Y111        LUT3 (Prop_lut3_I1_O)        0.301    20.081 r  yf_reg[1]_LDC_i_27/O
                         net (fo=2, routed)           0.818    20.899    yf_reg[1]_LDC_i_27_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124    21.023 r  yf_reg[1]_LDC_i_31/O
                         net (fo=1, routed)           0.000    21.023    yf_reg[1]_LDC_i_31_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.399 r  yf_reg[1]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.399    yf_reg[1]_LDC_i_22_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.618 f  yf_reg[1]_LDC_i_25/O[0]
                         net (fo=1, routed)           0.690    22.308    yf_reg[1]_LDC_i_25_n_7
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.295    22.603 r  yf_reg[1]_LDC_i_21/O
                         net (fo=1, routed)           0.000    22.603    yf_reg[1]_LDC_i_21_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.830 r  yf_reg[1]_LDC_i_13/O[1]
                         net (fo=1, routed)           0.959    23.790    yf_reg[1]_LDC_i_13_n_6
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.303    24.093 r  yf_reg[1]_LDC_i_8/O
                         net (fo=1, routed)           0.000    24.093    yf_reg[1]_LDC_i_8_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.673 r  yf_reg[1]_LDC_i_3/O[2]
                         net (fo=6, routed)           1.476    26.149    yf_reg[1]_LDC_i_3_n_5
    SLICE_X7Y106         LUT4 (Prop_lut4_I3_O)        0.302    26.451 r  yf[0]_P_i_2/O
                         net (fo=1, routed)           0.577    27.028    yf[0]_P_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124    27.152 r  yf[0]_P_i_1/O
                         net (fo=2, routed)           0.651    27.803    p_3_in[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I0_O)        0.124    27.927 r  yf[0]_C_i_1/O
                         net (fo=1, routed)           0.000    27.927    yf[0]_C_i_1_n_0
    SLICE_X7Y105         FDCE                                         r  yf_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yf_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.543ns  (logic 8.061ns (35.758%)  route 14.482ns (64.242%))
  Logic Levels:           25  (CARRY4=12 LUT1=3 LUT3=3 LUT4=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.706     5.308    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  random_reg[1]/Q
                         net (fo=9, routed)           0.842     6.668    random[1]
    SLICE_X7Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.792 r  yf_reg[1]_LDC_i_12/O
                         net (fo=1, routed)           0.000     6.792    xf1[1]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  yf_reg[1]_LDC_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    yf_reg[1]_LDC_i_6_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.655 f  yf_reg[1]_LDC_i_24/O[3]
                         net (fo=4, routed)           1.701     9.356    yf_reg[1]_LDC_i_24_n_4
    SLICE_X12Y109        LUT1 (Prop_lut1_I0_O)        0.306     9.662 r  yf_reg[1]_LDC_i_175/O
                         net (fo=1, routed)           0.000     9.662    yf_reg[1]_LDC_i_175_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.042 r  yf_reg[1]_LDC_i_132/CO[3]
                         net (fo=1, routed)           0.000    10.042    yf_reg[1]_LDC_i_132_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.365 r  yf_reg[1]_LDC_i_133/O[1]
                         net (fo=6, routed)           1.310    11.675    yf5[10]
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.306    11.981 r  yf_reg[1]_LDC_i_135/O
                         net (fo=10, routed)          1.204    13.185    yf_reg[1]_LDC_i_135_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.309 r  yf_reg[1]_LDC_i_113/O
                         net (fo=8, routed)           1.362    14.671    yf_reg[1]_LDC_i_113_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  yf_reg[1]_LDC_i_234/O
                         net (fo=1, routed)           0.000    14.795    yf_reg[1]_LDC_i_234_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  yf_reg[1]_LDC_i_150/CO[3]
                         net (fo=1, routed)           0.000    15.327    yf_reg[1]_LDC_i_150_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.661 r  yf_reg[1]_LDC_i_144/O[1]
                         net (fo=2, routed)           1.123    16.784    yf_reg[1]_LDC_i_144_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.303    17.087 r  yf_reg[1]_LDC_i_103/O
                         net (fo=2, routed)           0.983    18.070    yf_reg[1]_LDC_i_103_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.194 r  yf_reg[1]_LDC_i_107/O
                         net (fo=1, routed)           0.000    18.194    yf_reg[1]_LDC_i_107_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.574 r  yf_reg[1]_LDC_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.574    yf_reg[1]_LDC_i_53_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.813 r  yf_reg[1]_LDC_i_49/O[2]
                         net (fo=2, routed)           0.967    19.780    yf_reg[1]_LDC_i_49_n_5
    SLICE_X15Y111        LUT3 (Prop_lut3_I1_O)        0.301    20.081 r  yf_reg[1]_LDC_i_27/O
                         net (fo=2, routed)           0.818    20.899    yf_reg[1]_LDC_i_27_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124    21.023 r  yf_reg[1]_LDC_i_31/O
                         net (fo=1, routed)           0.000    21.023    yf_reg[1]_LDC_i_31_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.399 r  yf_reg[1]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.399    yf_reg[1]_LDC_i_22_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.618 f  yf_reg[1]_LDC_i_25/O[0]
                         net (fo=1, routed)           0.690    22.308    yf_reg[1]_LDC_i_25_n_7
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.295    22.603 r  yf_reg[1]_LDC_i_21/O
                         net (fo=1, routed)           0.000    22.603    yf_reg[1]_LDC_i_21_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.830 r  yf_reg[1]_LDC_i_13/O[1]
                         net (fo=1, routed)           0.959    23.790    yf_reg[1]_LDC_i_13_n_6
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.303    24.093 r  yf_reg[1]_LDC_i_8/O
                         net (fo=1, routed)           0.000    24.093    yf_reg[1]_LDC_i_8_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.673 r  yf_reg[1]_LDC_i_3/O[2]
                         net (fo=6, routed)           1.476    26.149    yf_reg[1]_LDC_i_3_n_5
    SLICE_X7Y106         LUT4 (Prop_lut4_I2_O)        0.330    26.479 r  yf[1]_P_i_4/O
                         net (fo=1, routed)           0.570    27.049    yf[1]_P_i_4_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.326    27.375 r  yf[1]_P_i_1/O
                         net (fo=2, routed)           0.477    27.852    p_3_in[1]
    SLICE_X7Y104         FDPE                                         r  yf_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yf_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.807ns  (logic 7.735ns (35.470%)  route 14.072ns (64.530%))
  Logic Levels:           24  (CARRY4=12 LUT1=3 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.706     5.308    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  random_reg[1]/Q
                         net (fo=9, routed)           0.842     6.668    random[1]
    SLICE_X7Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.792 r  yf_reg[1]_LDC_i_12/O
                         net (fo=1, routed)           0.000     6.792    xf1[1]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  yf_reg[1]_LDC_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    yf_reg[1]_LDC_i_6_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.655 f  yf_reg[1]_LDC_i_24/O[3]
                         net (fo=4, routed)           1.701     9.356    yf_reg[1]_LDC_i_24_n_4
    SLICE_X12Y109        LUT1 (Prop_lut1_I0_O)        0.306     9.662 r  yf_reg[1]_LDC_i_175/O
                         net (fo=1, routed)           0.000     9.662    yf_reg[1]_LDC_i_175_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.042 r  yf_reg[1]_LDC_i_132/CO[3]
                         net (fo=1, routed)           0.000    10.042    yf_reg[1]_LDC_i_132_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.365 r  yf_reg[1]_LDC_i_133/O[1]
                         net (fo=6, routed)           1.310    11.675    yf5[10]
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.306    11.981 r  yf_reg[1]_LDC_i_135/O
                         net (fo=10, routed)          1.204    13.185    yf_reg[1]_LDC_i_135_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.309 r  yf_reg[1]_LDC_i_113/O
                         net (fo=8, routed)           1.362    14.671    yf_reg[1]_LDC_i_113_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  yf_reg[1]_LDC_i_234/O
                         net (fo=1, routed)           0.000    14.795    yf_reg[1]_LDC_i_234_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  yf_reg[1]_LDC_i_150/CO[3]
                         net (fo=1, routed)           0.000    15.327    yf_reg[1]_LDC_i_150_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.661 r  yf_reg[1]_LDC_i_144/O[1]
                         net (fo=2, routed)           1.123    16.784    yf_reg[1]_LDC_i_144_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.303    17.087 r  yf_reg[1]_LDC_i_103/O
                         net (fo=2, routed)           0.983    18.070    yf_reg[1]_LDC_i_103_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.194 r  yf_reg[1]_LDC_i_107/O
                         net (fo=1, routed)           0.000    18.194    yf_reg[1]_LDC_i_107_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.574 r  yf_reg[1]_LDC_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.574    yf_reg[1]_LDC_i_53_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.813 r  yf_reg[1]_LDC_i_49/O[2]
                         net (fo=2, routed)           0.967    19.780    yf_reg[1]_LDC_i_49_n_5
    SLICE_X15Y111        LUT3 (Prop_lut3_I1_O)        0.301    20.081 r  yf_reg[1]_LDC_i_27/O
                         net (fo=2, routed)           0.818    20.899    yf_reg[1]_LDC_i_27_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124    21.023 r  yf_reg[1]_LDC_i_31/O
                         net (fo=1, routed)           0.000    21.023    yf_reg[1]_LDC_i_31_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.399 r  yf_reg[1]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.399    yf_reg[1]_LDC_i_22_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.618 f  yf_reg[1]_LDC_i_25/O[0]
                         net (fo=1, routed)           0.690    22.308    yf_reg[1]_LDC_i_25_n_7
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.295    22.603 r  yf_reg[1]_LDC_i_21/O
                         net (fo=1, routed)           0.000    22.603    yf_reg[1]_LDC_i_21_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.830 r  yf_reg[1]_LDC_i_13/O[1]
                         net (fo=1, routed)           0.959    23.790    yf_reg[1]_LDC_i_13_n_6
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.303    24.093 r  yf_reg[1]_LDC_i_8/O
                         net (fo=1, routed)           0.000    24.093    yf_reg[1]_LDC_i_8_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.673 r  yf_reg[1]_LDC_i_3/O[2]
                         net (fo=6, routed)           1.478    26.151    yf_reg[1]_LDC_i_3_n_5
    SLICE_X7Y106         LUT5 (Prop_lut5_I1_O)        0.330    26.481 f  yf_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.634    27.115    yf_reg[0]_LDC_i_1_n_0
    SLICE_X8Y106         FDPE                                         f  yf_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yf_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.679ns  (logic 7.707ns (35.551%)  route 13.972ns (64.449%))
  Logic Levels:           24  (CARRY4=12 LUT1=3 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.706     5.308    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  random_reg[1]/Q
                         net (fo=9, routed)           0.842     6.668    random[1]
    SLICE_X7Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.792 r  yf_reg[1]_LDC_i_12/O
                         net (fo=1, routed)           0.000     6.792    xf1[1]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  yf_reg[1]_LDC_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    yf_reg[1]_LDC_i_6_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.655 f  yf_reg[1]_LDC_i_24/O[3]
                         net (fo=4, routed)           1.701     9.356    yf_reg[1]_LDC_i_24_n_4
    SLICE_X12Y109        LUT1 (Prop_lut1_I0_O)        0.306     9.662 r  yf_reg[1]_LDC_i_175/O
                         net (fo=1, routed)           0.000     9.662    yf_reg[1]_LDC_i_175_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.042 r  yf_reg[1]_LDC_i_132/CO[3]
                         net (fo=1, routed)           0.000    10.042    yf_reg[1]_LDC_i_132_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.365 r  yf_reg[1]_LDC_i_133/O[1]
                         net (fo=6, routed)           1.310    11.675    yf5[10]
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.306    11.981 r  yf_reg[1]_LDC_i_135/O
                         net (fo=10, routed)          1.204    13.185    yf_reg[1]_LDC_i_135_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.309 r  yf_reg[1]_LDC_i_113/O
                         net (fo=8, routed)           1.362    14.671    yf_reg[1]_LDC_i_113_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  yf_reg[1]_LDC_i_234/O
                         net (fo=1, routed)           0.000    14.795    yf_reg[1]_LDC_i_234_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  yf_reg[1]_LDC_i_150/CO[3]
                         net (fo=1, routed)           0.000    15.327    yf_reg[1]_LDC_i_150_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.661 r  yf_reg[1]_LDC_i_144/O[1]
                         net (fo=2, routed)           1.123    16.784    yf_reg[1]_LDC_i_144_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.303    17.087 r  yf_reg[1]_LDC_i_103/O
                         net (fo=2, routed)           0.983    18.070    yf_reg[1]_LDC_i_103_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.194 r  yf_reg[1]_LDC_i_107/O
                         net (fo=1, routed)           0.000    18.194    yf_reg[1]_LDC_i_107_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.574 r  yf_reg[1]_LDC_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.574    yf_reg[1]_LDC_i_53_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.813 r  yf_reg[1]_LDC_i_49/O[2]
                         net (fo=2, routed)           0.967    19.780    yf_reg[1]_LDC_i_49_n_5
    SLICE_X15Y111        LUT3 (Prop_lut3_I1_O)        0.301    20.081 r  yf_reg[1]_LDC_i_27/O
                         net (fo=2, routed)           0.818    20.899    yf_reg[1]_LDC_i_27_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124    21.023 r  yf_reg[1]_LDC_i_31/O
                         net (fo=1, routed)           0.000    21.023    yf_reg[1]_LDC_i_31_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.399 r  yf_reg[1]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.399    yf_reg[1]_LDC_i_22_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.618 f  yf_reg[1]_LDC_i_25/O[0]
                         net (fo=1, routed)           0.690    22.308    yf_reg[1]_LDC_i_25_n_7
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.295    22.603 r  yf_reg[1]_LDC_i_21/O
                         net (fo=1, routed)           0.000    22.603    yf_reg[1]_LDC_i_21_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.830 r  yf_reg[1]_LDC_i_13/O[1]
                         net (fo=1, routed)           0.959    23.790    yf_reg[1]_LDC_i_13_n_6
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.303    24.093 r  yf_reg[1]_LDC_i_8/O
                         net (fo=1, routed)           0.000    24.093    yf_reg[1]_LDC_i_8_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.673 r  yf_reg[1]_LDC_i_3/O[2]
                         net (fo=6, routed)           1.478    26.151    yf_reg[1]_LDC_i_3_n_5
    SLICE_X7Y106         LUT5 (Prop_lut5_I1_O)        0.302    26.453 f  yf_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.534    26.987    yf_reg[0]_LDC_i_2_n_0
    SLICE_X7Y107         LDCE                                         f  yf_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yf_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.564ns  (logic 7.707ns (35.741%)  route 13.857ns (64.259%))
  Logic Levels:           24  (CARRY4=12 LUT1=3 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.706     5.308    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  random_reg[1]/Q
                         net (fo=9, routed)           0.842     6.668    random[1]
    SLICE_X7Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.792 r  yf_reg[1]_LDC_i_12/O
                         net (fo=1, routed)           0.000     6.792    xf1[1]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  yf_reg[1]_LDC_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    yf_reg[1]_LDC_i_6_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.655 f  yf_reg[1]_LDC_i_24/O[3]
                         net (fo=4, routed)           1.701     9.356    yf_reg[1]_LDC_i_24_n_4
    SLICE_X12Y109        LUT1 (Prop_lut1_I0_O)        0.306     9.662 r  yf_reg[1]_LDC_i_175/O
                         net (fo=1, routed)           0.000     9.662    yf_reg[1]_LDC_i_175_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.042 r  yf_reg[1]_LDC_i_132/CO[3]
                         net (fo=1, routed)           0.000    10.042    yf_reg[1]_LDC_i_132_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.365 r  yf_reg[1]_LDC_i_133/O[1]
                         net (fo=6, routed)           1.310    11.675    yf5[10]
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.306    11.981 r  yf_reg[1]_LDC_i_135/O
                         net (fo=10, routed)          1.204    13.185    yf_reg[1]_LDC_i_135_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.309 r  yf_reg[1]_LDC_i_113/O
                         net (fo=8, routed)           1.362    14.671    yf_reg[1]_LDC_i_113_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  yf_reg[1]_LDC_i_234/O
                         net (fo=1, routed)           0.000    14.795    yf_reg[1]_LDC_i_234_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  yf_reg[1]_LDC_i_150/CO[3]
                         net (fo=1, routed)           0.000    15.327    yf_reg[1]_LDC_i_150_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.661 r  yf_reg[1]_LDC_i_144/O[1]
                         net (fo=2, routed)           1.123    16.784    yf_reg[1]_LDC_i_144_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.303    17.087 r  yf_reg[1]_LDC_i_103/O
                         net (fo=2, routed)           0.983    18.070    yf_reg[1]_LDC_i_103_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.194 r  yf_reg[1]_LDC_i_107/O
                         net (fo=1, routed)           0.000    18.194    yf_reg[1]_LDC_i_107_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.574 r  yf_reg[1]_LDC_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.574    yf_reg[1]_LDC_i_53_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.813 r  yf_reg[1]_LDC_i_49/O[2]
                         net (fo=2, routed)           0.967    19.780    yf_reg[1]_LDC_i_49_n_5
    SLICE_X15Y111        LUT3 (Prop_lut3_I1_O)        0.301    20.081 r  yf_reg[1]_LDC_i_27/O
                         net (fo=2, routed)           0.818    20.899    yf_reg[1]_LDC_i_27_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124    21.023 r  yf_reg[1]_LDC_i_31/O
                         net (fo=1, routed)           0.000    21.023    yf_reg[1]_LDC_i_31_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.399 r  yf_reg[1]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.399    yf_reg[1]_LDC_i_22_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.618 f  yf_reg[1]_LDC_i_25/O[0]
                         net (fo=1, routed)           0.690    22.308    yf_reg[1]_LDC_i_25_n_7
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.295    22.603 r  yf_reg[1]_LDC_i_21/O
                         net (fo=1, routed)           0.000    22.603    yf_reg[1]_LDC_i_21_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.830 r  yf_reg[1]_LDC_i_13/O[1]
                         net (fo=1, routed)           0.959    23.790    yf_reg[1]_LDC_i_13_n_6
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.303    24.093 r  yf_reg[1]_LDC_i_8/O
                         net (fo=1, routed)           0.000    24.093    yf_reg[1]_LDC_i_8_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.673 r  yf_reg[1]_LDC_i_3/O[2]
                         net (fo=6, routed)           1.267    25.939    yf_reg[1]_LDC_i_3_n_5
    SLICE_X7Y106         LUT5 (Prop_lut5_I2_O)        0.302    26.241 f  yf_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.631    26.872    yf_reg[1]_LDC_i_2_n_0
    SLICE_X7Y106         LDCE                                         f  yf_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yf_reg[0]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.505ns  (logic 7.707ns (35.838%)  route 13.798ns (64.162%))
  Logic Levels:           24  (CARRY4=12 LUT1=3 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.706     5.308    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  random_reg[1]/Q
                         net (fo=9, routed)           0.842     6.668    random[1]
    SLICE_X7Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.792 r  yf_reg[1]_LDC_i_12/O
                         net (fo=1, routed)           0.000     6.792    xf1[1]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  yf_reg[1]_LDC_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    yf_reg[1]_LDC_i_6_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.655 f  yf_reg[1]_LDC_i_24/O[3]
                         net (fo=4, routed)           1.701     9.356    yf_reg[1]_LDC_i_24_n_4
    SLICE_X12Y109        LUT1 (Prop_lut1_I0_O)        0.306     9.662 r  yf_reg[1]_LDC_i_175/O
                         net (fo=1, routed)           0.000     9.662    yf_reg[1]_LDC_i_175_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.042 r  yf_reg[1]_LDC_i_132/CO[3]
                         net (fo=1, routed)           0.000    10.042    yf_reg[1]_LDC_i_132_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.365 r  yf_reg[1]_LDC_i_133/O[1]
                         net (fo=6, routed)           1.310    11.675    yf5[10]
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.306    11.981 r  yf_reg[1]_LDC_i_135/O
                         net (fo=10, routed)          1.204    13.185    yf_reg[1]_LDC_i_135_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.309 r  yf_reg[1]_LDC_i_113/O
                         net (fo=8, routed)           1.362    14.671    yf_reg[1]_LDC_i_113_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  yf_reg[1]_LDC_i_234/O
                         net (fo=1, routed)           0.000    14.795    yf_reg[1]_LDC_i_234_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  yf_reg[1]_LDC_i_150/CO[3]
                         net (fo=1, routed)           0.000    15.327    yf_reg[1]_LDC_i_150_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.661 r  yf_reg[1]_LDC_i_144/O[1]
                         net (fo=2, routed)           1.123    16.784    yf_reg[1]_LDC_i_144_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.303    17.087 r  yf_reg[1]_LDC_i_103/O
                         net (fo=2, routed)           0.983    18.070    yf_reg[1]_LDC_i_103_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.194 r  yf_reg[1]_LDC_i_107/O
                         net (fo=1, routed)           0.000    18.194    yf_reg[1]_LDC_i_107_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.574 r  yf_reg[1]_LDC_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.574    yf_reg[1]_LDC_i_53_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.813 r  yf_reg[1]_LDC_i_49/O[2]
                         net (fo=2, routed)           0.967    19.780    yf_reg[1]_LDC_i_49_n_5
    SLICE_X15Y111        LUT3 (Prop_lut3_I1_O)        0.301    20.081 r  yf_reg[1]_LDC_i_27/O
                         net (fo=2, routed)           0.818    20.899    yf_reg[1]_LDC_i_27_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124    21.023 r  yf_reg[1]_LDC_i_31/O
                         net (fo=1, routed)           0.000    21.023    yf_reg[1]_LDC_i_31_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.399 r  yf_reg[1]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.399    yf_reg[1]_LDC_i_22_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.618 f  yf_reg[1]_LDC_i_25/O[0]
                         net (fo=1, routed)           0.690    22.308    yf_reg[1]_LDC_i_25_n_7
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.295    22.603 r  yf_reg[1]_LDC_i_21/O
                         net (fo=1, routed)           0.000    22.603    yf_reg[1]_LDC_i_21_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.830 r  yf_reg[1]_LDC_i_13/O[1]
                         net (fo=1, routed)           0.959    23.790    yf_reg[1]_LDC_i_13_n_6
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.303    24.093 r  yf_reg[1]_LDC_i_8/O
                         net (fo=1, routed)           0.000    24.093    yf_reg[1]_LDC_i_8_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.673 r  yf_reg[1]_LDC_i_3/O[2]
                         net (fo=6, routed)           1.478    26.151    yf_reg[1]_LDC_i_3_n_5
    SLICE_X7Y106         LUT5 (Prop_lut5_I1_O)        0.302    26.453 f  yf_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.360    26.813    yf_reg[0]_LDC_i_2_n_0
    SLICE_X7Y105         FDCE                                         f  yf_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yf_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.472ns  (logic 7.737ns (36.033%)  route 13.735ns (63.967%))
  Logic Levels:           24  (CARRY4=12 LUT1=3 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.706     5.308    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  random_reg[1]/Q
                         net (fo=9, routed)           0.842     6.668    random[1]
    SLICE_X7Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.792 r  yf_reg[1]_LDC_i_12/O
                         net (fo=1, routed)           0.000     6.792    xf1[1]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  yf_reg[1]_LDC_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    yf_reg[1]_LDC_i_6_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.655 f  yf_reg[1]_LDC_i_24/O[3]
                         net (fo=4, routed)           1.701     9.356    yf_reg[1]_LDC_i_24_n_4
    SLICE_X12Y109        LUT1 (Prop_lut1_I0_O)        0.306     9.662 r  yf_reg[1]_LDC_i_175/O
                         net (fo=1, routed)           0.000     9.662    yf_reg[1]_LDC_i_175_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.042 r  yf_reg[1]_LDC_i_132/CO[3]
                         net (fo=1, routed)           0.000    10.042    yf_reg[1]_LDC_i_132_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.365 r  yf_reg[1]_LDC_i_133/O[1]
                         net (fo=6, routed)           1.310    11.675    yf5[10]
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.306    11.981 r  yf_reg[1]_LDC_i_135/O
                         net (fo=10, routed)          1.204    13.185    yf_reg[1]_LDC_i_135_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.309 r  yf_reg[1]_LDC_i_113/O
                         net (fo=8, routed)           1.362    14.671    yf_reg[1]_LDC_i_113_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  yf_reg[1]_LDC_i_234/O
                         net (fo=1, routed)           0.000    14.795    yf_reg[1]_LDC_i_234_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  yf_reg[1]_LDC_i_150/CO[3]
                         net (fo=1, routed)           0.000    15.327    yf_reg[1]_LDC_i_150_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.661 r  yf_reg[1]_LDC_i_144/O[1]
                         net (fo=2, routed)           1.123    16.784    yf_reg[1]_LDC_i_144_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.303    17.087 r  yf_reg[1]_LDC_i_103/O
                         net (fo=2, routed)           0.983    18.070    yf_reg[1]_LDC_i_103_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.194 r  yf_reg[1]_LDC_i_107/O
                         net (fo=1, routed)           0.000    18.194    yf_reg[1]_LDC_i_107_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.574 r  yf_reg[1]_LDC_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.574    yf_reg[1]_LDC_i_53_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.813 r  yf_reg[1]_LDC_i_49/O[2]
                         net (fo=2, routed)           0.967    19.780    yf_reg[1]_LDC_i_49_n_5
    SLICE_X15Y111        LUT3 (Prop_lut3_I1_O)        0.301    20.081 r  yf_reg[1]_LDC_i_27/O
                         net (fo=2, routed)           0.818    20.899    yf_reg[1]_LDC_i_27_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124    21.023 r  yf_reg[1]_LDC_i_31/O
                         net (fo=1, routed)           0.000    21.023    yf_reg[1]_LDC_i_31_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.399 r  yf_reg[1]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.399    yf_reg[1]_LDC_i_22_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.618 f  yf_reg[1]_LDC_i_25/O[0]
                         net (fo=1, routed)           0.690    22.308    yf_reg[1]_LDC_i_25_n_7
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.295    22.603 r  yf_reg[1]_LDC_i_21/O
                         net (fo=1, routed)           0.000    22.603    yf_reg[1]_LDC_i_21_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.830 r  yf_reg[1]_LDC_i_13/O[1]
                         net (fo=1, routed)           0.959    23.790    yf_reg[1]_LDC_i_13_n_6
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.303    24.093 r  yf_reg[1]_LDC_i_8/O
                         net (fo=1, routed)           0.000    24.093    yf_reg[1]_LDC_i_8_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.673 r  yf_reg[1]_LDC_i_3/O[2]
                         net (fo=6, routed)           1.267    25.939    yf_reg[1]_LDC_i_3_n_5
    SLICE_X7Y106         LUT5 (Prop_lut5_I2_O)        0.332    26.271 f  yf_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.509    26.780    yf_reg[1]_LDC_i_1_n_0
    SLICE_X7Y104         FDPE                                         f  yf_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yf_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.472ns  (logic 7.707ns (35.894%)  route 13.765ns (64.106%))
  Logic Levels:           24  (CARRY4=12 LUT1=3 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.706     5.308    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  random_reg[1]/Q
                         net (fo=9, routed)           0.842     6.668    random[1]
    SLICE_X7Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.792 r  yf_reg[1]_LDC_i_12/O
                         net (fo=1, routed)           0.000     6.792    xf1[1]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  yf_reg[1]_LDC_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    yf_reg[1]_LDC_i_6_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.655 f  yf_reg[1]_LDC_i_24/O[3]
                         net (fo=4, routed)           1.701     9.356    yf_reg[1]_LDC_i_24_n_4
    SLICE_X12Y109        LUT1 (Prop_lut1_I0_O)        0.306     9.662 r  yf_reg[1]_LDC_i_175/O
                         net (fo=1, routed)           0.000     9.662    yf_reg[1]_LDC_i_175_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.042 r  yf_reg[1]_LDC_i_132/CO[3]
                         net (fo=1, routed)           0.000    10.042    yf_reg[1]_LDC_i_132_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.365 r  yf_reg[1]_LDC_i_133/O[1]
                         net (fo=6, routed)           1.310    11.675    yf5[10]
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.306    11.981 r  yf_reg[1]_LDC_i_135/O
                         net (fo=10, routed)          1.204    13.185    yf_reg[1]_LDC_i_135_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.309 r  yf_reg[1]_LDC_i_113/O
                         net (fo=8, routed)           1.362    14.671    yf_reg[1]_LDC_i_113_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  yf_reg[1]_LDC_i_234/O
                         net (fo=1, routed)           0.000    14.795    yf_reg[1]_LDC_i_234_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  yf_reg[1]_LDC_i_150/CO[3]
                         net (fo=1, routed)           0.000    15.327    yf_reg[1]_LDC_i_150_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.661 r  yf_reg[1]_LDC_i_144/O[1]
                         net (fo=2, routed)           1.123    16.784    yf_reg[1]_LDC_i_144_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.303    17.087 r  yf_reg[1]_LDC_i_103/O
                         net (fo=2, routed)           0.983    18.070    yf_reg[1]_LDC_i_103_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.194 r  yf_reg[1]_LDC_i_107/O
                         net (fo=1, routed)           0.000    18.194    yf_reg[1]_LDC_i_107_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.574 r  yf_reg[1]_LDC_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.574    yf_reg[1]_LDC_i_53_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.813 r  yf_reg[1]_LDC_i_49/O[2]
                         net (fo=2, routed)           0.967    19.780    yf_reg[1]_LDC_i_49_n_5
    SLICE_X15Y111        LUT3 (Prop_lut3_I1_O)        0.301    20.081 r  yf_reg[1]_LDC_i_27/O
                         net (fo=2, routed)           0.818    20.899    yf_reg[1]_LDC_i_27_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124    21.023 r  yf_reg[1]_LDC_i_31/O
                         net (fo=1, routed)           0.000    21.023    yf_reg[1]_LDC_i_31_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.399 r  yf_reg[1]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.399    yf_reg[1]_LDC_i_22_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.618 f  yf_reg[1]_LDC_i_25/O[0]
                         net (fo=1, routed)           0.690    22.308    yf_reg[1]_LDC_i_25_n_7
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.295    22.603 r  yf_reg[1]_LDC_i_21/O
                         net (fo=1, routed)           0.000    22.603    yf_reg[1]_LDC_i_21_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.830 r  yf_reg[1]_LDC_i_13/O[1]
                         net (fo=1, routed)           0.959    23.790    yf_reg[1]_LDC_i_13_n_6
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.303    24.093 r  yf_reg[1]_LDC_i_8/O
                         net (fo=1, routed)           0.000    24.093    yf_reg[1]_LDC_i_8_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.673 r  yf_reg[1]_LDC_i_3/O[2]
                         net (fo=6, routed)           1.267    25.939    yf_reg[1]_LDC_i_3_n_5
    SLICE_X7Y106         LUT5 (Prop_lut5_I2_O)        0.302    26.241 f  yf_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.539    26.780    yf_reg[1]_LDC_i_2_n_0
    SLICE_X6Y104         FDCE                                         f  yf_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.186ns (33.261%)  route 0.373ns (66.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  random_reg[0]/Q
                         net (fo=36, routed)          0.207     1.865    random[0]
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.045     1.910 r  xf[1]_P_i_1/O
                         net (fo=2, routed)           0.166     2.076    xf[1]
    SLICE_X6Y106         FDPE                                         r  xf_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.231ns (39.804%)  route 0.349ns (60.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  random_reg[0]/Q
                         net (fo=36, routed)          0.207     1.865    random[0]
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.045     1.910 r  xf[1]_P_i_1/O
                         net (fo=2, routed)           0.142     2.052    xf[1]
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.045     2.097 r  xf[1]_C_i_1/O
                         net (fo=1, routed)           0.000     2.097    xf[1]_C_i_1_n_0
    SLICE_X6Y105         FDCE                                         r  xf_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.186ns (29.916%)  route 0.436ns (70.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  random_reg[0]/Q
                         net (fo=36, routed)          0.249     1.907    random[0]
    SLICE_X6Y104         LUT2 (Prop_lut2_I0_O)        0.045     1.952 f  xf_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.186     2.138    xf_reg[0]_LDC_i_1_n_0
    SLICE_X6Y103         FDPE                                         f  xf_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.624ns  (logic 0.209ns (33.497%)  route 0.415ns (66.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  random_reg[1]/Q
                         net (fo=9, routed)           0.231     1.910    random[1]
    SLICE_X5Y106         LUT2 (Prop_lut2_I1_O)        0.045     1.955 f  xf_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.184     2.139    xf_reg[1]_LDC_i_2_n_0
    SLICE_X5Y106         LDCE                                         f  xf_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.212ns (33.908%)  route 0.413ns (66.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  random_reg[1]/Q
                         net (fo=9, routed)           0.231     1.910    random[1]
    SLICE_X5Y106         LUT2 (Prop_lut2_I0_O)        0.048     1.958 f  xf_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.182     2.141    xf_reg[1]_LDC_i_1_n_0
    SLICE_X6Y106         FDPE                                         f  xf_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.186ns (28.408%)  route 0.469ns (71.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  random_reg[0]/Q
                         net (fo=36, routed)          0.346     2.004    random[0]
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.045     2.049 r  xf[2]_P_i_1/O
                         net (fo=2, routed)           0.122     2.171    xf[2]
    SLICE_X5Y105         FDPE                                         r  xf_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_reg[2]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.209ns (31.428%)  route 0.456ns (68.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  random_reg[2]/Q
                         net (fo=7, routed)           0.332     2.012    random[2]
    SLICE_X5Y105         LUT2 (Prop_lut2_I1_O)        0.045     2.057 f  xf_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.124     2.180    xf_reg[2]_LDC_i_2_n_0
    SLICE_X4Y105         FDCE                                         f  xf_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_reg[0]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.190ns (28.583%)  route 0.475ns (71.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  random_reg[0]/Q
                         net (fo=36, routed)          0.249     1.907    random[0]
    SLICE_X6Y104         LUT2 (Prop_lut2_I1_O)        0.049     1.956 f  xf_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.225     2.181    xf_reg[0]_LDC_i_2_n_0
    SLICE_X7Y103         FDCE                                         f  xf_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.209ns (30.929%)  route 0.467ns (69.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  random_reg[1]/Q
                         net (fo=9, routed)           0.231     1.910    random[1]
    SLICE_X5Y106         LUT2 (Prop_lut2_I1_O)        0.045     1.955 f  xf_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.236     2.191    xf_reg[1]_LDC_i_2_n_0
    SLICE_X6Y105         FDCE                                         f  xf_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.186ns (26.775%)  route 0.509ns (73.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  random_reg[0]/Q
                         net (fo=36, routed)          0.389     2.047    random[0]
    SLICE_X6Y104         LUT5 (Prop_lut5_I1_O)        0.045     2.092 r  xf[0]_P_i_1/O
                         net (fo=2, routed)           0.119     2.211    xf[0]
    SLICE_X6Y103         FDPE                                         r  xf_reg[0]_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xf_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            val1_reg[vector][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.028ns  (logic 1.891ns (26.906%)  route 5.137ns (73.094%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE                         0.000     0.000 r  xf_reg[2]_P/C
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  xf_reg[2]_P/Q
                         net (fo=3, routed)           0.830     1.286    xf_reg[2]_P_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124     1.410 r  xf[31]_i_18/O
                         net (fo=13, routed)          1.715     3.125    xf[31]_i_18_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.124     3.249 r  val1[vector][2]_i_16/O
                         net (fo=1, routed)           0.000     3.249    val1[vector][2]_i_16_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.781 r  val1_reg[vector][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.781    val1_reg[vector][2]_i_8_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  val1_reg[vector][2]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.896    val1_reg[vector][2]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.124 r  val1_reg[vector][2]_i_3/CO[2]
                         net (fo=60, routed)          2.592     6.715    score1
    SLICE_X8Y104         LUT5 (Prop_lut5_I3_O)        0.313     7.028 r  val1[vector][1]_i_1/O
                         net (fo=1, routed)           0.000     7.028    val1[vector][1]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  val1_reg[vector][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508     4.930    clk_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  val1_reg[vector][1]/C

Slack:                    inf
  Source:                 xf_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            val_reg[vector][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 1.891ns (33.428%)  route 3.766ns (66.572%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE                         0.000     0.000 r  xf_reg[2]_P/C
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  xf_reg[2]_P/Q
                         net (fo=3, routed)           0.830     1.286    xf_reg[2]_P_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124     1.410 r  xf[31]_i_18/O
                         net (fo=13, routed)          1.715     3.125    xf[31]_i_18_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.124     3.249 r  val1[vector][2]_i_16/O
                         net (fo=1, routed)           0.000     3.249    val1[vector][2]_i_16_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.781 r  val1_reg[vector][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.781    val1_reg[vector][2]_i_8_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  val1_reg[vector][2]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.896    val1_reg[vector][2]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.124 r  val1_reg[vector][2]_i_3/CO[2]
                         net (fo=60, routed)          1.220     5.344    score1
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.313     5.657 r  val[vector][0]_i_1/O
                         net (fo=1, routed)           0.000     5.657    val[vector][0]_i_1_n_0
    SLICE_X9Y101         FDRE                                         r  val_reg[vector][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.509     4.931    clk_IBUF_BUFG
    SLICE_X9Y101         FDRE                                         r  val_reg[vector][0]/C

Slack:                    inf
  Source:                 xf_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            val1_reg[vector][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.917ns (35.027%)  route 3.556ns (64.973%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE                         0.000     0.000 r  xf_reg[2]_P/C
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  xf_reg[2]_P/Q
                         net (fo=3, routed)           0.830     1.286    xf_reg[2]_P_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124     1.410 r  xf[31]_i_18/O
                         net (fo=13, routed)          1.715     3.125    xf[31]_i_18_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.124     3.249 r  val1[vector][2]_i_16/O
                         net (fo=1, routed)           0.000     3.249    val1[vector][2]_i_16_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.781 r  val1_reg[vector][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.781    val1_reg[vector][2]_i_8_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  val1_reg[vector][2]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.896    val1_reg[vector][2]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.124 r  val1_reg[vector][2]_i_3/CO[2]
                         net (fo=60, routed)          1.010     5.134    score1
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.339     5.473 r  val1[vector][2]_i_1/O
                         net (fo=1, routed)           0.000     5.473    val1[vector][2]_i_1_n_0
    SLICE_X9Y100         FDRE                                         r  val1_reg[vector][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.509     4.931    clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  val1_reg[vector][2]/C

Slack:                    inf
  Source:                 xf_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            val1_reg[vector][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.447ns  (logic 1.891ns (34.717%)  route 3.556ns (65.283%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE                         0.000     0.000 r  xf_reg[2]_P/C
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  xf_reg[2]_P/Q
                         net (fo=3, routed)           0.830     1.286    xf_reg[2]_P_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124     1.410 r  xf[31]_i_18/O
                         net (fo=13, routed)          1.715     3.125    xf[31]_i_18_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.124     3.249 r  val1[vector][2]_i_16/O
                         net (fo=1, routed)           0.000     3.249    val1[vector][2]_i_16_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.781 r  val1_reg[vector][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.781    val1_reg[vector][2]_i_8_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  val1_reg[vector][2]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.896    val1_reg[vector][2]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.124 r  val1_reg[vector][2]_i_3/CO[2]
                         net (fo=60, routed)          1.010     5.134    score1
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.313     5.447 r  val1[vector][0]_i_1/O
                         net (fo=1, routed)           0.000     5.447    val1[vector][0]_i_1_n_0
    SLICE_X9Y100         FDRE                                         r  val1_reg[vector][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.509     4.931    clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  val1_reg[vector][0]/C

Slack:                    inf
  Source:                 xf_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            val_reg[vector][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 1.891ns (34.832%)  route 3.538ns (65.168%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE                         0.000     0.000 r  xf_reg[2]_P/C
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  xf_reg[2]_P/Q
                         net (fo=3, routed)           0.830     1.286    xf_reg[2]_P_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124     1.410 r  xf[31]_i_18/O
                         net (fo=13, routed)          1.715     3.125    xf[31]_i_18_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.124     3.249 r  val1[vector][2]_i_16/O
                         net (fo=1, routed)           0.000     3.249    val1[vector][2]_i_16_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.781 r  val1_reg[vector][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.781    val1_reg[vector][2]_i_8_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  val1_reg[vector][2]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.896    val1_reg[vector][2]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.124 r  val1_reg[vector][2]_i_3/CO[2]
                         net (fo=60, routed)          0.992     5.116    score1
    SLICE_X9Y101         LUT5 (Prop_lut5_I3_O)        0.313     5.429 r  val[vector][1]_i_1/O
                         net (fo=1, routed)           0.000     5.429    val[vector][1]_i_1_n_0
    SLICE_X9Y101         FDRE                                         r  val_reg[vector][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.509     4.931    clk_IBUF_BUFG
    SLICE_X9Y101         FDRE                                         r  val_reg[vector][1]/C

Slack:                    inf
  Source:                 xf_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            val_reg[vector][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.279ns  (logic 1.891ns (35.822%)  route 3.388ns (64.178%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE                         0.000     0.000 r  xf_reg[2]_P/C
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  xf_reg[2]_P/Q
                         net (fo=3, routed)           0.830     1.286    xf_reg[2]_P_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124     1.410 r  xf[31]_i_18/O
                         net (fo=13, routed)          1.715     3.125    xf[31]_i_18_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.124     3.249 r  val1[vector][2]_i_16/O
                         net (fo=1, routed)           0.000     3.249    val1[vector][2]_i_16_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.781 r  val1_reg[vector][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.781    val1_reg[vector][2]_i_8_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  val1_reg[vector][2]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.896    val1_reg[vector][2]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.124 r  val1_reg[vector][2]_i_3/CO[2]
                         net (fo=60, routed)          0.842     4.966    score1
    SLICE_X9Y100         LUT5 (Prop_lut5_I4_O)        0.313     5.279 r  val[vector][2]_i_1/O
                         net (fo=1, routed)           0.000     5.279    val[vector][2]_i_1_n_0
    SLICE_X9Y100         FDRE                                         r  val_reg[vector][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.509     4.931    clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  val_reg[vector][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yp_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            val_reg[vector][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.231ns (40.256%)  route 0.343ns (59.744%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE                         0.000     0.000 r  yp_reg[5]/C
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  yp_reg[5]/Q
                         net (fo=7, routed)           0.292     0.433    yp[5]
    SLICE_X9Y101         LUT6 (Prop_lut6_I4_O)        0.045     0.478 r  val[vector][0]_i_2/O
                         net (fo=1, routed)           0.051     0.529    val[vector][0]_i_2_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.045     0.574 r  val[vector][0]_i_1/O
                         net (fo=1, routed)           0.000     0.574    val[vector][0]_i_1_n_0
    SLICE_X9Y101         FDRE                                         r  val_reg[vector][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.841     2.006    clk_IBUF_BUFG
    SLICE_X9Y101         FDRE                                         r  val_reg[vector][0]/C

Slack:                    inf
  Source:                 yp_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            val_reg[vector][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.745%)  route 0.350ns (60.255%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE                         0.000     0.000 r  yp_reg[3]/C
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  yp_reg[3]/Q
                         net (fo=7, routed)           0.300     0.441    yp[3]
    SLICE_X9Y100         LUT6 (Prop_lut6_I3_O)        0.045     0.486 r  val[vector][2]_i_3/O
                         net (fo=1, routed)           0.050     0.536    val[vector][2]_i_3_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I1_O)        0.045     0.581 r  val[vector][2]_i_1/O
                         net (fo=1, routed)           0.000     0.581    val[vector][2]_i_1_n_0
    SLICE_X9Y100         FDRE                                         r  val_reg[vector][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.841     2.006    clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  val_reg[vector][2]/C

Slack:                    inf
  Source:                 yf_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            val1_reg[vector][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.254ns (40.051%)  route 0.380ns (59.949%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE                         0.000     0.000 r  yf_reg[1]_C/C
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  yf_reg[1]_C/Q
                         net (fo=5, routed)           0.218     0.382    yf_reg[1]_C_n_0
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.045     0.427 f  val1[vector][1]_i_3/O
                         net (fo=4, routed)           0.162     0.589    yf[1]
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.045     0.634 r  val1[vector][1]_i_1/O
                         net (fo=1, routed)           0.000     0.634    val1[vector][1]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  val1_reg[vector][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.840     2.005    clk_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  val1_reg[vector][1]/C

Slack:                    inf
  Source:                 yf_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            val_reg[vector][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.318ns (43.765%)  route 0.409ns (56.235%))
  Logic Levels:           3  (FDPE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDPE                         0.000     0.000 r  yf_reg[0]_P/C
    SLICE_X8Y106         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  yf_reg[0]_P/Q
                         net (fo=5, routed)           0.242     0.406    yf_reg[0]_P_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I2_O)        0.043     0.449 r  val[vector][1]_i_3/O
                         net (fo=1, routed)           0.167     0.616    val[vector][1]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.111     0.727 r  val[vector][1]_i_1/O
                         net (fo=1, routed)           0.000     0.727    val[vector][1]_i_1_n_0
    SLICE_X9Y101         FDRE                                         r  val_reg[vector][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.841     2.006    clk_IBUF_BUFG
    SLICE_X9Y101         FDRE                                         r  val_reg[vector][1]/C

Slack:                    inf
  Source:                 yf_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            val1_reg[vector][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.253ns (32.346%)  route 0.529ns (67.654%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDPE                         0.000     0.000 r  yf_reg[0]_P/C
    SLICE_X8Y106         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  yf_reg[0]_P/Q
                         net (fo=5, routed)           0.170     0.334    yf_reg[0]_P_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I0_O)        0.045     0.379 f  val1[vector][2]_i_2/O
                         net (fo=3, routed)           0.359     0.738    val1[vector][2]_i_2_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I0_O)        0.044     0.782 r  val1[vector][2]_i_1/O
                         net (fo=1, routed)           0.000     0.782    val1[vector][2]_i_1_n_0
    SLICE_X9Y100         FDRE                                         r  val1_reg[vector][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.841     2.006    clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  val1_reg[vector][2]/C

Slack:                    inf
  Source:                 yf_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            val1_reg[vector][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.330ns (35.127%)  route 0.609ns (64.873%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDPE                         0.000     0.000 r  yf_reg[0]_P/C
    SLICE_X8Y106         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  yf_reg[0]_P/Q
                         net (fo=5, routed)           0.170     0.334    yf_reg[0]_P_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.048     0.382 f  val1[vector][0]_i_2/O
                         net (fo=3, routed)           0.440     0.821    val1[vector][0]_i_2_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I0_O)        0.118     0.939 r  val1[vector][0]_i_1/O
                         net (fo=1, routed)           0.000     0.939    val1[vector][0]_i_1_n_0
    SLICE_X9Y100         FDRE                                         r  val1_reg[vector][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.841     2.006    clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  val1_reg[vector][0]/C





