[
    {
        "content": "<p><span class=\"user-mention\" data-user-id=\"254110\">@Andrew Brown</span> <span class=\"user-mention\" data-user-id=\"253994\">@Alex Crichton</span> -- following up on the discussion of TLB shootdowns and a new Intel ISA feature to do this without IPIs -- for reference, here's the single instruction in AArch64 that does this (from the macOS kernel): <a href=\"https://github.com/apple/darwin-xnu/blob/2ff845c2e033bd0ff64b5b6aa6063a1f8f65aa32/osfmk/arm64/tlb.h#L207\">https://github.com/apple/darwin-xnu/blob/2ff845c2e033bd0ff64b5b6aa6063a1f8f65aa32/osfmk/arm64/tlb.h#L207</a></p>",
        "id": 423867024,
        "sender_full_name": "Chris Fallin",
        "timestamp": 1709141094
    },
    {
        "content": "<p>AFAICT, this is standardized Arm, too, not an Apple extension</p>",
        "id": 423867089,
        "sender_full_name": "Chris Fallin",
        "timestamp": 1709141119
    },
    {
        "content": "<p>oh nice, I'm trying to profile locally if I can get good scaling but I'm seeing it level off around 4 cores (ish) again, sort of hard to test though b/c there's no <code>taskset</code> on macos</p>",
        "id": 423868545,
        "sender_full_name": "Alex Crichton",
        "timestamp": 1709141624
    },
    {
        "content": "<p>I know though that on aarch64 linux I don't see great scaling</p>",
        "id": 423868561,
        "sender_full_name": "Alex Crichton",
        "timestamp": 1709141633
    },
    {
        "content": "<p>I seem to remember trying this once on aarch64 and finding good scaling (or at least, not seeing IPIs); I think aarch64 linux uses that instruction too; but maybe it's a more recent ISA level?</p>",
        "id": 423868754,
        "sender_full_name": "Chris Fallin",
        "timestamp": 1709141691
    },
    {
        "content": "<p>on the aarch64 ba server in a <code>perf</code> profile I see <code>__flush_tlb_range</code> at the top and a <code>nop</code> instruction after <code>tlbi    vale1is, x1</code> has some samples</p>",
        "id": 423869425,
        "sender_full_name": "Alex Crichton",
        "timestamp": 1709141933
    },
    {
        "content": "<p>the hottest instruction in that function though is a <code>dsb ish</code></p>",
        "id": 423869469,
        "sender_full_name": "Alex Crichton",
        "timestamp": 1709141950
    },
    {
        "content": "<p>ah, so that's probably a fence to give synchronous semantics (other threads observe new as soon as this syscall returns); still expensive on some cores, darn</p>",
        "id": 423869670,
        "sender_full_name": "Chris Fallin",
        "timestamp": 1709142008
    },
    {
        "content": "<p>yeah, it waits (data sync barrier) for every pending operation related to cache, tlb, branch predictors, and that kind of stuff. \"ish\" means it's shareable between cores within the same processor but not necessarily other devices in the same soc</p>",
        "id": 423912279,
        "sender_full_name": "L. Pereira",
        "timestamp": 1709158420
    }
]