Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 13:57:35 2020
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu2cg-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_zynq_ultra_ps_e_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_zynq_ultra_ps_e_0_1 (xilinx.com:ip:zynq_ultra_ps_e:3.3 (Rev. 2)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter PSU__GPIO_EMIO__PERIPHERAL__IO to value 95 (source 'default')
WARNING: upgrade cannot add parameter PSU__USE__USB3_0_HUB with default value 0 : a parameter called PSU__USE__USB3_0_HUB already exists in zynq_ultra_ps_e_v3_3
WARNING: upgrade cannot add parameter PSU__USE__USB3_1_HUB with default value 0 : a parameter called PSU__USE__USB3_1_HUB already exists in zynq_ultra_ps_e_v3_3
Set parameter PSU__PROTECTION__FPD_SEGMENTS to value SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 13:57:35 2020
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu2cg-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps7_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps7_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 13:57:35 2020
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu2cg-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the conversion of design_1_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 22)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 13:57:35 2020
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu2cg-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_led_register_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_led_register_0_1 (xilinx.com:hls:led_register:1.0 (Rev. 2010200920)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 13:57:35 2020
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu2cg-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cpu_reg_v1_0_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_cpu_reg_v1_0_0_1 (xilinx.com:user:cpu_reg_v1_0:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  2 15:47:32 2020
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cpu_reg_v1_0_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_cpu_reg_v1_0_0_0 (xilinx.com:user:cpu_reg_v1_0:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_cpu_reg_v1_0_0_0'. These changes may impact your design.


-Upgrade has added port 'reg_out10'

-Upgrade has added port 'reg_out11'

-Upgrade has added port 'reg_out12'

-Upgrade has added port 'reg_out13'

-Upgrade has added port 'reg_out14'

-Upgrade has added port 'reg_out15'

-Upgrade has added port 'reg_out5'

-Upgrade has added port 'reg_out6'

-Upgrade has added port 'reg_out7'

-Upgrade has added port 'reg_out8'

-Upgrade has added port 'reg_out9'


