{"version":"1.1.0","info":[["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing/arc_tan.sv",[[[[[["arc_tan",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[40,17]],[[["Gx",[[1,2],[1,35]],[[1,33],[1,35]],["arc_tan"],["port","signed"]],["Gy",[[1,37],[1,39]],[[1,37],[1,39]],["arc_tan"],["port","Gx"]],["angle",[[2,2],[2,38]],[[2,33],[2,38]],["arc_tan"],["port","logic"]],["Gx_u",[[5,2],[5,19]],[[5,15],[5,19]],["arc_tan"],["variable","logic"]],["Gy_u",[[5,2],[5,25]],[[5,21],[5,25]],["arc_tan"],["variable","Gx_u"]],["Gx_cl",[[6,2],[6,20]],[[6,15],[6,20]],["arc_tan"],["variable","logic"]],["Gx_ch",[[6,2],[6,27]],[[6,22],[6,27]],["arc_tan"],["variable","Gx_cl"]],["Gy_c",[[7,2],[7,19]],[[7,15],[7,19]],["arc_tan"],["variable","logic"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing/canny_edge_top.sv",[[[[[["canny_edge_top",[[0,0],[9,4]],[[0,7],[0,21]],[],["module"]],[123,24]],[[["clk",[[3,4],[3,27]],[[3,24],[3,27]],["canny_edge_top"],["port","logic"]],["rstN",[[4,4],[4,28]],[[4,24],[4,28]],["canny_edge_top"],["port","logic"]],["pixel_in",[[5,4],[5,32]],[[5,24],[5,32]],["canny_edge_top"],["port","logic"]],["pixel_in_valid",[[6,4],[6,38]],[[6,24],[6,38]],["canny_edge_top"],["port","logic"]],["pixel_out",[[7,4],[7,33]],[[7,24],[7,33]],["canny_edge_top"],["port","logic"]],["pixel_out_valid",[[8,4],[8,39]],[[8,24],[8,39]],["canny_edge_top"],["port","logic"]],["pl1_data_out",[[11,2],[11,28]],[[11,16],[11,28]],["canny_edge_top"],["variable","logic"]],["pl2_data_out",[[11,2],[11,42]],[[11,30],[11,42]],["canny_edge_top"],["variable","pl1_data_out"]],["pl3_data_out",[[12,2],[12,28]],[[12,16],[12,28]],["canny_edge_top"],["variable","logic"]],["pl4_data_out",[[13,2],[13,28]],[[13,16],[13,28]],["canny_edge_top"],["variable","logic"]],["pl5_data_out",[[14,2],[14,28]],[[14,16],[14,28]],["canny_edge_top"],["variable","logic"]],["pl1_data_out_valid",[[15,2],[15,34]],[[15,16],[15,34]],["canny_edge_top"],["variable","logic"]],["pl2_data_out_valid",[[15,2],[15,54]],[[15,36],[15,54]],["canny_edge_top"],["variable","pl1_data_out_valid"]],["pl3_data_out_valid",[[15,2],[15,74]],[[15,56],[15,74]],["canny_edge_top"],["variable","pl2_data_out_valid"]],["pl4_data_out_valid",[[15,2],[15,94]],[[15,76],[15,94]],["canny_edge_top"],["variable","pl3_data_out_valid"]],["pl5_data_out_valid",[[15,2],[15,114]],[[15,96],[15,114]],["canny_edge_top"],["variable","pl4_data_out_valid"]],["gaussian_pixel_out",[[16,2],[16,34]],[[16,16],[16,34]],["canny_edge_top"],["variable","logic"]],["gaussian_pixel_out_valid",[[17,2],[17,40]],[[17,16],[17,40]],["canny_edge_top"],["variable","logic"]],["gradient_magnitude",[[18,2],[18,34]],[[18,16],[18,34]],["canny_edge_top"],["variable","logic"]],["gradient_direction",[[19,2],[19,34]],[[19,16],[19,34]],["canny_edge_top"],["variable","logic"]],["gradient_out_valid",[[20,2],[20,34]],[[20,16],[20,34]],["canny_edge_top"],["variable","logic"]],["sobel_out",[[21,2],[21,25]],[[21,16],[21,25]],["canny_edge_top"],["variable","logic"]],["sobel_out_x",[[22,2],[22,27]],[[22,16],[22,27]],["canny_edge_top"],["variable","logic"]],["sobel_out_y",[[22,2],[22,40]],[[22,29],[22,40]],["canny_edge_top"],["variable","sobel_out_x"]],["sobel_xy_valid",[[23,2],[23,30]],[[23,16],[23,30]],["canny_edge_top"],["variable","logic"]],["nms_magnitude",[[24,2],[24,29]],[[24,16],[24,29]],["canny_edge_top"],["variable","logic"]],["nms_direction",[[25,2],[25,29]],[[25,16],[25,29]],["canny_edge_top"],["variable","logic"]],["nms_valid",[[26,2],[26,25]],[[26,16],[26,25]],["canny_edge_top"],["variable","logic"]],["strength",[[27,2],[27,24]],[[27,16],[27,24]],["canny_edge_top"],["variable","logic"]],["str_valid",[[28,2],[28,25]],[[28,16],[28,25]],["canny_edge_top"],["variable","logic"]],["pl1",[[30,2],[37,3]],[[30,15],[30,18]],["canny_edge_top"],["instance","pixel_loader"]],["g1",[[39,2],[46,3]],[[39,18],[39,20]],["canny_edge_top"],["instance","gaussian_filter"]],["pl2",[[48,2],[55,3]],[[48,15],[48,18]],["canny_edge_top"],["instance","pixel_loader"]],["gc",[[57,2],[69,3]],[[57,23],[57,25]],["canny_edge_top"],["instance","gradient_calculation"]],["pl3",[[71,2],[78,3]],[[71,33],[71,36]],["canny_edge_top"],["instance","pixel_loader"]],["pl4",[[80,2],[87,3]],[[80,32],[80,35]],["canny_edge_top"],["instance","pixel_loader"]],["nms",[[89,2],[97,3]],[[89,22],[89,25]],["canny_edge_top"],["instance","non_max_suppression"]],["db",[[99,2],[104,3]],[[99,19],[99,21]],["canny_edge_top"],["instance","double_threshold"]],["pl5",[[106,2],[113,3]],[[106,32],[106,35]],["canny_edge_top"],["instance","pixel_loader"]],["ht",[[115,2],[120,3]],[[115,13],[115,15]],["canny_edge_top"],["instance","hysteresis"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing/chip_top.sv",[[[[[["chip_top",[[0,0],[7,4]],[[0,7],[0,15]],[],["module"]],[35,18]],[[["clk",[[3,4],[3,21]],[[3,18],[3,21]],["chip_top"],["port","logic"]],["rstN",[[4,4],[4,22]],[[4,18],[4,22]],["chip_top"],["port","logic"]],["rx",[[5,4],[5,20]],[[5,18],[5,20]],["chip_top"],["port","logic"]],["tx",[[6,4],[6,20]],[[6,18],[6,20]],["chip_top"],["port","logic"]],["rx_rd_data",[[9,2],[9,35]],[[9,25],[9,35]],["chip_top"],["variable","logic"]],["rx_valid",[[10,2],[10,16]],[[10,8],[10,16]],["chip_top"],["variable","logic"]],["tx_wr_data",[[12,2],[12,35]],[[12,25],[12,35]],["chip_top"],["variable","logic"]],["tx_wr",[[13,2],[13,13]],[[13,8],[13,13]],["chip_top"],["variable","logic"]],["uart",[[15,2],[24,3]],[[15,11],[15,15]],["chip_top"],["instance","uart_top"]],["canny_edge",[[26,2],[33,3]],[[26,17],[26,27]],["chip_top"],["instance","canny_edge_top"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing/definitions_pkg.sv",[[[[[["definitions_pkg",[[0,0],[0,24]],[[0,8],[0,23]],[],["package"]],[35,26]],[[["IMAGE_WIDTH",[[1,2],[1,32]],[[1,12],[1,23]],["definitions_pkg"],["parameter"]],["FIFO_WIDTH",[[4,2],[4,27]],[[4,12],[4,22]],["definitions_pkg"],["parameter"]],["FIFO_DEPTH",[[5,2],[5,30]],[[5,12],[5,22]],["definitions_pkg"],["parameter"]],["CLK_FREQ",[[8,2],[8,45]],[[8,18],[8,26]],["definitions_pkg"],["parameter","int"]],["BAUD_RATE",[[9,2],[9,41]],[[9,18],[9,27]],["definitions_pkg"],["parameter","int"]],["CLK_PER_BIT",[[10,2],[10,55]],[[10,18],[10,29]],["definitions_pkg"],["parameter","real"]],["OVERSAMPLE",[[11,2],[11,37]],[[11,18],[11,28]],["definitions_pkg"],["parameter","int"]],["HOLD_TIME",[[12,2],[12,49]],[[12,18],[12,27]],["definitions_pkg"],["parameter","int"]],["DIVISOR",[[13,2],[13,59]],[[13,18],[13,25]],["definitions_pkg"],["parameter","int"]],["gaussian_kernel_3",[[15,2],[19,3]],[[15,20],[15,37]],["definitions_pkg"],["variable","logic"]],["sobel_x",[[22,2],[26,3]],[[22,27],[22,34]],["definitions_pkg"],["variable","signed"]],["sobel_y",[[29,2],[33,3]],[[29,27],[29,34]],["definitions_pkg"],["variable","signed"]]]]]]],[],0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing/double_thresholding.sv",[[[[[["double_threshold",[[0,0],[7,4]],[[0,7],[0,23]],[],["module"]],[20,26]],[[["magnitude",[[3,4],[3,34]],[[3,25],[3,34]],["double_threshold"],["port","logic"]],["mag_valid",[[4,4],[4,34]],[[4,25],[4,34]],["double_threshold"],["port","logic"]],["strength",[[5,4],[5,33]],[[5,25],[5,33]],["double_threshold"],["port","logic"]],["str_valid",[[6,4],[6,34]],[[6,25],[6,34]],["double_threshold"],["port","logic"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing/gaussian_filter.sv",[[[[[["gaussian_filter",[[0,0],[9,2]],[[0,7],[0,22]],[],["module"]],[53,25]],[[["clk",[[3,2],[3,27]],[[3,24],[3,27]],["gaussian_filter"],["port","logic"]],["rstN",[[4,2],[4,28]],[[4,24],[4,28]],["gaussian_filter"],["port","logic"]],["gaussian_data_in",[[5,2],[5,40]],[[5,24],[5,40]],["gaussian_filter"],["port","logic"]],["gaussian_data_in_valid",[[6,2],[6,46]],[[6,24],[6,46]],["gaussian_filter"],["port","logic"]],["gaussian_pixel_out",[[7,2],[7,42]],[[7,24],[7,42]],["gaussian_filter"],["port","logic"]],["gaussian_pixel_out_valid",[[8,2],[8,48]],[[8,24],[8,48]],["gaussian_filter"],["port","logic"]],["mult_data",[[11,2],[11,30]],[[11,15],[11,24]],["gaussian_filter"],["variable","logic"]],["sum_data",[[12,2],[12,23]],[[12,15],[12,23]],["gaussian_filter"],["variable","logic"]],["sum_data_next",[[12,2],[12,38]],[[12,25],[12,38]],["gaussian_filter"],["variable","sum_data"]],["mult_data_valid",[[13,2],[13,23]],[[13,8],[13,23]],["gaussian_filter"],["variable","logic"]],["sum_data_valid",[[13,2],[13,39]],[[13,25],[13,39]],["gaussian_filter"],["variable","mult_data_valid"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing/gradient_calculation.sv",[[[[[["gradient_calculation",[[0,0],[13,4]],[[0,7],[0,27]],[],["module"]],[150,30]],[[["clk",[[3,4],[3,29]],[[3,26],[3,29]],["gradient_calculation"],["port","logic"]],["rstN",[[4,4],[4,30]],[[4,26],[4,30]],["gradient_calculation"],["port","logic"]],["gradient_data_in",[[5,4],[5,42]],[[5,26],[5,42]],["gradient_calculation"],["port","logic"]],["gradient_data_in_valid",[[6,4],[6,48]],[[6,26],[6,48]],["gradient_calculation"],["port","logic"]],["gradient_magnitude",[[7,4],[7,44]],[[7,26],[7,44]],["gradient_calculation"],["port","logic"]],["gradient_direction",[[8,4],[8,44]],[[8,26],[8,44]],["gradient_calculation"],["port","logic"]],["gradient_out_valid",[[9,4],[9,44]],[[9,26],[9,44]],["gradient_calculation"],["port","logic"]],["pixel_out",[[10,4],[10,35]],[[10,26],[10,35]],["gradient_calculation"],["port","logic"]],["pixel_out_x",[[11,4],[11,37]],[[11,26],[11,37]],["gradient_calculation"],["port","logic"]],["pixel_out_y",[[11,39],[11,50]],[[11,39],[11,50]],["gradient_calculation"],["port","pixel_out_x"]],["pixel_xy_valid",[[12,4],[12,40]],[[12,26],[12,40]],["gradient_calculation"],["port","logic"]],["signed_gradient_data",[[15,2],[15,44]],[[15,24],[15,44]],["gradient_calculation"],["variable","signed"]],["mult_data_x",[[16,2],[16,47]],[[16,24],[16,35]],["gradient_calculation"],["variable","signed"]],["mult_data_x_next",[[17,2],[17,47]],[[17,24],[17,40]],["gradient_calculation"],["variable","signed"]],["mult_data_y",[[18,2],[18,47]],[[18,24],[18,35]],["gradient_calculation"],["variable","signed"]],["mult_data_y_next",[[19,2],[19,47]],[[19,24],[19,40]],["gradient_calculation"],["variable","signed"]],["sum_data_x",[[20,2],[20,34]],[[20,24],[20,34]],["gradient_calculation"],["variable","signed"]],["sum_data_x_next",[[20,2],[20,51]],[[20,36],[20,51]],["gradient_calculation"],["variable","sum_data_x"]],["sum_data_y",[[21,2],[21,34]],[[21,24],[21,34]],["gradient_calculation"],["variable","signed"]],["sum_data_y_next",[[21,2],[21,51]],[[21,36],[21,51]],["gradient_calculation"],["variable","sum_data_y"]],["square_data_x",[[22,2],[22,37]],[[22,24],[22,37]],["gradient_calculation"],["variable","logic"]],["square_data_y",[[22,2],[22,52]],[[22,39],[22,52]],["gradient_calculation"],["variable","square_data_x"]],["square_data_valid",[[23,2],[23,41]],[[23,24],[23,41]],["gradient_calculation"],["variable","logic"]],["mult_data_valid",[[24,2],[24,39]],[[24,24],[24,39]],["gradient_calculation"],["variable","logic"]],["sum_data_valid",[[24,2],[24,55]],[[24,41],[24,55]],["gradient_calculation"],["variable","mult_data_valid"]],["sqrt_ip",[[25,2],[25,31]],[[25,24],[25,31]],["gradient_calculation"],["variable","logic"]],["sqrt_op",[[26,2],[26,31]],[[26,24],[26,31]],["gradient_calculation"],["variable","logic"]],["direction_stage1",[[28,2],[28,40]],[[28,24],[28,40]],["gradient_calculation"],["variable","logic"]],["direction_stage2",[[28,2],[28,58]],[[28,42],[28,58]],["gradient_calculation"],["variable","direction_stage1"]],["sl",[[91,2],[94,3]],[[91,11],[91,13]],["gradient_calculation"],["instance","sqrt_22b"]],["atan",[[133,2],[136,3]],[[133,10],[133,14]],["gradient_calculation"],["instance","arc_tan"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing/hysteresis.sv",[[[[[["hysteresis",[[0,0],[7,4]],[[0,7],[0,17]],[],["module"]],[25,20]],[[["strength",[[3,4],[3,34]],[[3,26],[3,34]],["hysteresis"],["port","logic"]],["str_valid",[[4,4],[4,35]],[[4,26],[4,35]],["hysteresis"],["port","logic"]],["edge_out",[[5,4],[5,34]],[[5,26],[5,34]],["hysteresis"],["port","logic"]],["edge_out_valid",[[6,4],[6,40]],[[6,26],[6,40]],["hysteresis"],["port","logic"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing/line_buffer.sv",[[[[[["line_buffer",[[0,0],[10,2]],[[0,7],[0,18]],[],["module"]],[44,21]],[[["SIZE",[[2,4],[2,22]],[[2,14],[2,18]],["line_buffer"],["parameter-port","parameter"]],["clk",[[4,2],[4,34]],[[4,31],[4,34]],["line_buffer"],["port","logic"]],["rstN",[[5,2],[5,35]],[[5,31],[5,35]],["line_buffer"],["port","logic"]],["i_data",[[6,2],[6,37]],[[6,31],[6,37]],["line_buffer"],["port","logic"]],["i_data_valid",[[7,2],[7,43]],[[7,31],[7,43]],["line_buffer"],["port","logic"]],["rd_enable",[[8,2],[8,40]],[[8,31],[8,40]],["line_buffer"],["port","logic"]],["o_data",[[9,2],[9,37]],[[9,31],[9,37]],["line_buffer"],["port","logic"]],["line",[[12,2],[12,41]],[[12,19],[12,23]],["line_buffer"],["variable","logic"]],["rdPtr",[[13,2],[13,39]],[[13,34],[13,39]],["line_buffer"],["variable","logic"]],["wrPtr",[[13,2],[13,46]],[[13,41],[13,46]],["line_buffer"],["variable","rdPtr"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing/non_max_suppression.sv",[[[[[["non_max_suppression",[[0,0],[10,4]],[[0,7],[0,26]],[],["module"]],[44,29]],[[["gradient_magnitude",[[3,4],[3,44]],[[3,26],[3,44]],["non_max_suppression"],["port","logic"]],["gradient_direction",[[4,4],[4,44]],[[4,26],[4,44]],["non_max_suppression"],["port","logic"]],["gradient_mag_valid",[[5,4],[5,44]],[[5,26],[5,44]],["non_max_suppression"],["port","logic"]],["gradient_dir_valid",[[6,4],[6,44]],[[6,26],[6,44]],["non_max_suppression"],["port","logic"]],["nms_magnitude",[[7,4],[7,39]],[[7,26],[7,39]],["non_max_suppression"],["port","logic"]],["nms_direction",[[8,4],[8,39]],[[8,26],[8,39]],["non_max_suppression"],["port","logic"]],["nms_valid",[[9,4],[9,35]],[[9,26],[9,35]],["non_max_suppression"],["port","logic"]],["curr_magnitude",[[13,2],[13,30]],[[13,16],[13,30]],["non_max_suppression"],["variable","logic"]],["curr_direction",[[14,2],[14,30]],[[14,16],[14,30]],["non_max_suppression"],["variable","logic"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing/pixel_loader.sv",[[[[[["pixel_loader",[[0,0],[10,2]],[[0,7],[0,19]],[],["module"]],[182,22]],[[["ITEM_SIZE",[[2,4],[2,27]],[[2,14],[2,23]],["pixel_loader"],["parameter-port","parameter"]],["clk",[[4,2],[4,37]],[[4,34],[4,37]],["pixel_loader"],["port","logic"]],["rstN",[[5,2],[5,38]],[[5,34],[5,38]],["pixel_loader"],["port","logic"]],["pixel_in",[[6,2],[6,42]],[[6,34],[6,42]],["pixel_loader"],["port","logic"]],["pixel_in_valid",[[7,2],[7,48]],[[7,34],[7,48]],["pixel_loader"],["port","logic"]],["pixel_data_out",[[8,2],[8,48]],[[8,34],[8,48]],["pixel_loader"],["port","logic"]],["pixel_data_out_valid",[[9,2],[9,54]],[[9,34],[9,54]],["pixel_loader"],["port","logic"]],["wr_buffer_enable",[[12,2],[12,30]],[[12,14],[12,30]],["pixel_loader"],["variable","logic"]],["wr_buffer_data_valid",[[13,2],[13,34]],[[13,14],[13,34]],["pixel_loader"],["variable","logic"]],["pixel_counter",[[14,2],[14,47]],[[14,34],[14,47]],["pixel_loader"],["variable","logic"]],["rd_counter",[[15,2],[15,44]],[[15,34],[15,44]],["pixel_loader"],["variable","logic"]],["buffer_pixel_count",[[16,2],[16,33]],[[16,15],[16,33]],["pixel_loader"],["variable","logic"]],["rd_buffer_enable",[[17,2],[17,24]],[[17,8],[17,24]],["pixel_loader"],["variable","logic"]],["curr_rd_buffer",[[18,2],[18,28]],[[18,14],[18,28]],["pixel_loader"],["variable","logic"]],["rd_buffer_data_valid",[[19,2],[19,34]],[[19,14],[19,34]],["pixel_loader"],["variable","logic"]],["buffer0_out",[[20,2],[20,37]],[[20,26],[20,37]],["pixel_loader"],["variable","logic"]],["buffer1_out",[[20,2],[20,50]],[[20,39],[20,50]],["pixel_loader"],["variable","buffer0_out"]],["buffer2_out",[[20,2],[20,63]],[[20,52],[20,63]],["pixel_loader"],["variable","buffer1_out"]],["buffer3_out",[[20,2],[20,76]],[[20,65],[20,76]],["pixel_loader"],["variable","buffer2_out"]],["row_counter",[[21,2],[21,45]],[[21,34],[21,45]],["pixel_loader"],["variable","logic"]],["IDLE",[[24,30],[24,41]],[[24,30],[24,34]],["pixel_loader"],["enum_member","#AnonymousEnum0"]],["READ",[[25,30],[25,41]],[[25,30],[25,34]],["pixel_loader"],["enum_member","#AnonymousEnum0"]],["rd_buffer_enable_t",[[23,2],[26,49]],[[26,30],[26,48]],["pixel_loader"],["typedef","#AnonymousEnum0"]],["curr_state",[[28,2],[28,31]],[[28,21],[28,31]],["pixel_loader"],["variable","rd_buffer_enable_t"]],["buffer0",[[145,2],[152,3]],[[145,34],[145,41]],["pixel_loader"],["instance","line_buffer"]],["buffer1",[[154,2],[161,3]],[[154,34],[154,41]],["pixel_loader"],["instance","line_buffer"]],["buffer2",[[163,2],[170,3]],[[163,34],[163,41]],["pixel_loader"],["instance","line_buffer"]],["buffer3",[[172,2],[179,3]],[[172,34],[172,41]],["pixel_loader"],["instance","line_buffer"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing/sqrt_22b.sv",[[[[[["sqrt_22b",[[0,0],[3,2]],[[0,7],[0,15]],[],["module"]],[41,9]],[[["value",[[1,4],[1,29]],[[1,24],[1,29]],["sqrt_22b"],["port","logic"]],["sqrt",[[2,4],[2,28]],[[2,24],[2,28]],["sqrt_22b"],["port","logic"]],["sqrt_below_1024",[[6,4],[8,5]],[[6,23],[6,38]],["sqrt_22b"],["variable","logic"]],["sqrt_above_1024",[[10,4],[12,5]],[[10,23],[10,38]],["sqrt_22b"],["variable","logic"]],["index",[[14,4],[14,22]],[[14,17],[14,22]],["sqrt_22b"],["variable","logic"]],["offset",[[15,4],[15,23]],[[15,17],[15,23]],["sqrt_22b"],["variable","logic"]],["base",[[16,4],[16,21]],[[16,17],[16,21]],["sqrt_22b"],["variable","logic"]],["next",[[16,4],[16,27]],[[16,23],[16,27]],["sqrt_22b"],["variable","base"]],["adjustment",[[17,4],[17,27]],[[17,17],[17,27]],["sqrt_22b"],["variable","logic"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/arc_tan_tb.sv",[[[[[["arc_tan_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[51,20]],[[["Gx",[[3,2],[3,25]],[[3,23],[3,25]],["arc_tan_tb"],["variable","signed"]],["Gy",[[3,2],[3,29]],[[3,27],[3,29]],["arc_tan_tb"],["variable","Gx"]],["angle",[[4,2],[4,28]],[[4,23],[4,28]],["arc_tan_tb"],["variable","logic"]],["atan",[[6,2],[9,3]],[[6,10],[6,14]],["arc_tan_tb"],["instance","arc_tan"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/canny_edge_tb.sv",[[[[[["canny_edge_tb",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[132,23]],[[["clk",[[4,2],[4,19]],[[4,16],[4,19]],["canny_edge_tb"],["variable","logic"]],["rstN",[[5,2],[5,20]],[[5,16],[5,20]],["canny_edge_tb"],["variable","logic"]],["pixel_in",[[6,2],[6,24]],[[6,16],[6,24]],["canny_edge_tb"],["variable","logic"]],["pixel_in_valid",[[7,2],[7,30]],[[7,16],[7,30]],["canny_edge_tb"],["variable","logic"]],["pixel_out",[[8,2],[8,25]],[[8,16],[8,25]],["canny_edge_tb"],["variable","logic"]],["pixel_out_valid",[[9,2],[9,31]],[[9,16],[9,31]],["canny_edge_tb"],["variable","logic"]],["DUT",[[11,2],[18,3]],[[11,17],[11,20]],["canny_edge_tb"],["instance","canny_edge_top"]],["image_mem",[[20,2],[20,25]],[[20,7],[20,16]],["canny_edge_tb"],["variable","byte"]],["file2",[[75,2],[75,11]],[[75,6],[75,11]],["canny_edge_tb"],["variable","int"]]],[],[[[["read_txt_file",[[22,2],[22,21]],[[22,7],[22,20]],["canny_edge_tb"],["task"]],[50,8]],[[["file",[[23,4],[23,12]],[[23,8],[23,12]],["canny_edge_tb","read_txt_file"],["variable","int"]],["byte_data",[[24,4],[24,17]],[[24,8],[24,17]],["canny_edge_tb","read_txt_file"],["variable","int"]],["i",[[25,4],[25,9]],[[25,8],[25,9]],["canny_edge_tb","read_txt_file"],["variable","int"]]]]],[[["clear_file",[[76,2],[76,18]],[[76,7],[76,17]],["canny_edge_tb"],["task"]],[86,8]],[]],[[["write_pixel_to_file",[[89,2],[89,27]],[[89,7],[89,26]],["canny_edge_tb"],["task"]],[103,8]],[]],[[["write_rgb_to_file",[[105,2],[105,25]],[[105,7],[105,24]],["canny_edge_tb"],["task"]],[119,8]],[]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/chip_top_tb.sv",[[[[[["chip_top_tb",[[0,0],[0,19]],[[0,7],[0,18]],[],["module"]],[183,9]],[[["clk",[[4,2],[4,11]],[[4,8],[4,11]],["chip_top_tb"],["variable","logic"]],["rstN",[[5,2],[5,12]],[[5,8],[5,12]],["chip_top_tb"],["variable","logic"]],["rx",[[8,2],[8,10]],[[8,8],[8,10]],["chip_top_tb"],["variable","logic"]],["tx",[[9,2],[9,10]],[[9,8],[9,10]],["chip_top_tb"],["variable","wire"]],["uut",[[12,2],[17,3]],[[12,11],[12,14]],["chip_top_tb"],["instance","chip_top"]],["CLK_PERIOD",[[20,2],[20,29]],[[20,13],[20,23]],["chip_top_tb"],["localparam"]],["image_mem",[[24,2],[24,25]],[[24,7],[24,16]],["chip_top_tb"],["variable","byte"]],["total_pixels",[[25,2],[25,22]],[[25,10],[25,22]],["chip_top_tb"],["variable","integer"]],["file_out",[[28,2],[28,14]],[[28,6],[28,14]],["chip_top_tb"],["variable","int"]]],[["definitions_pkg",["*"]]],[[[["read_image_file",[[33,2],[33,23]],[[33,7],[33,22]],["chip_top_tb"],["task"]],[55,8]],[[["file",[[34,4],[34,12]],[[34,8],[34,12]],["chip_top_tb","read_image_file"],["variable","int"]],["byte_data",[[35,4],[35,17]],[[35,8],[35,17]],["chip_top_tb","read_image_file"],["variable","int"]],["i",[[36,4],[36,9]],[[36,8],[36,9]],["chip_top_tb","read_image_file"],["variable","int"]]]]],[[["clear_output_file",[[60,2],[60,25]],[[60,7],[60,24]],["chip_top_tb"],["task"]],[69,8]],[[["file_temp",[[62,4],[62,17]],[[62,8],[62,17]],["chip_top_tb","clear_output_file"],["variable","int"]]]]],[[["write_pixel_to_file",[[74,2],[74,27]],[[74,7],[74,26]],["chip_top_tb"],["task"]],[87,8]],[[["file_temp",[[77,4],[77,17]],[[77,8],[77,17]],["chip_top_tb","write_pixel_to_file"],["variable","int"]]]]],[[["uart_tx",[[94,2],[94,15]],[[94,7],[94,14]],["chip_top_tb"],["task"]],[115,8]],[[["j",[[96,4],[96,13]],[[96,12],[96,13]],["chip_top_tb","uart_tx"],["variable","integer"]],["BIT_PERIOD",[[98,4],[98,32]],[[98,15],[98,25]],["chip_top_tb","uart_tx"],["localparam"]]]]],[[["uart_rx",[[121,2],[121,33]],[[121,7],[121,14]],["chip_top_tb"],["task"]],[137,8]],[[["data",[[121,15],[121,32]],[[121,28],[121,32]],["chip_top_tb","uart_rx"],["port","output"]],["j",[[122,4],[122,13]],[[122,12],[122,13]],["chip_top_tb","uart_rx"],["variable","integer"]],["temp",[[123,4],[123,18]],[[123,14],[123,18]],["chip_top_tb","uart_rx"],["variable","reg"]],["BIT_PERIOD",[[124,4],[124,32]],[[124,15],[124,25]],["chip_top_tb","uart_rx"],["localparam"]]]]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/fifo_tb.sv",[[[[[["fifo_tb",[[2,0],[2,15]],[[2,7],[2,14]],[],["module"]],[144,17]],[[["clk",[[5,2],[5,11]],[[5,8],[5,11]],["fifo_tb"],["variable","logic"]],["rstN",[[6,2],[6,12]],[[6,8],[6,12]],["fifo_tb"],["variable","logic"]],["rd",[[7,2],[7,10]],[[7,8],[7,10]],["fifo_tb"],["variable","logic"]],["wr",[[7,2],[7,14]],[[7,12],[7,14]],["fifo_tb"],["variable","rd"]],["wr_data",[[8,2],[8,32]],[[8,25],[8,32]],["fifo_tb"],["variable","logic"]],["rd_data",[[9,2],[9,32]],[[9,25],[9,32]],["fifo_tb"],["variable","logic"]],["full",[[10,2],[10,12]],[[10,8],[10,12]],["fifo_tb"],["variable","logic"]],["empty",[[10,2],[10,19]],[[10,14],[10,19]],["fifo_tb"],["variable","full"]],["valid",[[10,2],[10,26]],[[10,21],[10,26]],["fifo_tb"],["variable","empty"]],["uut",[[12,2],[22,3]],[[12,7],[12,10]],["fifo_tb"],["instance","fifo"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/gradient_calculation_tb.sv",[[[[[["gradient_calculation_tb",[[2,0],[2,31]],[[2,7],[2,30]],[],["module"]],[193,33]],[[["clk",[[4,2],[4,19]],[[4,16],[4,19]],["gradient_calculation_tb"],["variable","logic"]],["rstN",[[5,2],[5,20]],[[5,16],[5,20]],["gradient_calculation_tb"],["variable","logic"]],["pixel_in",[[6,2],[6,24]],[[6,16],[6,24]],["gradient_calculation_tb"],["variable","logic"]],["pixel_in_valid",[[7,2],[7,30]],[[7,16],[7,30]],["gradient_calculation_tb"],["variable","logic"]],["pl1_data_out",[[8,2],[8,28]],[[8,16],[8,28]],["gradient_calculation_tb"],["variable","logic"]],["pl2_data_out",[[8,2],[8,42]],[[8,30],[8,42]],["gradient_calculation_tb"],["variable","pl1_data_out"]],["pl1_data_out_valid",[[9,2],[9,34]],[[9,16],[9,34]],["gradient_calculation_tb"],["variable","logic"]],["pl2_data_out_valid",[[9,2],[9,54]],[[9,36],[9,54]],["gradient_calculation_tb"],["variable","pl1_data_out_valid"]],["gaussian_pixel_out",[[10,2],[10,34]],[[10,16],[10,34]],["gradient_calculation_tb"],["variable","logic"]],["gaussian_pixel_out_valid",[[11,2],[11,40]],[[11,16],[11,40]],["gradient_calculation_tb"],["variable","logic"]],["gradient_magnitude",[[12,2],[12,35]],[[12,17],[12,35]],["gradient_calculation_tb"],["variable","logic"]],["gradient_direction",[[13,2],[13,34]],[[13,16],[13,34]],["gradient_calculation_tb"],["variable","logic"]],["gradient_out_valid",[[14,2],[14,34]],[[14,16],[14,34]],["gradient_calculation_tb"],["variable","logic"]],["pixel_out",[[15,2],[15,25]],[[15,16],[15,25]],["gradient_calculation_tb"],["variable","logic"]],["pixel_out_x",[[16,2],[16,27]],[[16,16],[16,27]],["gradient_calculation_tb"],["variable","logic"]],["pixel_out_y",[[16,2],[16,40]],[[16,29],[16,40]],["gradient_calculation_tb"],["variable","pixel_out_x"]],["pixel_xy_valid",[[17,2],[17,30]],[[17,16],[17,30]],["gradient_calculation_tb"],["variable","logic"]],["pl1",[[20,2],[27,3]],[[20,15],[20,18]],["gradient_calculation_tb"],["instance","pixel_loader"]],["g1",[[29,2],[36,3]],[[29,18],[29,20]],["gradient_calculation_tb"],["instance","gaussian_filter"]],["pl2",[[38,2],[45,3]],[[38,15],[38,18]],["gradient_calculation_tb"],["instance","pixel_loader"]],["gc",[[47,2],[59,3]],[[47,23],[47,25]],["gradient_calculation_tb"],["instance","gradient_calculation"]],["image_mem",[[61,2],[61,25]],[[61,7],[61,16]],["gradient_calculation_tb"],["variable","byte"]],["file2",[[116,2],[116,11]],[[116,6],[116,11]],["gradient_calculation_tb"],["variable","int"]]],[],[[[["read_txt_file",[[63,2],[63,21]],[[63,7],[63,20]],["gradient_calculation_tb"],["task"]],[91,8]],[[["file",[[64,4],[64,12]],[[64,8],[64,12]],["gradient_calculation_tb","read_txt_file"],["variable","int"]],["byte_data",[[65,4],[65,17]],[[65,8],[65,17]],["gradient_calculation_tb","read_txt_file"],["variable","int"]],["i",[[66,4],[66,9]],[[66,8],[66,9]],["gradient_calculation_tb","read_txt_file"],["variable","int"]]]]],[[["clear_file",[[117,2],[117,18]],[[117,7],[117,17]],["gradient_calculation_tb"],["task"]],[127,8]],[]],[[["write_pixel_to_file",[[130,2],[130,27]],[[130,7],[130,26]],["gradient_calculation_tb"],["task"]],[144,8]],[]],[[["write_rgb_to_file",[[146,2],[146,25]],[[146,7],[146,24]],["gradient_calculation_tb"],["task"]],[160,8]],[]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/hysteresis_tb.sv",[[[[[["hysteresis_tb",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[269,23]],[[["clk",[[4,2],[4,19]],[[4,16],[4,19]],["hysteresis_tb"],["variable","logic"]],["rstN",[[5,2],[5,20]],[[5,16],[5,20]],["hysteresis_tb"],["variable","logic"]],["pixel_in",[[6,2],[6,24]],[[6,16],[6,24]],["hysteresis_tb"],["variable","logic"]],["pixel_in_valid",[[7,2],[7,30]],[[7,16],[7,30]],["hysteresis_tb"],["variable","logic"]],["pl1_data_out",[[8,2],[8,28]],[[8,16],[8,28]],["hysteresis_tb"],["variable","logic"]],["pl2_data_out",[[8,2],[8,42]],[[8,30],[8,42]],["hysteresis_tb"],["variable","pl1_data_out"]],["pl3_data_out",[[9,2],[9,28]],[[9,16],[9,28]],["hysteresis_tb"],["variable","logic"]],["pl5_data_out",[[10,2],[10,28]],[[10,16],[10,28]],["hysteresis_tb"],["variable","logic"]],["pl4_data_out",[[11,2],[11,28]],[[11,16],[11,28]],["hysteresis_tb"],["variable","logic"]],["pl1_data_out_valid",[[12,2],[12,34]],[[12,16],[12,34]],["hysteresis_tb"],["variable","logic"]],["pl2_data_out_valid",[[12,2],[12,54]],[[12,36],[12,54]],["hysteresis_tb"],["variable","pl1_data_out_valid"]],["pl3_data_out_valid",[[12,2],[12,74]],[[12,56],[12,74]],["hysteresis_tb"],["variable","pl2_data_out_valid"]],["pl4_data_out_valid",[[12,2],[12,94]],[[12,76],[12,94]],["hysteresis_tb"],["variable","pl3_data_out_valid"]],["pl5_data_out_valid",[[12,2],[12,114]],[[12,96],[12,114]],["hysteresis_tb"],["variable","pl4_data_out_valid"]],["gaussian_pixel_out",[[13,2],[13,34]],[[13,16],[13,34]],["hysteresis_tb"],["variable","logic"]],["gaussian_pixel_out_valid",[[14,2],[14,40]],[[14,16],[14,40]],["hysteresis_tb"],["variable","logic"]],["gradient_magnitude",[[15,2],[15,34]],[[15,16],[15,34]],["hysteresis_tb"],["variable","logic"]],["gradient_direction",[[16,2],[16,34]],[[16,16],[16,34]],["hysteresis_tb"],["variable","logic"]],["gradient_out_valid",[[17,2],[17,34]],[[17,16],[17,34]],["hysteresis_tb"],["variable","logic"]],["sobel_out",[[18,2],[18,25]],[[18,16],[18,25]],["hysteresis_tb"],["variable","logic"]],["sobel_out_x",[[19,2],[19,27]],[[19,16],[19,27]],["hysteresis_tb"],["variable","logic"]],["sobel_out_y",[[19,2],[19,40]],[[19,29],[19,40]],["hysteresis_tb"],["variable","sobel_out_x"]],["sobel_xy_valid",[[20,2],[20,30]],[[20,16],[20,30]],["hysteresis_tb"],["variable","logic"]],["nms_magnitude",[[21,2],[21,29]],[[21,16],[21,29]],["hysteresis_tb"],["variable","logic"]],["nms_direction",[[22,2],[22,29]],[[22,16],[22,29]],["hysteresis_tb"],["variable","logic"]],["nms_valid",[[23,2],[23,25]],[[23,16],[23,25]],["hysteresis_tb"],["variable","logic"]],["strength",[[24,2],[24,24]],[[24,16],[24,24]],["hysteresis_tb"],["variable","logic"]],["str_valid",[[25,2],[25,25]],[[25,16],[25,25]],["hysteresis_tb"],["variable","logic"]],["pixel_out",[[26,2],[26,25]],[[26,16],[26,25]],["hysteresis_tb"],["variable","logic"]],["pixel_out_valid",[[27,2],[27,31]],[[27,16],[27,31]],["hysteresis_tb"],["variable","logic"]],["pl1",[[29,2],[36,3]],[[29,15],[29,18]],["hysteresis_tb"],["instance","pixel_loader"]],["g1",[[38,2],[45,3]],[[38,18],[38,20]],["hysteresis_tb"],["instance","gaussian_filter"]],["pl2",[[47,2],[54,3]],[[47,15],[47,18]],["hysteresis_tb"],["instance","pixel_loader"]],["gc",[[56,2],[68,3]],[[56,23],[56,25]],["hysteresis_tb"],["instance","gradient_calculation"]],["pl3",[[70,2],[77,3]],[[70,33],[70,36]],["hysteresis_tb"],["instance","pixel_loader"]],["pl4",[[79,2],[86,3]],[[79,32],[79,35]],["hysteresis_tb"],["instance","pixel_loader"]],["nms",[[88,2],[97,3]],[[88,22],[88,25]],["hysteresis_tb"],["instance","non_max_suppression"]],["db",[[99,2],[106,3]],[[99,19],[99,21]],["hysteresis_tb"],["instance","double_threshold"]],["pl5",[[108,2],[115,3]],[[108,32],[108,35]],["hysteresis_tb"],["instance","pixel_loader"]],["ht",[[117,2],[124,3]],[[117,13],[117,15]],["hysteresis_tb"],["instance","hysteresis"]],["image_mem",[[126,2],[126,25]],[[126,7],[126,16]],["hysteresis_tb"],["variable","byte"]],["file2",[[181,2],[181,11]],[[181,6],[181,11]],["hysteresis_tb"],["variable","int"]]],[],[[[["read_txt_file",[[128,2],[128,21]],[[128,7],[128,20]],["hysteresis_tb"],["task"]],[156,8]],[[["file",[[129,4],[129,12]],[[129,8],[129,12]],["hysteresis_tb","read_txt_file"],["variable","int"]],["byte_data",[[130,4],[130,17]],[[130,8],[130,17]],["hysteresis_tb","read_txt_file"],["variable","int"]],["i",[[131,4],[131,9]],[[131,8],[131,9]],["hysteresis_tb","read_txt_file"],["variable","int"]]]]],[[["clear_file",[[182,2],[182,18]],[[182,7],[182,17]],["hysteresis_tb"],["task"]],[192,8]],[]],[[["write_pixel_to_file",[[195,2],[195,27]],[[195,7],[195,26]],["hysteresis_tb"],["task"]],[209,8]],[]],[[["write_rgb_to_file",[[211,2],[211,25]],[[211,7],[211,24]],["hysteresis_tb"],["task"]],[225,8]],[]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/line_buffer_tb.sv",[[[[[["line_buffer_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[50,24]],[[["clk",[[5,2],[5,11]],[[5,8],[5,11]],["line_buffer_tb"],["variable","logic"]],["rstN",[[6,2],[6,12]],[[6,8],[6,12]],["line_buffer_tb"],["variable","logic"]],["i_data",[[7,2],[7,20]],[[7,14],[7,20]],["line_buffer_tb"],["variable","logic"]],["i_data_valid",[[8,2],[8,20]],[[8,8],[8,20]],["line_buffer_tb"],["variable","logic"]],["rd_data",[[9,2],[9,15]],[[9,8],[9,15]],["line_buffer_tb"],["variable","logic"]],["o_data",[[10,2],[10,21]],[[10,15],[10,21]],["line_buffer_tb"],["variable","logic"]],["lb1",[[12,2],[12,126]],[[12,14],[12,17]],["line_buffer_tb"],["instance","line_buffer"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/non_max_suppression_tb.sv",[[[[[["nms_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[235,16]],[[["clk",[[4,2],[4,19]],[[4,16],[4,19]],["nms_tb"],["variable","logic"]],["rstN",[[5,2],[5,20]],[[5,16],[5,20]],["nms_tb"],["variable","logic"]],["pixel_in",[[6,2],[6,24]],[[6,16],[6,24]],["nms_tb"],["variable","logic"]],["pixel_in_valid",[[7,2],[7,30]],[[7,16],[7,30]],["nms_tb"],["variable","logic"]],["pl1_data_out",[[8,2],[8,28]],[[8,16],[8,28]],["nms_tb"],["variable","logic"]],["pl2_data_out",[[8,2],[8,42]],[[8,30],[8,42]],["nms_tb"],["variable","pl1_data_out"]],["pl3_data_out",[[9,2],[9,28]],[[9,16],[9,28]],["nms_tb"],["variable","logic"]],["pl4_data_out",[[10,2],[10,28]],[[10,16],[10,28]],["nms_tb"],["variable","logic"]],["pl1_data_out_valid",[[11,2],[11,34]],[[11,16],[11,34]],["nms_tb"],["variable","logic"]],["pl2_data_out_valid",[[11,2],[11,54]],[[11,36],[11,54]],["nms_tb"],["variable","pl1_data_out_valid"]],["pl3_data_out_valid",[[11,2],[11,74]],[[11,56],[11,74]],["nms_tb"],["variable","pl2_data_out_valid"]],["pl4_data_out_valid",[[11,2],[11,94]],[[11,76],[11,94]],["nms_tb"],["variable","pl3_data_out_valid"]],["gaussian_pixel_out",[[12,2],[12,34]],[[12,16],[12,34]],["nms_tb"],["variable","logic"]],["gaussian_pixel_out_valid",[[13,2],[13,40]],[[13,16],[13,40]],["nms_tb"],["variable","logic"]],["gradient_magnitude",[[14,2],[14,34]],[[14,16],[14,34]],["nms_tb"],["variable","logic"]],["gradient_direction",[[15,2],[15,34]],[[15,16],[15,34]],["nms_tb"],["variable","logic"]],["gradient_out_valid",[[16,2],[16,34]],[[16,16],[16,34]],["nms_tb"],["variable","logic"]],["pixel_out",[[17,2],[17,25]],[[17,16],[17,25]],["nms_tb"],["variable","logic"]],["pixel_out_x",[[18,2],[18,27]],[[18,16],[18,27]],["nms_tb"],["variable","logic"]],["pixel_out_y",[[18,2],[18,40]],[[18,29],[18,40]],["nms_tb"],["variable","pixel_out_x"]],["pixel_xy_valid",[[19,2],[19,30]],[[19,16],[19,30]],["nms_tb"],["variable","logic"]],["nms_magnitude",[[20,2],[20,29]],[[20,16],[20,29]],["nms_tb"],["variable","logic"]],["nms_direction",[[21,2],[21,29]],[[21,16],[21,29]],["nms_tb"],["variable","logic"]],["nms_valid",[[22,2],[22,25]],[[22,16],[22,25]],["nms_tb"],["variable","logic"]],["pl1",[[25,2],[32,3]],[[25,15],[25,18]],["nms_tb"],["instance","pixel_loader"]],["g1",[[34,2],[41,3]],[[34,18],[34,20]],["nms_tb"],["instance","gaussian_filter"]],["pl2",[[43,2],[50,3]],[[43,15],[43,18]],["nms_tb"],["instance","pixel_loader"]],["gc",[[52,2],[64,3]],[[52,23],[52,25]],["nms_tb"],["instance","gradient_calculation"]],["pl3",[[66,2],[73,3]],[[66,33],[66,36]],["nms_tb"],["instance","pixel_loader"]],["pl4",[[75,2],[82,3]],[[75,32],[75,35]],["nms_tb"],["instance","pixel_loader"]],["nms",[[84,2],[92,3]],[[84,21],[84,24]],["nms_tb"],["instance","Non_Max_Suppresion"]],["image_mem",[[94,2],[94,25]],[[94,7],[94,16]],["nms_tb"],["variable","byte"]],["file2",[[149,2],[149,11]],[[149,6],[149,11]],["nms_tb"],["variable","int"]]],[],[[[["read_txt_file",[[96,2],[96,21]],[[96,7],[96,20]],["nms_tb"],["task"]],[124,8]],[[["file",[[97,4],[97,12]],[[97,8],[97,12]],["nms_tb","read_txt_file"],["variable","int"]],["byte_data",[[98,4],[98,17]],[[98,8],[98,17]],["nms_tb","read_txt_file"],["variable","int"]],["i",[[99,4],[99,9]],[[99,8],[99,9]],["nms_tb","read_txt_file"],["variable","int"]]]]],[[["clear_file",[[150,2],[150,18]],[[150,7],[150,17]],["nms_tb"],["task"]],[160,8]],[]],[[["write_pixel_to_file",[[163,2],[163,27]],[[163,7],[163,26]],["nms_tb"],["task"]],[183,8]],[]],[[["write_rgb_to_file",[[185,2],[185,25]],[[185,7],[185,24]],["nms_tb"],["task"]],[199,8]],[]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/pixel_loader_tb.sv",[[[[[["pixel_loader_tb",[[2,0],[2,23]],[[2,7],[2,22]],[],["module"]],[112,25]],[[["clk",[[5,2],[5,19]],[[5,16],[5,19]],["pixel_loader_tb"],["variable","logic"]],["rstN",[[6,2],[6,20]],[[6,16],[6,20]],["pixel_loader_tb"],["variable","logic"]],["pixel_in",[[7,2],[7,24]],[[7,16],[7,24]],["pixel_loader_tb"],["variable","logic"]],["pixel_in_valid",[[8,2],[8,30]],[[8,16],[8,30]],["pixel_loader_tb"],["variable","logic"]],["pixel_data_out",[[9,2],[9,30]],[[9,16],[9,30]],["pixel_loader_tb"],["variable","logic"]],["pixel_data_out_valid",[[10,2],[10,36]],[[10,16],[10,36]],["pixel_loader_tb"],["variable","logic"]],["gaussian_pixel_out",[[11,2],[11,34]],[[11,16],[11,34]],["pixel_loader_tb"],["variable","logic"]],["gaussian_pixel_out_valid",[[12,2],[12,40]],[[12,16],[12,40]],["pixel_loader_tb"],["variable","logic"]],["pl1",[[15,2],[22,3]],[[15,15],[15,18]],["pixel_loader_tb"],["instance","pixel_loader"]],["g1",[[24,2],[31,3]],[[24,18],[24,20]],["pixel_loader_tb"],["instance","gaussian_filter"]],["image_mem",[[33,2],[33,25]],[[33,7],[33,16]],["pixel_loader_tb"],["variable","byte"]],["file2",[[88,2],[88,11]],[[88,6],[88,11]],["pixel_loader_tb"],["variable","int"]]],[],[[[["read_txt_file",[[35,2],[35,21]],[[35,7],[35,20]],["pixel_loader_tb"],["task"]],[63,8]],[[["file",[[36,4],[36,12]],[[36,8],[36,12]],["pixel_loader_tb","read_txt_file"],["variable","int"]],["byte_data",[[37,4],[37,17]],[[37,8],[37,17]],["pixel_loader_tb","read_txt_file"],["variable","int"]],["i",[[38,4],[38,9]],[[38,8],[38,9]],["pixel_loader_tb","read_txt_file"],["variable","int"]]]]],[[["write_pixel_to_file",[[90,2],[90,27]],[[90,7],[90,26]],["pixel_loader_tb"],["task"]],[104,8]],[]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/rx_top.sv",[[[[[["rx_top",[[0,0],[7,4]],[[0,7],[0,13]],[],["module"]],[26,16]],[[["clk",[[2,4],[2,21]],[[2,18],[2,21]],["rx_top"],["port","logic"]],["rstN",[[3,4],[3,22]],[[3,18],[3,22]],["rx_top"],["port","logic"]],["rx",[[4,4],[4,20]],[[4,18],[4,20]],["rx_top"],["port","logic"]],["dout",[[5,4],[5,28]],[[5,24],[5,28]],["rx_top"],["port","logic"]],["rx_done",[[6,4],[6,25]],[[6,18],[6,25]],["rx_top"],["port","logic"]],["s_tick",[[9,2],[9,14]],[[9,8],[9,14]],["rx_top"],["variable","logic"]],["uut",[[11,2],[18,7]],[[11,10],[11,13]],["rx_top"],["instance","uart_rx"]],["baud_gen_inst",[[20,2],[24,3]],[[20,11],[20,24]],["rx_top"],["instance","baud_gen"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/sqrt_22b_tb.sv",[[[[[["sqrt_22b_tb",[[2,0],[2,19]],[[2,7],[2,18]],[],["module"]],[19,21]],[[["value",[[3,2],[3,20]],[[3,15],[3,20]],["sqrt_22b_tb"],["variable","logic"]],["sqrt",[[4,2],[4,19]],[[4,15],[4,19]],["sqrt_22b_tb"],["variable","logic"]],["s1",[[6,2],[9,3]],[[6,11],[6,13]],["sqrt_22b_tb"],["instance","sqrt_22b"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/tx_top.sv",[[[[[["tx_top",[[0,0],[8,2]],[[0,7],[0,13]],[],["module"]],[28,16]],[[["clk",[[2,2],[2,19]],[[2,16],[2,19]],["tx_top"],["port","logic"]],["rstN",[[3,2],[3,20]],[[3,16],[3,20]],["tx_top"],["port","logic"]],["tx_start",[[4,2],[4,24]],[[4,16],[4,24]],["tx_top"],["port","logic"]],["din",[[5,2],[5,25]],[[5,22],[5,25]],["tx_top"],["port","logic"]],["tx",[[6,2],[6,18]],[[6,16],[6,18]],["tx_top"],["port","logic"]],["tx_done",[[7,2],[7,23]],[[7,16],[7,23]],["tx_top"],["port","logic"]],["s_tick",[[10,2],[10,14]],[[10,8],[10,14]],["tx_top"],["variable","logic"]],["uut",[[12,2],[20,3]],[[12,10],[12,13]],["tx_top"],["instance","uart_tx"]],["baud_gen_inst",[[22,2],[26,3]],[[22,11],[22,24]],["tx_top"],["instance","baud_gen"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/uart_receiver_tb.sv",[[[[[["uart_receiver_tb",[[0,0],[2,3]],[[0,7],[0,23]],[],["module"]],[73,9]],[[["ClockPeriod",[[3,2],[3,48]],[[3,17],[3,28]],["uart_receiver_tb"],["localparam","int"]],["BaudPeriod",[[4,2],[4,46]],[[4,17],[4,27]],["uart_receiver_tb"],["localparam","int"]],["clk",[[6,2],[6,11]],[[6,8],[6,11]],["uart_receiver_tb"],["variable","logic"]],["enabled",[[6,2],[6,20]],[[6,13],[6,20]],["uart_receiver_tb"],["variable","clk"]],["in",[[6,2],[6,24]],[[6,22],[6,24]],["uart_receiver_tb"],["variable","enabled"]],["busy",[[7,2],[7,12]],[[7,8],[7,12]],["uart_receiver_tb"],["variable","logic"]],["done",[[7,2],[7,18]],[[7,14],[7,18]],["uart_receiver_tb"],["variable","busy"]],["err",[[7,2],[7,23]],[[7,20],[7,23]],["uart_receiver_tb"],["variable","done"]],["out",[[8,2],[8,17]],[[8,14],[8,17]],["uart_receiver_tb"],["variable","logic"]],["uart_rx",[[11,2],[19,3]],[[11,11],[11,18]],["uart_receiver_tb"],["instance","receiver"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/uart_rx_tb.sv",[[[[[["uart_rx_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[77,20]],[[["clk",[[5,4],[5,13]],[[5,10],[5,13]],["uart_rx_tb"],["variable","logic"]],["rstN",[[6,4],[6,14]],[[6,10],[6,14]],["uart_rx_tb"],["variable","logic"]],["rx",[[7,4],[7,12]],[[7,10],[7,12]],["uart_rx_tb"],["variable","logic"]],["dout",[[8,4],[8,20]],[[8,16],[8,20]],["uart_rx_tb"],["variable","logic"]],["rx_done",[[9,4],[9,17]],[[9,10],[9,17]],["uart_rx_tb"],["variable","logic"]],["top",[[12,4],[18,5]],[[12,11],[12,14]],["uart_rx_tb"],["instance","rx_top"]]],[["definitions_pkg",["*"]]],[[[["send_byte",[[62,4],[62,37]],[[62,9],[62,18]],["uart_rx_tb"],["task"]],[75,10]],[[["bytei",[[62,19],[62,36]],[[62,31],[62,36]],["uart_rx_tb","send_byte"],["port","input"]],["i",[[63,8],[63,17]],[[63,16],[63,17]],["uart_rx_tb","send_byte"],["variable","integer"]]]]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/uart_top_tb.sv",[[[[[["uart_top_tb",[[0,0],[2,3]],[[0,7],[0,18]],[],["module"]],[73,9]],[[["ClockPeriod",[[3,2],[3,48]],[[3,17],[3,28]],["uart_top_tb"],["localparam","int"]],["BaudPeriod",[[4,2],[4,46]],[[4,17],[4,27]],["uart_top_tb"],["localparam","int"]],["clk",[[6,2],[6,11]],[[6,8],[6,11]],["uart_top_tb"],["variable","logic"]],["rxEnabled",[[6,2],[6,22]],[[6,13],[6,22]],["uart_top_tb"],["variable","clk"]],["txEnabled",[[6,2],[6,33]],[[6,24],[6,33]],["uart_top_tb"],["variable","rxEnabled"]],["txStart",[[6,2],[6,42]],[[6,35],[6,42]],["uart_top_tb"],["variable","txEnabled"]],["in",[[7,2],[7,16]],[[7,14],[7,16]],["uart_top_tb"],["variable","logic"]],["out",[[8,2],[8,17]],[[8,14],[8,17]],["uart_top_tb"],["variable","logic"]],["rxBusy",[[9,2],[9,14]],[[9,8],[9,14]],["uart_top_tb"],["variable","logic"]],["rxDone",[[9,2],[9,22]],[[9,16],[9,22]],["uart_top_tb"],["variable","rxBusy"]],["rxErr",[[9,2],[9,29]],[[9,24],[9,29]],["uart_top_tb"],["variable","rxDone"]],["txBusy",[[9,2],[9,37]],[[9,31],[9,37]],["uart_top_tb"],["variable","rxErr"]],["txdone",[[9,2],[9,45]],[[9,39],[9,45]],["uart_top_tb"],["variable","txBusy"]],["rx",[[10,2],[10,10]],[[10,8],[10,10]],["uart_top_tb"],["variable","logic"]],["tx",[[10,2],[10,14]],[[10,12],[10,14]],["uart_top_tb"],["variable","rx"]],["uart_top",[[13,2],[26,3]],[[13,7],[13,15]],["uart_top_tb"],["instance","uart"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/uart_transmitter_tb.sv",[[[[[["uart_transmitter_tb",[[0,0],[2,3]],[[0,7],[0,26]],[],["module"]],[72,9]],[[["ClockPeriod",[[3,2],[3,48]],[[3,17],[3,28]],["uart_transmitter_tb"],["localparam","int"]],["BaudPeriod",[[4,2],[4,46]],[[4,17],[4,27]],["uart_transmitter_tb"],["localparam","int"]],["clk",[[6,2],[6,11]],[[6,8],[6,11]],["uart_transmitter_tb"],["variable","logic"]],["enabled",[[6,2],[6,20]],[[6,13],[6,20]],["uart_transmitter_tb"],["variable","clk"]],["start",[[6,2],[6,27]],[[6,22],[6,27]],["uart_transmitter_tb"],["variable","enabled"]],["in",[[7,2],[7,16]],[[7,14],[7,16]],["uart_transmitter_tb"],["variable","logic"]],["busy",[[8,2],[8,12]],[[8,8],[8,12]],["uart_transmitter_tb"],["variable","logic"]],["done",[[8,2],[8,18]],[[8,14],[8,18]],["uart_transmitter_tb"],["variable","busy"]],["out",[[8,2],[8,23]],[[8,20],[8,23]],["uart_transmitter_tb"],["variable","done"]],["uart_tx",[[11,2],[19,3]],[[11,14],[11,21]],["uart_transmitter_tb"],["instance","transmitter"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches/uart_tx_tb.sv",[[[[[["uart_tx_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[58,20]],[[["clk",[[5,4],[5,13]],[[5,10],[5,13]],["uart_tx_tb"],["variable","logic"]],["rstN",[[6,4],[6,14]],[[6,10],[6,14]],["uart_tx_tb"],["variable","logic"]],["din",[[7,4],[7,19]],[[7,16],[7,19]],["uart_tx_tb"],["variable","logic"]],["tx_start",[[8,4],[8,18]],[[8,10],[8,18]],["uart_tx_tb"],["variable","logic"]],["tx",[[9,4],[9,12]],[[9,10],[9,12]],["uart_tx_tb"],["variable","logic"]],["tx_done",[[10,4],[10,17]],[[10,10],[10,17]],["uart_tx_tb"],["variable","logic"]],["top",[[12,4],[19,5]],[[12,11],[12,14]],["uart_tx_tb"],["instance","tx_top"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/uart/baud_gen.sv",[[[[[["baud_gen",[[0,0],[6,4]],[[0,7],[0,15]],[],["module"]],[23,18]],[[["clk",[[3,4],[3,21]],[[3,18],[3,21]],["baud_gen"],["port","logic"]],["rstN",[[4,4],[4,22]],[[4,18],[4,22]],["baud_gen"],["port","logic"]],["tick",[[5,4],[5,22]],[[5,18],[5,22]],["baud_gen"],["port","logic"]],["counter_reg",[[8,2],[8,41]],[[8,30],[8,41]],["baud_gen"],["variable","logic"]],["counter_next",[[9,2],[9,42]],[[9,30],[9,42]],["baud_gen"],["variable","logic"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/uart/fifo/fifo_control.sv",[[[[[["fifo_control",[[0,0],[9,4]],[[0,7],[0,19]],[],["module"]],[77,22]],[[["clk",[[3,4],[3,21]],[[3,18],[3,21]],["fifo_control"],["port","logic"]],["rstN",[[4,4],[4,22]],[[4,18],[4,22]],["fifo_control"],["port","logic"]],["rd",[[5,4],[5,20]],[[5,18],[5,20]],["fifo_control"],["port","logic"]],["wr",[[5,22],[5,24]],[[5,22],[5,24]],["fifo_control"],["port","rd"]],["rd_addr",[[6,4],[6,50]],[[6,43],[6,50]],["fifo_control"],["port","logic"]],["wr_addr",[[6,52],[6,59]],[[6,52],[6,59]],["fifo_control"],["port","rd_addr"]],["wr_en",[[7,4],[7,23]],[[7,18],[7,23]],["fifo_control"],["port","logic"]],["full",[[8,4],[8,22]],[[8,18],[8,22]],["fifo_control"],["port","logic"]],["empty",[[8,24],[8,29]],[[8,24],[8,29]],["fifo_control"],["port","full"]],["valid",[[8,31],[8,36]],[[8,31],[8,36]],["fifo_control"],["port","empty"]],["rd_ptr",[[11,2],[11,39]],[[11,33],[11,39]],["fifo_control"],["variable","logic"]],["rd_ptr_next",[[11,2],[11,52]],[[11,41],[11,52]],["fifo_control"],["variable","rd_ptr"]],["wr_ptr",[[12,2],[12,39]],[[12,33],[12,39]],["fifo_control"],["variable","logic"]],["wr_ptr_next",[[12,2],[12,52]],[[12,41],[12,52]],["fifo_control"],["variable","wr_ptr"]],["full_next",[[13,2],[13,17]],[[13,8],[13,17]],["fifo_control"],["variable","logic"]],["empty_next",[[13,2],[13,29]],[[13,19],[13,29]],["fifo_control"],["variable","full_next"]],["valid_next",[[13,2],[13,41]],[[13,31],[13,41]],["fifo_control"],["variable","empty_next"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/uart/fifo/fifo_data.sv",[[[[[["fifo_data",[[0,0],[9,4]],[[0,7],[0,16]],[],["module"]],[27,19]],[[["clk",[[3,4],[3,21]],[[3,18],[3,21]],["fifo_data"],["port","logic"]],["rstN",[[4,4],[4,22]],[[4,18],[4,22]],["fifo_data"],["port","logic"]],["rd_addr",[[5,4],[5,51]],[[5,44],[5,51]],["fifo_data"],["port","logic"]],["wr_addr",[[5,53],[5,60]],[[5,53],[5,60]],["fifo_data"],["port","rd_addr"]],["wr_en",[[6,4],[6,23]],[[6,18],[6,23]],["fifo_data"],["port","logic"]],["wr_data",[[7,4],[7,42]],[[7,35],[7,42]],["fifo_data"],["port","logic"]],["rd_data",[[8,4],[8,42]],[[8,35],[8,42]],["fifo_data"],["port","logic"]],["queue",[[11,2],[11,47]],[[11,25],[11,30]],["fifo_data"],["variable","logic"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/uart/fifo/fifo.sv",[[[[[["fifo",[[0,0],[9,4]],[[0,7],[0,11]],[],["module"]],[37,14]],[[["clk",[[3,4],[3,21]],[[3,18],[3,21]],["fifo"],["port","logic"]],["rstN",[[4,4],[4,22]],[[4,18],[4,22]],["fifo"],["port","logic"]],["rd",[[5,4],[5,20]],[[5,18],[5,20]],["fifo"],["port","logic"]],["wr",[[5,22],[5,24]],[[5,22],[5,24]],["fifo"],["port","rd"]],["wr_data",[[6,4],[6,42]],[[6,35],[6,42]],["fifo"],["port","logic"]],["rd_data",[[7,4],[7,42]],[[7,35],[7,42]],["fifo"],["port","logic"]],["full",[[8,4],[8,22]],[[8,18],[8,22]],["fifo"],["port","logic"]],["empty",[[8,24],[8,29]],[[8,24],[8,29]],["fifo"],["port","full"]],["valid",[[8,31],[8,36]],[[8,31],[8,36]],["fifo"],["port","empty"]],["rd_addr",[[11,2],[11,40]],[[11,33],[11,40]],["fifo"],["variable","logic"]],["wr_addr",[[11,2],[11,49]],[[11,42],[11,49]],["fifo"],["variable","rd_addr"]],["wr_en",[[12,2],[12,13]],[[12,8],[12,13]],["fifo"],["variable","logic"]],["ctrl",[[14,2],[25,3]],[[14,15],[14,19]],["fifo"],["instance","fifo_control"]],["data",[[27,2],[35,3]],[[27,12],[27,16]],["fifo"],["instance","fifo_data"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/uart/uart_rx.sv",[[[[[["uart_rx",[[0,0],[9,4]],[[0,7],[0,14]],[],["module"]],[96,17]],[[["clk",[[3,4],[3,27]],[[3,24],[3,27]],["uart_rx"],["port","logic"]],["rstN",[[4,4],[4,28]],[[4,24],[4,28]],["uart_rx"],["port","logic"]],["rx",[[5,4],[5,26]],[[5,24],[5,26]],["uart_rx"],["port","logic"]],["s_tick",[[6,4],[6,30]],[[6,24],[6,30]],["uart_rx"],["port","logic"]],["dout",[[7,4],[7,28]],[[7,24],[7,28]],["uart_rx"],["port","logic"]],["rx_done",[[8,4],[8,31]],[[8,24],[8,31]],["uart_rx"],["port","logic"]],["IDLE",[[12,4],[12,16]],[[12,4],[12,8]],["uart_rx"],["enum_member","#AnonymousEnum1"]],["START",[[13,4],[13,17]],[[13,4],[13,9]],["uart_rx"],["enum_member","#AnonymousEnum1"]],["DATA",[[14,4],[14,16]],[[14,4],[14,8]],["uart_rx"],["enum_member","#AnonymousEnum1"]],["STOP",[[15,4],[15,16]],[[15,4],[15,8]],["uart_rx"],["enum_member","#AnonymousEnum1"]],["state_t",[[11,2],[16,14]],[[16,6],[16,13]],["uart_rx"],["typedef","#AnonymousEnum1"]],["state_reg",[[18,2],[18,19]],[[18,10],[18,19]],["uart_rx"],["variable","state_t"]],["state_next",[[18,2],[18,31]],[[18,21],[18,31]],["uart_rx"],["variable","state_reg"]],["s_reg",[[19,2],[19,38]],[[19,33],[19,38]],["uart_rx"],["variable","logic"]],["s_next",[[19,2],[19,46]],[[19,40],[19,46]],["uart_rx"],["variable","s_reg"]],["n_reg",[[20,2],[20,19]],[[20,14],[20,19]],["uart_rx"],["variable","logic"]],["n_next",[[20,2],[20,27]],[[20,21],[20,27]],["uart_rx"],["variable","n_reg"]],["dout_reg",[[21,2],[21,22]],[[21,14],[21,22]],["uart_rx"],["variable","logic"]],["dout_next",[[21,2],[21,33]],[[21,24],[21,33]],["uart_rx"],["variable","dout_reg"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/uart/uart_top.sv",[[[[[["uart_top",[[0,0],[15,4]],[[0,7],[0,15]],[],["module"]],[87,18]],[[["clk",[[3,4],[3,21]],[[3,18],[3,21]],["uart_top"],["port","logic"]],["rstN",[[4,4],[4,22]],[[4,18],[4,22]],["uart_top"],["port","logic"]],["rx",[[5,4],[5,20]],[[5,18],[5,20]],["uart_top"],["port","logic"]],["tx",[[6,4],[6,20]],[[6,18],[6,20]],["uart_top"],["port","logic"]],["rx_rd_data",[[9,4],[9,45]],[[9,35],[9,45]],["uart_top"],["port","logic"]],["rx_valid",[[10,4],[10,26]],[[10,18],[10,26]],["uart_top"],["port","logic"]],["tx_wr_data",[[13,4],[13,45]],[[13,35],[13,45]],["uart_top"],["port","logic"]],["tx_wr",[[14,4],[14,23]],[[14,18],[14,23]],["uart_top"],["port","logic"]],["s_tick",[[17,2],[17,14]],[[17,8],[17,14]],["uart_top"],["variable","logic"]],["tx_full",[[18,2],[18,15]],[[18,8],[18,15]],["uart_top"],["variable","logic"]],["rx_rd",[[19,2],[19,13]],[[19,8],[19,13]],["uart_top"],["variable","logic"]],["dout",[[24,2],[24,18]],[[24,14],[24,18]],["uart_top"],["variable","logic"]],["rx_done",[[25,2],[25,15]],[[25,8],[25,15]],["uart_top"],["variable","logic"]],["tx_start",[[28,2],[28,16]],[[28,8],[28,16]],["uart_top"],["variable","logic"]],["din",[[29,2],[29,17]],[[29,14],[29,17]],["uart_top"],["variable","logic"]],["tx_done",[[30,2],[30,15]],[[30,8],[30,15]],["uart_top"],["variable","logic"]],["tx_rd_data",[[33,2],[33,35]],[[33,25],[33,35]],["uart_top"],["variable","logic"]],["tx_empty",[[34,2],[34,16]],[[34,8],[34,16]],["uart_top"],["variable","logic"]],["tx_valid",[[34,2],[34,26]],[[34,18],[34,26]],["uart_top"],["variable","tx_empty"]],["rx_empty",[[35,2],[35,16]],[[35,8],[35,16]],["uart_top"],["variable","logic"]],["baud_gen_inst",[[38,2],[42,3]],[[38,11],[38,24]],["uart_top"],["instance","baud_gen"]],["uart_tx_inst",[[44,2],[52,3]],[[44,10],[44,22]],["uart_top"],["instance","uart_tx"]],["uart_rx_inst",[[54,2],[61,3]],[[54,10],[54,22]],["uart_top"],["instance","uart_rx"]],["fifo_rx",[[63,2],[73,3]],[[63,7],[63,14]],["uart_top"],["instance","fifo"]],["fifo_tx",[[75,2],[85,3]],[[75,7],[75,14]],["uart_top"],["instance","fifo"]]],[["definitions_pkg",["*"]]]]]]],null,0]],["/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/uart/uart_tx.sv",[[[[[["uart_tx",[[0,0],[10,4]],[[0,7],[0,14]],[],["module"]],[107,17]],[[["clk",[[3,4],[3,21]],[[3,18],[3,21]],["uart_tx"],["port","logic"]],["rstN",[[4,4],[4,22]],[[4,18],[4,22]],["uart_tx"],["port","logic"]],["s_tick",[[5,4],[5,24]],[[5,18],[5,24]],["uart_tx"],["port","logic"]],["din",[[6,4],[6,27]],[[6,24],[6,27]],["uart_tx"],["port","logic"]],["tx_start",[[7,4],[7,26]],[[7,18],[7,26]],["uart_tx"],["port","logic"]],["tx",[[8,4],[8,20]],[[8,18],[8,20]],["uart_tx"],["port","logic"]],["tx_done",[[9,4],[9,25]],[[9,18],[9,25]],["uart_tx"],["port","logic"]],["IDLE",[[13,6],[13,18]],[[13,6],[13,10]],["uart_tx"],["enum_member","#AnonymousEnum2"]],["START",[[14,6],[14,19]],[[14,6],[14,11]],["uart_tx"],["enum_member","#AnonymousEnum2"]],["DATA",[[15,6],[15,18]],[[15,6],[15,10]],["uart_tx"],["enum_member","#AnonymousEnum2"]],["STOP",[[16,6],[16,18]],[[16,6],[16,10]],["uart_tx"],["enum_member","#AnonymousEnum2"]],["state_t",[[12,2],[17,14]],[[17,6],[17,13]],["uart_tx"],["typedef","#AnonymousEnum2"]],["state_reg",[[19,2],[19,19]],[[19,10],[19,19]],["uart_tx"],["variable","state_t"]],["state_next",[[19,2],[19,31]],[[19,21],[19,31]],["uart_tx"],["variable","state_reg"]],["s_reg",[[20,2],[20,38]],[[20,33],[20,38]],["uart_tx"],["variable","logic"]],["s_next",[[20,2],[20,46]],[[20,40],[20,46]],["uart_tx"],["variable","s_reg"]],["n_reg",[[21,2],[21,19]],[[21,14],[21,19]],["uart_tx"],["variable","logic"]],["n_next",[[21,2],[21,27]],[[21,21],[21,27]],["uart_tx"],["variable","n_reg"]],["data_reg",[[22,2],[22,22]],[[22,14],[22,22]],["uart_tx"],["variable","logic"]],["data_next",[[22,2],[22,33]],[[22,24],[22,33]],["uart_tx"],["variable","data_reg"]],["tx_reg",[[23,2],[23,14]],[[23,8],[23,14]],["uart_tx"],["variable","logic"]],["tx_next",[[23,2],[23,23]],[[23,16],[23,23]],["uart_tx"],["variable","tx_reg"]]],[["definitions_pkg",["*"]]]]]]],null,0]]]}