// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        kernel_data_V_2_0,
        kernel_data_V_2_1,
        kernel_data_V_2_2,
        kernel_data_V_2_3,
        kernel_data_V_2_4,
        kernel_data_V_2_5,
        kernel_data_V_2_6,
        kernel_data_V_2_7,
        kernel_data_V_2_8,
        kernel_data_V_2_9,
        kernel_data_V_2_10,
        kernel_data_V_2_11,
        kernel_data_V_2_12,
        kernel_data_V_2_13,
        kernel_data_V_2_14,
        kernel_data_V_2_15,
        kernel_data_V_2_16,
        kernel_data_V_2_17,
        kernel_data_V_2_18,
        kernel_data_V_2_19,
        kernel_data_V_2_20,
        kernel_data_V_2_21,
        kernel_data_V_2_22,
        kernel_data_V_2_23,
        kernel_data_V_2_24,
        kernel_data_V_2_25,
        kernel_data_V_2_26,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] kernel_data_V_2_0;
input  [15:0] kernel_data_V_2_1;
input  [15:0] kernel_data_V_2_2;
input  [15:0] kernel_data_V_2_3;
input  [15:0] kernel_data_V_2_4;
input  [15:0] kernel_data_V_2_5;
input  [15:0] kernel_data_V_2_6;
input  [15:0] kernel_data_V_2_7;
input  [15:0] kernel_data_V_2_8;
input  [15:0] kernel_data_V_2_9;
input  [15:0] kernel_data_V_2_10;
input  [15:0] kernel_data_V_2_11;
input  [15:0] kernel_data_V_2_12;
input  [15:0] kernel_data_V_2_13;
input  [15:0] kernel_data_V_2_14;
input  [15:0] kernel_data_V_2_15;
input  [15:0] kernel_data_V_2_16;
input  [15:0] kernel_data_V_2_17;
input  [15:0] kernel_data_V_2_18;
input  [15:0] kernel_data_V_2_19;
input  [15:0] kernel_data_V_2_20;
input  [15:0] kernel_data_V_2_21;
input  [15:0] kernel_data_V_2_22;
input  [15:0] kernel_data_V_2_23;
input  [15:0] kernel_data_V_2_24;
input  [15:0] kernel_data_V_2_25;
input  [15:0] kernel_data_V_2_26;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln135_fu_589_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
wire   [6:0] outidx7_address0;
reg    outidx7_ce0;
wire   [1:0] outidx7_q0;
wire   [6:0] w2_V_address0;
reg    w2_V_ce0;
wire   [9:0] w2_V_q0;
reg   [31:0] in_index_0_i30_reg_202;
reg   [6:0] w_index29_reg_217;
reg   [15:0] acc_0_V_020_reg_290;
reg   [15:0] acc_1_V_019_reg_305;
reg   [15:0] acc_2_V_018_reg_320;
reg   [15:0] acc_3_V_017_reg_335;
reg   [15:0] res_0_V_write_assign28_reg_365;
reg   [15:0] res_1_V_write_assign26_reg_379;
reg   [15:0] res_2_V_write_assign24_reg_393;
reg   [15:0] res_3_V_write_assign22_reg_407;
wire   [6:0] w_index_fu_571_p2;
reg   [6:0] w_index_reg_787;
wire   [31:0] in_index_fu_577_p2;
reg   [31:0] in_index_reg_797;
wire   [0:0] icmp_ln154_fu_583_p2;
reg   [0:0] icmp_ln154_reg_802;
reg   [0:0] icmp_ln135_reg_807;
reg   [0:0] icmp_ln135_reg_807_pp0_iter1_reg;
reg   [0:0] icmp_ln135_reg_807_pp0_iter2_reg;
reg   [0:0] icmp_ln135_reg_807_pp0_iter3_reg;
reg   [0:0] icmp_ln135_reg_807_pp0_iter4_reg;
reg   [0:0] icmp_ln135_reg_807_pp0_iter5_reg;
reg   [1:0] out_index_reg_811;
reg   [1:0] out_index_reg_811_pp0_iter2_reg;
reg   [1:0] out_index_reg_811_pp0_iter3_reg;
reg   [1:0] out_index_reg_811_pp0_iter4_reg;
reg   [1:0] out_index_reg_811_pp0_iter5_reg;
wire   [4:0] trunc_ln145_fu_595_p1;
reg  signed [9:0] w2_V_load_reg_955;
wire   [31:0] select_ln154_fu_707_p3;
reg    ap_enable_reg_pp0_iter1;
wire  signed [25:0] grp_fu_776_p2;
reg  signed [25:0] r_V_reg_975;
wire   [15:0] acc_0_V_fu_742_p2;
reg   [15:0] acc_0_V_reg_980;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] ap_phi_mux_in_index_0_i30_phi_fu_206_p6;
wire    ap_block_pp0_stage0;
reg   [6:0] ap_phi_mux_w_index29_phi_fu_221_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_231;
reg   [15:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_231;
reg  signed [15:0] ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231;
reg   [15:0] ap_phi_mux_acc_0_V_020_phi_fu_294_p6;
reg   [15:0] ap_phi_mux_acc_0_V_1_phi_fu_479_p8;
reg   [15:0] ap_phi_mux_acc_1_V_019_phi_fu_309_p6;
reg   [15:0] ap_phi_mux_acc_1_V_1_phi_fu_461_p8;
reg   [15:0] ap_phi_mux_acc_2_V_018_phi_fu_324_p6;
reg   [15:0] ap_phi_mux_acc_2_V_1_phi_fu_443_p8;
reg   [15:0] ap_phi_mux_acc_3_V_017_phi_fu_339_p6;
reg   [15:0] ap_phi_mux_acc_3_V_1_phi_fu_425_p8;
reg   [15:0] ap_phi_mux_p_0_01_i_phi_fu_551_p8;
reg   [15:0] ap_phi_mux_p_0_13_i_phi_fu_533_p8;
reg   [15:0] ap_phi_mux_p_0_25_i_phi_fu_515_p8;
reg   [15:0] ap_phi_mux_p_0_37_i_phi_fu_497_p8;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_3_V_1_reg_421;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_2_V_1_reg_439;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_1_V_1_reg_457;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_0_V_1_reg_475;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_37_i_reg_493;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_25_i_reg_511;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_13_i_reg_529;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_01_i_reg_547;
wire   [63:0] zext_ln139_fu_565_p1;
wire   [15:0] trunc_ln1_fu_720_p4;
wire   [15:0] tmp_fu_729_p6;
reg    grp_fu_776_ce;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_346;
reg    ap_condition_311;
reg    ap_condition_319;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
end

dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7 #(
    .DataWidth( 2 ),
    .AddressRange( 108 ),
    .AddressWidth( 7 ))
outidx7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx7_address0),
    .ce0(outidx7_ce0),
    .q0(outidx7_q0)
);

dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V #(
    .DataWidth( 10 ),
    .AddressRange( 108 ),
    .AddressWidth( 7 ))
w2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w2_V_address0),
    .ce0(w2_V_ce0),
    .q0(w2_V_q0)
);

myproject_axi_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_axi_mux_42_16_1_1_U40(
    .din0(ap_phi_mux_acc_0_V_020_phi_fu_294_p6),
    .din1(ap_phi_mux_acc_1_V_019_phi_fu_309_p6),
    .din2(ap_phi_mux_acc_2_V_018_phi_fu_324_p6),
    .din3(ap_phi_mux_acc_3_V_017_phi_fu_339_p6),
    .din4(out_index_reg_811_pp0_iter4_reg),
    .dout(tmp_fu_729_p6)
);

myproject_axi_mul_mul_16s_10s_26_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_axi_mul_mul_16s_10s_26_3_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231),
    .din1(w2_V_load_reg_955),
    .ce(grp_fu_776_ce),
    .dout(grp_fu_776_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_0_preg <= ap_phi_mux_p_0_01_i_phi_fu_551_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_1_preg <= ap_phi_mux_p_0_13_i_phi_fu_533_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_2_preg <= ap_phi_mux_p_0_25_i_phi_fu_515_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_3_preg <= ap_phi_mux_p_0_37_i_phi_fu_497_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd0))) begin
        acc_0_V_020_reg_290 <= ap_phi_mux_acc_0_V_1_phi_fu_479_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_0_V_020_reg_290 <= 16'd65521;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd0))) begin
        acc_1_V_019_reg_305 <= ap_phi_mux_acc_1_V_1_phi_fu_461_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1_V_019_reg_305 <= 16'd24;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd0))) begin
        acc_2_V_018_reg_320 <= ap_phi_mux_acc_2_V_1_phi_fu_443_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2_V_018_reg_320 <= 16'd45;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd0))) begin
        acc_3_V_017_reg_335 <= ap_phi_mux_acc_3_V_1_phi_fu_425_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_3_V_017_reg_335 <= 16'd12;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_319)) begin
        if ((1'b1 == ap_condition_311)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_26;
        end else if ((trunc_ln145_fu_595_p1 == 5'd25)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_25;
        end else if ((trunc_ln145_fu_595_p1 == 5'd24)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_24;
        end else if ((trunc_ln145_fu_595_p1 == 5'd23)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_23;
        end else if ((trunc_ln145_fu_595_p1 == 5'd22)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_22;
        end else if ((trunc_ln145_fu_595_p1 == 5'd21)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_21;
        end else if ((trunc_ln145_fu_595_p1 == 5'd20)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_20;
        end else if ((trunc_ln145_fu_595_p1 == 5'd19)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_19;
        end else if ((trunc_ln145_fu_595_p1 == 5'd18)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_18;
        end else if ((trunc_ln145_fu_595_p1 == 5'd17)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_17;
        end else if ((trunc_ln145_fu_595_p1 == 5'd16)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_16;
        end else if ((trunc_ln145_fu_595_p1 == 5'd15)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_15;
        end else if ((trunc_ln145_fu_595_p1 == 5'd14)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_14;
        end else if ((trunc_ln145_fu_595_p1 == 5'd13)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_13;
        end else if ((trunc_ln145_fu_595_p1 == 5'd12)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_12;
        end else if ((trunc_ln145_fu_595_p1 == 5'd11)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_11;
        end else if ((trunc_ln145_fu_595_p1 == 5'd10)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_10;
        end else if ((trunc_ln145_fu_595_p1 == 5'd9)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_9;
        end else if ((trunc_ln145_fu_595_p1 == 5'd8)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_8;
        end else if ((trunc_ln145_fu_595_p1 == 5'd7)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_7;
        end else if ((trunc_ln145_fu_595_p1 == 5'd6)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_6;
        end else if ((trunc_ln145_fu_595_p1 == 5'd5)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_5;
        end else if ((trunc_ln145_fu_595_p1 == 5'd4)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_4;
        end else if ((trunc_ln145_fu_595_p1 == 5'd3)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_3;
        end else if ((trunc_ln145_fu_595_p1 == 5'd2)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_2;
        end else if ((trunc_ln145_fu_595_p1 == 5'd1)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_1;
        end else if ((trunc_ln145_fu_595_p1 == 5'd0)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231 <= ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_231;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln135_reg_807 == 1'd0))) begin
        in_index_0_i30_reg_202 <= select_ln154_fu_707_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index_0_i30_reg_202 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd0))) begin
        res_0_V_write_assign28_reg_365 <= ap_phi_mux_p_0_01_i_phi_fu_551_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_0_V_write_assign28_reg_365 <= 16'd65521;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd0))) begin
        res_1_V_write_assign26_reg_379 <= ap_phi_mux_p_0_13_i_phi_fu_533_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_1_V_write_assign26_reg_379 <= 16'd24;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd0))) begin
        res_2_V_write_assign24_reg_393 <= ap_phi_mux_p_0_25_i_phi_fu_515_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_2_V_write_assign24_reg_393 <= 16'd45;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd0))) begin
        res_3_V_write_assign22_reg_407 <= ap_phi_mux_p_0_37_i_phi_fu_497_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_3_V_write_assign22_reg_407 <= 16'd12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln135_reg_807 == 1'd0))) begin
        w_index29_reg_217 <= w_index_reg_787;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index29_reg_217 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        acc_0_V_reg_980 <= acc_0_V_fu_742_p2;
        icmp_ln135_reg_807_pp0_iter2_reg <= icmp_ln135_reg_807_pp0_iter1_reg;
        icmp_ln135_reg_807_pp0_iter3_reg <= icmp_ln135_reg_807_pp0_iter2_reg;
        icmp_ln135_reg_807_pp0_iter4_reg <= icmp_ln135_reg_807_pp0_iter3_reg;
        icmp_ln135_reg_807_pp0_iter5_reg <= icmp_ln135_reg_807_pp0_iter4_reg;
        out_index_reg_811_pp0_iter2_reg <= out_index_reg_811;
        out_index_reg_811_pp0_iter3_reg <= out_index_reg_811_pp0_iter2_reg;
        out_index_reg_811_pp0_iter4_reg <= out_index_reg_811_pp0_iter3_reg;
        out_index_reg_811_pp0_iter5_reg <= out_index_reg_811_pp0_iter4_reg;
        r_V_reg_975 <= grp_fu_776_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_231 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_231;
        w_index_reg_787 <= w_index_fu_571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln135_reg_807 <= icmp_ln135_fu_589_p2;
        icmp_ln135_reg_807_pp0_iter1_reg <= icmp_ln135_reg_807;
        icmp_ln154_reg_802 <= icmp_ln154_fu_583_p2;
        in_index_reg_797 <= in_index_fu_577_p2;
        out_index_reg_811 <= outidx7_q0;
        w2_V_load_reg_955 <= w2_V_q0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_807_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_0_V_020_phi_fu_294_p6 = 16'd65521;
        end else if ((icmp_ln135_reg_807_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_0_V_020_phi_fu_294_p6 = ap_phi_mux_acc_0_V_1_phi_fu_479_p8;
        end else begin
            ap_phi_mux_acc_0_V_020_phi_fu_294_p6 = acc_0_V_020_reg_290;
        end
    end else begin
        ap_phi_mux_acc_0_V_020_phi_fu_294_p6 = acc_0_V_020_reg_290;
    end
end

always @ (*) begin
    if ((out_index_reg_811_pp0_iter5_reg == 2'd0)) begin
        ap_phi_mux_acc_0_V_1_phi_fu_479_p8 = acc_0_V_reg_980;
    end else if (((out_index_reg_811_pp0_iter5_reg == 2'd1) | (out_index_reg_811_pp0_iter5_reg == 2'd2) | (out_index_reg_811_pp0_iter5_reg == 2'd3))) begin
        ap_phi_mux_acc_0_V_1_phi_fu_479_p8 = acc_0_V_020_reg_290;
    end else begin
        ap_phi_mux_acc_0_V_1_phi_fu_479_p8 = ap_phi_reg_pp0_iter6_acc_0_V_1_reg_475;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_807_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_1_V_019_phi_fu_309_p6 = 16'd24;
        end else if ((icmp_ln135_reg_807_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_1_V_019_phi_fu_309_p6 = ap_phi_mux_acc_1_V_1_phi_fu_461_p8;
        end else begin
            ap_phi_mux_acc_1_V_019_phi_fu_309_p6 = acc_1_V_019_reg_305;
        end
    end else begin
        ap_phi_mux_acc_1_V_019_phi_fu_309_p6 = acc_1_V_019_reg_305;
    end
end

always @ (*) begin
    if ((out_index_reg_811_pp0_iter5_reg == 2'd1)) begin
        ap_phi_mux_acc_1_V_1_phi_fu_461_p8 = acc_0_V_reg_980;
    end else if (((out_index_reg_811_pp0_iter5_reg == 2'd0) | (out_index_reg_811_pp0_iter5_reg == 2'd2) | (out_index_reg_811_pp0_iter5_reg == 2'd3))) begin
        ap_phi_mux_acc_1_V_1_phi_fu_461_p8 = acc_1_V_019_reg_305;
    end else begin
        ap_phi_mux_acc_1_V_1_phi_fu_461_p8 = ap_phi_reg_pp0_iter6_acc_1_V_1_reg_457;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_807_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_2_V_018_phi_fu_324_p6 = 16'd45;
        end else if ((icmp_ln135_reg_807_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_2_V_018_phi_fu_324_p6 = ap_phi_mux_acc_2_V_1_phi_fu_443_p8;
        end else begin
            ap_phi_mux_acc_2_V_018_phi_fu_324_p6 = acc_2_V_018_reg_320;
        end
    end else begin
        ap_phi_mux_acc_2_V_018_phi_fu_324_p6 = acc_2_V_018_reg_320;
    end
end

always @ (*) begin
    if ((out_index_reg_811_pp0_iter5_reg == 2'd2)) begin
        ap_phi_mux_acc_2_V_1_phi_fu_443_p8 = acc_0_V_reg_980;
    end else if (((out_index_reg_811_pp0_iter5_reg == 2'd0) | (out_index_reg_811_pp0_iter5_reg == 2'd1) | (out_index_reg_811_pp0_iter5_reg == 2'd3))) begin
        ap_phi_mux_acc_2_V_1_phi_fu_443_p8 = acc_2_V_018_reg_320;
    end else begin
        ap_phi_mux_acc_2_V_1_phi_fu_443_p8 = ap_phi_reg_pp0_iter6_acc_2_V_1_reg_439;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_807_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_3_V_017_phi_fu_339_p6 = 16'd12;
        end else if ((icmp_ln135_reg_807_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_3_V_017_phi_fu_339_p6 = ap_phi_mux_acc_3_V_1_phi_fu_425_p8;
        end else begin
            ap_phi_mux_acc_3_V_017_phi_fu_339_p6 = acc_3_V_017_reg_335;
        end
    end else begin
        ap_phi_mux_acc_3_V_017_phi_fu_339_p6 = acc_3_V_017_reg_335;
    end
end

always @ (*) begin
    if (((out_index_reg_811_pp0_iter5_reg == 2'd0) | (out_index_reg_811_pp0_iter5_reg == 2'd1) | (out_index_reg_811_pp0_iter5_reg == 2'd2))) begin
        ap_phi_mux_acc_3_V_1_phi_fu_425_p8 = acc_3_V_017_reg_335;
    end else if ((out_index_reg_811_pp0_iter5_reg == 2'd3)) begin
        ap_phi_mux_acc_3_V_1_phi_fu_425_p8 = acc_0_V_reg_980;
    end else begin
        ap_phi_mux_acc_3_V_1_phi_fu_425_p8 = ap_phi_reg_pp0_iter6_acc_3_V_1_reg_421;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_346)) begin
        if ((icmp_ln135_reg_807 == 1'd1)) begin
            ap_phi_mux_in_index_0_i30_phi_fu_206_p6 = 32'd0;
        end else if ((icmp_ln135_reg_807 == 1'd0)) begin
            ap_phi_mux_in_index_0_i30_phi_fu_206_p6 = select_ln154_fu_707_p3;
        end else begin
            ap_phi_mux_in_index_0_i30_phi_fu_206_p6 = in_index_0_i30_reg_202;
        end
    end else begin
        ap_phi_mux_in_index_0_i30_phi_fu_206_p6 = in_index_0_i30_reg_202;
    end
end

always @ (*) begin
    if ((out_index_reg_811_pp0_iter5_reg == 2'd0)) begin
        ap_phi_mux_p_0_01_i_phi_fu_551_p8 = acc_0_V_reg_980;
    end else if (((out_index_reg_811_pp0_iter5_reg == 2'd1) | (out_index_reg_811_pp0_iter5_reg == 2'd2) | (out_index_reg_811_pp0_iter5_reg == 2'd3))) begin
        ap_phi_mux_p_0_01_i_phi_fu_551_p8 = res_0_V_write_assign28_reg_365;
    end else begin
        ap_phi_mux_p_0_01_i_phi_fu_551_p8 = ap_phi_reg_pp0_iter6_p_0_01_i_reg_547;
    end
end

always @ (*) begin
    if ((out_index_reg_811_pp0_iter5_reg == 2'd1)) begin
        ap_phi_mux_p_0_13_i_phi_fu_533_p8 = acc_0_V_reg_980;
    end else if (((out_index_reg_811_pp0_iter5_reg == 2'd0) | (out_index_reg_811_pp0_iter5_reg == 2'd2) | (out_index_reg_811_pp0_iter5_reg == 2'd3))) begin
        ap_phi_mux_p_0_13_i_phi_fu_533_p8 = res_1_V_write_assign26_reg_379;
    end else begin
        ap_phi_mux_p_0_13_i_phi_fu_533_p8 = ap_phi_reg_pp0_iter6_p_0_13_i_reg_529;
    end
end

always @ (*) begin
    if ((out_index_reg_811_pp0_iter5_reg == 2'd2)) begin
        ap_phi_mux_p_0_25_i_phi_fu_515_p8 = acc_0_V_reg_980;
    end else if (((out_index_reg_811_pp0_iter5_reg == 2'd0) | (out_index_reg_811_pp0_iter5_reg == 2'd1) | (out_index_reg_811_pp0_iter5_reg == 2'd3))) begin
        ap_phi_mux_p_0_25_i_phi_fu_515_p8 = res_2_V_write_assign24_reg_393;
    end else begin
        ap_phi_mux_p_0_25_i_phi_fu_515_p8 = ap_phi_reg_pp0_iter6_p_0_25_i_reg_511;
    end
end

always @ (*) begin
    if (((out_index_reg_811_pp0_iter5_reg == 2'd0) | (out_index_reg_811_pp0_iter5_reg == 2'd1) | (out_index_reg_811_pp0_iter5_reg == 2'd2))) begin
        ap_phi_mux_p_0_37_i_phi_fu_497_p8 = res_3_V_write_assign22_reg_407;
    end else if ((out_index_reg_811_pp0_iter5_reg == 2'd3)) begin
        ap_phi_mux_p_0_37_i_phi_fu_497_p8 = acc_0_V_reg_980;
    end else begin
        ap_phi_mux_p_0_37_i_phi_fu_497_p8 = ap_phi_reg_pp0_iter6_p_0_37_i_reg_493;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_346)) begin
        if ((icmp_ln135_reg_807 == 1'd1)) begin
            ap_phi_mux_w_index29_phi_fu_221_p6 = 7'd0;
        end else if ((icmp_ln135_reg_807 == 1'd0)) begin
            ap_phi_mux_w_index29_phi_fu_221_p6 = w_index_reg_787;
        end else begin
            ap_phi_mux_w_index29_phi_fu_221_p6 = w_index29_reg_217;
        end
    end else begin
        ap_phi_mux_w_index29_phi_fu_221_p6 = w_index29_reg_217;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_fu_589_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_0 = ap_phi_mux_p_0_01_i_phi_fu_551_p8;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_1 = ap_phi_mux_p_0_13_i_phi_fu_533_p8;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_2 = ap_phi_mux_p_0_25_i_phi_fu_515_p8;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_807_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_3 = ap_phi_mux_p_0_37_i_phi_fu_497_p8;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_776_ce = 1'b1;
    end else begin
        grp_fu_776_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx7_ce0 = 1'b1;
    end else begin
        outidx7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w2_V_ce0 = 1'b1;
    end else begin
        w2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_742_p2 = (trunc_ln1_fu_720_p4 + tmp_fu_729_p6);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_311 = ((trunc_ln145_fu_595_p1 == 5'd26) | ((trunc_ln145_fu_595_p1 == 5'd27) | ((trunc_ln145_fu_595_p1 == 5'd28) | ((trunc_ln145_fu_595_p1 == 5'd29) | ((trunc_ln145_fu_595_p1 == 5'd30) | (trunc_ln145_fu_595_p1 == 5'd31))))));
end

always @ (*) begin
    ap_condition_319 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_346 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_231 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_0_V_1_reg_475 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_1_V_1_reg_457 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_2_V_1_reg_439 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_3_V_1_reg_421 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_01_i_reg_547 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_13_i_reg_529 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_25_i_reg_511 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_37_i_reg_493 = 'bx;

assign icmp_ln135_fu_589_p2 = ((ap_phi_mux_w_index29_phi_fu_221_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_583_p2 = (($signed(in_index_fu_577_p2) > $signed(32'd26)) ? 1'b1 : 1'b0);

assign in_index_fu_577_p2 = (ap_phi_mux_in_index_0_i30_phi_fu_206_p6 + 32'd1);

assign outidx7_address0 = zext_ln139_fu_565_p1;

assign select_ln154_fu_707_p3 = ((icmp_ln154_reg_802[0:0] === 1'b1) ? 32'd0 : in_index_reg_797);

assign trunc_ln145_fu_595_p1 = in_index_0_i30_reg_202[4:0];

assign trunc_ln1_fu_720_p4 = {{r_V_reg_975[25:10]}};

assign w2_V_address0 = zext_ln139_fu_565_p1;

assign w_index_fu_571_p2 = (7'd1 + ap_phi_mux_w_index29_phi_fu_221_p6);

assign zext_ln139_fu_565_p1 = ap_phi_mux_w_index29_phi_fu_221_p6;

endmodule //dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0
