{
  "Top": "simpleALU",
  "RtlTop": "simpleALU",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "1",
    "II": "x",
    "Latency": "0",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "simpleALU",
    "Version": "1.0",
    "DisplayName": "Simplealu",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/core.cpp"],
    "Vhdl": ["impl\/vhdl\/simpleALU.vhd"],
    "Verilog": ["impl\/verilog\/simpleALU.v"],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "17"
        }}
    },
    "inA_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "17"
        }}
    },
    "inB_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "17"
        }}
    },
    "op_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    }
  },
  "RtlPorts": {
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "17"
    },
    "inA_V": {
      "dir": "in",
      "width": "17"
    },
    "inB_V": {
      "dir": "in",
      "width": "17"
    },
    "op_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "17"
    },
    "inA_V": {
      "interfaceRef": "inA_V",
      "dir": "in",
      "dataWidth": "17",
      "handshakeRef": "ap_none"
    },
    "inB_V": {
      "interfaceRef": "inB_V",
      "dir": "in",
      "dataWidth": "17",
      "handshakeRef": "ap_none"
    },
    "op_V": {
      "interfaceRef": "op_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "simpleALU"},
    "Metrics": {"simpleALU": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.887"
        },
        "Area": {
          "FF": "0",
          "LUT": "65",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-07-09 17:06:16 +0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
