library ieee;
use ieee.std_logic_1164.all;

entity PC is
	port(i_NEXTPC : in  std_logic_vector(31 downto 0);
		  o_NEXTPC : out std_logic_vector(31 downto 0));
end entity PC;

architecture arch0 of PC is
begin
	process(i_NEXTPC)
	begin
		o_NEXTPC <= i_NEXTPC;
	end process;
end arch0;