

#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 852 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================================================== Non-Gated/Non-Generated Clocks =======================================================================
Clock Tree ID                                                                                    Driving Element     Drive Element Type     Fanout     Sample Instance       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:"@|S:clk_in@|E:cog0_acog_mem_INAio[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001"     clk_in              port                   852        cog0_acog_mem_INAio[0]
=============================================================================================================================================================================
===== Gated/Generated Clocks =====
************** None **************
----------------------------------
==================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

