(S (NP (PRP We)) (VP (VP (VBP present) (NP (NP (DT a) (JJ full-stack) (NN optimization) (NN framework)) (PP (IN for) (S (VP (VBG accelerating) (NP (NP (NN inference)) (PP (IN of) (NP (NP (NNP CNNs)) (PRN (-LRB- -LRB-) (NP (NNP Convolutional) (NNP Neural) (NNP Networks)) (-RRB- -RRB-)))))))))) (CC and) (VP (VB validate) (NP (DT the) (NN approach)) (PP (IN with) (NP (JJ field-programmable) (NN gate) (NNS arrays) (PRN (-LRB- -LRB-) (NP (NNP FPGA)) (-RRB- -RRB-)) (NNS implementations))))) (. .))
(S (PP (IN By) (S (VP (ADVP (RB jointly)) (VBG optimizing) (NP (NP (NNP CNN) (NNS models)) (, ,) (NP (VBG computing) (NNS architectures)) (, ,) (CC and) (NP (NN hardware) (NNS implementations)))))) (, ,) (NP (PRP$ our) (JJ full-stack) (NN approach)) (VP (NNS achieves) (NP (NP (JJ unprecedented) (NN performance)) (PP (IN in) (NP (NP (DT the) (JJ trade-off) (NN space)) (VP (VBN characterized) (PP (IN by) (NP (NP (NN inference) (NN latency)) (, ,) (NP (NN energy) (NN efficiency)) (, ,) (NP (NN hardware) (NN utilization)) (CC and) (NP (NN inference) (NN accuracy))))))))) (. .))
(S (PP (IN As) (NP (DT a) (NN validation) (NN vehicle))) (, ,) (NP (PRP we)) (VP (VBP have) (VP (VBN implemented) (NP (NP (DT a) (CD 170MHz) (NNP FPGA) (NN inference) (NN chip)) (VP (VBG achieving) (NP (CD 2.28ms) (NN latency)) (PP (IN for) (NP (DT the) (NNP ImageNet) (NN benchmark))))))) (. .))
(S (NP (DT The) (JJ achieved) (NN latency)) (VP (VBZ is) (PP (IN among) (NP (NP (DT the) (JJS lowest)) (VP (VBN reported) (PP (IN in) (NP (DT the) (NN literature)))))) (SBAR (IN while) (S (VP (VBG achieving) (NP (JJ comparable) (NN accuracy)))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (PRP$ our) (NN chip)) (VP (NNS shines) (SBAR (IN in) (SBAR (DT that) (S (NP (PRP it)) (VP (VBZ has) (NP (ADJP (QP (CD 9x)) (JJR higher)) (NN energy) (NN efficiency)) (PP (VBN compared) (PP (TO to) (NP (NP (JJ other) (NNS implementations)) (VP (VBG achieving) (NP (JJ comparable) (NN latency))))))))))) (. .))
(S (NP (NP (DT A) (NN highlight)) (PP (IN of) (NP (PRP$ our) (NN full-stack) (NN approach))) (SBAR (WHNP (WDT which)) (S (VP (VBZ attributes) (PP (TO to) (NP (DT the) (VBN achieved) (JJ high) (NN energy) (NN efficiency))))))) (VP (VBZ is) (NP (NP (DT an) (JJ efficient) (NN Selector-Accumulator) (PRN (-LRB- -LRB-) (NNP SAC) (-RRB- -RRB-)) (NN architecture)) (PP (IN for) (S (VP (VBG implementing) (NP (NP (DT the) (NN multiplier-accumulator) (PRN (-LRB- -LRB-) (NNP MAC) (-RRB- -RRB-)) (NN operation)) (ADJP (JJ present) (PP (IN in) (NP (DT any) (JJ digital) (NNP CNN) (NN hardware)))))))))) (. .))
(S (PP (IN For) (NP (NN instance))) (, ,) (PP (VBN compared) (PP (TO to) (NP (NP (DT a) (NNP FPGA) (NN implementation)) (PP (IN for) (NP (DT a) (JJ traditional) (JJ 8-bit) (NNP MAC)))))) (, ,) (NP (NNP SAC)) (VP (ADVP (RB substantially)) (VBZ reduces) (NP (NP (NP (VBN required) (JJ hardware) (NNS resources)) (PRN (-LRB- -LRB-) (NP (ADJP (QP (CD 4.85x)) (JJR fewer)) (NNP Look-up) (NNP Tables)) (-RRB- -RRB-))) (CC and) (NP (NP (NN power) (NN consumption)) (PRN (-LRB- -LRB-) (NP (CD 2.48x)) (-RRB- -RRB-))))) (. .))
