{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port FPGA_HVOSC1 -pg 1 -y 800 -defaultsOSRD
preplace port FPGA_CMD_OUT_N -pg 1 -y 760 -defaultsOSRD
preplace port LAM -pg 1 -y 720 -defaultsOSRD
preplace port DPOT_CS1 -pg 1 -y 650 -defaultsOSRD
preplace port DAC_CS1 -pg 1 -y 710 -defaultsOSRD
preplace port DDR -pg 1 -y 50 -defaultsOSRD
preplace port FPGA_HVOSC2 -pg 1 -y 820 -defaultsOSRD
preplace port LDy1en -pg 1 -y 620 -defaultsOSRD
preplace port DPOT_CS2 -pg 1 -y 670 -defaultsOSRD
preplace port FPGA_HVOSC3 -pg 1 -y 840 -defaultsOSRD
preplace port FPGA_CMD_OUT_P -pg 1 -y 740 -defaultsOSRD
preplace port SCLK -pg 1 -y 590 -defaultsOSRD
preplace port LDx0en -pg 1 -y 540 -defaultsOSRD
preplace port FPGA_ADC_CNV -pg 1 -y 790 -defaultsOSRD
preplace port LED0 -pg 1 -y 220 -defaultsOSRD
preplace port GPI -pg 1 -y 510 -defaultsOSRD
preplace port LED1 -pg 1 -y 240 -defaultsOSRD
preplace port LDy2en -pg 1 -y 640 -defaultsOSRD
preplace port LD_EN_HV -pg 1 -y 850 -defaultsOSRD
preplace port LD_EN_HI -pg 1 -y 870 -defaultsOSRD
preplace port DCDCadj -pg 1 -y 700 -defaultsOSRD
preplace port LED2 -pg 1 -y 260 -defaultsOSRD
preplace port SDO -pg 1 -y 880 -defaultsOSRD
preplace port LDy0en -pg 1 -y 600 -defaultsOSRD
preplace port LDx1en -pg 1 -y 560 -defaultsOSRD
preplace port LED3 -pg 1 -y 280 -defaultsOSRD
preplace port SSSHx -pg 1 -y 450 -defaultsOSRD
preplace port OFout -pg 1 -y 480 -defaultsOSRD
preplace port LD_EN_2V5 -pg 1 -y 930 -defaultsOSRD
preplace port LD_EN_1V8 -pg 1 -y 950 -defaultsOSRD
preplace port RESETB -pg 1 -y 410 -defaultsOSRD
preplace port FPGA_CMD_IN_N -pg 1 -y 570 -defaultsOSRD
preplace port SSSHy -pg 1 -y 470 -defaultsOSRD
preplace port OFin -pg 1 -y 490 -defaultsOSRD
preplace port LD_EN_DCDC -pg 1 -y 830 -defaultsOSRD
preplace port ADC_CS0 -pg 1 -y 730 -defaultsOSRD
preplace port LD_EN_3V3 -pg 1 -y 910 -defaultsOSRD
preplace port LD_EN_DVDD -pg 1 -y 810 -defaultsOSRD
preplace port DCDCen -pg 1 -y 520 -defaultsOSRD
preplace port ADC_CS1 -pg 1 -y 750 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 70 -defaultsOSRD
preplace port FPGA_CMD_IN_P -pg 1 -y 550 -defaultsOSRD
preplace port LD_EN_5 -pg 1 -y 890 -defaultsOSRD
preplace port GPO -pg 1 -y 500 -defaultsOSRD
preplace port ADC_CS2 -pg 1 -y 770 -defaultsOSRD
preplace port RO_PG_O -pg 1 -y 460 -defaultsOSRD
preplace port PGOOD -pg 1 -y 530 -defaultsOSRD
preplace port HrstBx -pg 1 -y 660 -defaultsOSRD
preplace port LDx2en -pg 1 -y 580 -defaultsOSRD
preplace port HrstBy -pg 1 -y 680 -defaultsOSRD
preplace port SDI -pg 1 -y 610 -defaultsOSRD
preplace port FPGA_CLKOUT -pg 1 -y 860 -defaultsOSRD
preplace port FPGA_HVOSC0 -pg 1 -y 780 -defaultsOSRD
preplace port DPOT_CS0 -pg 1 -y 630 -defaultsOSRD
preplace port DAC_CS0 -pg 1 -y 690 -defaultsOSRD
preplace portBus ID -pg 1 -y 430 -defaultsOSRD
preplace inst amacv2_dummy_testbench_0 -pg 1 -lvl 2 -y 680 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 240 -defaultsOSRD
preplace inst microzed_fmc_led_controller_0 -pg 1 -lvl 3 -y 250 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -y 340 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 130 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 1 3 NJ 50 NJ 50 NJ
preplace netloc FPGA_HVOSC3_0_1 1 0 2 NJ 840 NJ
preplace netloc amacv2_dummy_testbench_0_LV_EN_2V5 1 2 2 N 930 NJ
preplace netloc microzed_fmc_led_controller_0_led3 1 3 1 NJ
preplace netloc amacv2_dummy_testbench_0_RESETB 1 2 2 NJ 410 NJ
preplace netloc amacv2_dummy_testbench_0_LV_EN_5 1 2 2 N 890 NJ
preplace netloc LDy1en_0_1 1 0 2 NJ 620 NJ
preplace netloc amacv2_dummy_testbench_0_LD_EN_DVDD 1 2 2 NJ 810 NJ
preplace netloc amacv2_dummy_testbench_0_ID 1 2 2 NJ 430 NJ
preplace netloc amacv2_dummy_testbench_0_FPGA_CMD_IN_P 1 2 2 NJ 550 NJ
preplace netloc LDx2en_0_1 1 0 2 NJ 580 NJ
preplace netloc HrstBy_0_1 1 0 2 NJ 680 NJ
preplace netloc HrstBx_0_1 1 0 2 NJ 660 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 450
preplace netloc FPGA_HVOSC2_0_1 1 0 2 NJ 820 NJ
preplace netloc amacv2_dummy_testbench_0_FPGA_CMD_IN_N1 1 2 2 NJ 570 NJ
preplace netloc LDx0en_0_1 1 0 2 NJ 540 NJ
preplace netloc amacv2_dummy_testbench_0_LD_EN_DCDC 1 2 2 NJ 830 NJ
preplace netloc DCDCen_0_1 1 0 2 NJ 520 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 470 90 820
preplace netloc FPGA_CLKOUT_0_1 1 0 2 NJ 860 NJ
preplace netloc LDy2en_0_1 1 0 2 NJ 640 NJ
preplace netloc LDx1en_0_1 1 0 2 NJ 560 NJ
preplace netloc amacv2_dummy_testbench_0_GPI 1 2 2 NJ 510 NJ
preplace netloc DCDCadj_0_1 1 0 2 NJ 700 NJ
preplace netloc amacv2_dummy_testbench_0_DAC_CS0 1 2 2 NJ 690 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 430 450
preplace netloc amacv2_dummy_testbench_0_SCLK 1 2 2 NJ 590 NJ
preplace netloc LDy0en_0_1 1 0 2 NJ 600 NJ
preplace netloc amacv2_dummy_testbench_0_DAC_CS1 1 2 2 NJ 710 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 2 490 100 810
preplace netloc FPGA_HVOSC1_0_1 1 0 2 NJ 800 NJ
preplace netloc FPGA_CMD_OUT_N_0_1 1 0 2 NJ 760 NJ
preplace netloc amacv2_dummy_testbench_0_PGOOD 1 2 2 NJ 530 NJ
preplace netloc amacv2_dummy_testbench_0_OFin 1 2 2 NJ 490 NJ
preplace netloc amacv2_dummy_testbench_0_LD_EN_HV 1 2 2 NJ 850 NJ
preplace netloc amacv2_dummy_testbench_0_LD_EN_HI 1 2 2 NJ 870 NJ
preplace netloc amacv2_dummy_testbench_0_FPGA_ADC_CNV 1 2 2 NJ 790 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 3 NJ 70 NJ 70 NJ
preplace netloc GPO_1 1 0 2 NJ 500 NJ
preplace netloc RO_PG_O_1 1 0 2 NJ 460 NJ
preplace netloc SDO_0_1 1 0 2 NJ 880 NJ
preplace netloc amacv2_dummy_testbench_0_SDI 1 2 2 NJ 610 NJ
preplace netloc amacv2_dummy_testbench_0_ADC_CS0 1 2 2 NJ 730 NJ
preplace netloc FPGA_CMD_OUT_P_0_1 1 0 2 NJ 740 NJ
preplace netloc amacv2_dummy_testbench_0_DPOT_CS0 1 2 2 NJ 630 NJ
preplace netloc amacv2_dummy_testbench_0_ADC_CS1 1 2 2 NJ 750 NJ
preplace netloc amacv2_dummy_testbench_0_SSSHx 1 2 2 NJ 450 NJ
preplace netloc amacv2_dummy_testbench_0_LV_EN_3V3 1 2 2 N 910 NJ
preplace netloc amacv2_dummy_testbench_0_LV_EN_1V8 1 2 2 N 950 NJ
preplace netloc LAM_0_1 1 0 2 NJ 720 NJ
preplace netloc amacv2_dummy_testbench_0_DPOT_CS1 1 2 2 NJ 650 NJ
preplace netloc amacv2_dummy_testbench_0_ADC_CS2 1 2 2 NJ 770 NJ
preplace netloc microzed_fmc_led_controller_0_led0 1 3 1 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 20 440 460 80 830
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 N
preplace netloc OFout_1 1 0 2 NJ 480 NJ
preplace netloc amacv2_dummy_testbench_0_SSSHy 1 2 2 NJ 470 NJ
preplace netloc amacv2_dummy_testbench_0_DPOT_CS2 1 2 2 NJ 670 NJ
preplace netloc microzed_fmc_led_controller_0_led1 1 3 1 NJ
preplace netloc FPGA_HVOSC0_0_1 1 0 2 NJ 780 NJ
preplace netloc microzed_fmc_led_controller_0_led2 1 3 1 NJ
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 1 1 480
levelinfo -pg 1 0 240 650 940 1070 -top 0 -bot 1000
",
}
{
   da_axi4_cnt: "6",
   da_ps7_cnt: "1",
}
