// Seed: 3172640752
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  wire id_2, id_3;
  wor id_4;
  uwire id_5, id_6, id_7;
  wire id_8;
  wor  id_9, id_10 = id_5;
  wire id_11 = id_2, id_12;
  wire id_13, id_14 = id_13;
  assign id_4 = 1;
  assign id_6 = id_4;
  id_15(
      id_4, 1, id_7
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always if (1 & id_3) id_3 = 1'b0;
  module_0 modCall_1 (id_3);
endmodule
