
ECE 455 Project 1 Functional.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007010  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  080071a0  080071a0  000171a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007374  08007374  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08007374  08007374  00017374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800737c  0800737c  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800737c  0800737c  0001737c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007380  08007380  00017380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08007384  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
 10 .bss          000041e8  2000006c  2000006c  0002006c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004254  20004254  0002006c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000df1a  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000028d4  00000000  00000000  0002dff9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000d98  00000000  00000000  000308d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000a3e  00000000  00000000  00031668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002402e  00000000  00000000  000320a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000fa3b  00000000  00000000  000560d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d99d9  00000000  00000000  00065b0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004190  00000000  00000000  0013f4e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  00143678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007188 	.word	0x08007188

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08007188 	.word	0x08007188

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b970 	b.w	8000da4 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9e08      	ldr	r6, [sp, #32]
 8000ae2:	460d      	mov	r5, r1
 8000ae4:	4604      	mov	r4, r0
 8000ae6:	460f      	mov	r7, r1
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d14a      	bne.n	8000b82 <__udivmoddi4+0xa6>
 8000aec:	428a      	cmp	r2, r1
 8000aee:	4694      	mov	ip, r2
 8000af0:	d965      	bls.n	8000bbe <__udivmoddi4+0xe2>
 8000af2:	fab2 f382 	clz	r3, r2
 8000af6:	b143      	cbz	r3, 8000b0a <__udivmoddi4+0x2e>
 8000af8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000afc:	f1c3 0220 	rsb	r2, r3, #32
 8000b00:	409f      	lsls	r7, r3
 8000b02:	fa20 f202 	lsr.w	r2, r0, r2
 8000b06:	4317      	orrs	r7, r2
 8000b08:	409c      	lsls	r4, r3
 8000b0a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b0e:	fa1f f58c 	uxth.w	r5, ip
 8000b12:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b16:	0c22      	lsrs	r2, r4, #16
 8000b18:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b1c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b20:	fb01 f005 	mul.w	r0, r1, r5
 8000b24:	4290      	cmp	r0, r2
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x62>
 8000b28:	eb1c 0202 	adds.w	r2, ip, r2
 8000b2c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b30:	f080 811c 	bcs.w	8000d6c <__udivmoddi4+0x290>
 8000b34:	4290      	cmp	r0, r2
 8000b36:	f240 8119 	bls.w	8000d6c <__udivmoddi4+0x290>
 8000b3a:	3902      	subs	r1, #2
 8000b3c:	4462      	add	r2, ip
 8000b3e:	1a12      	subs	r2, r2, r0
 8000b40:	b2a4      	uxth	r4, r4
 8000b42:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b46:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b4a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b4e:	fb00 f505 	mul.w	r5, r0, r5
 8000b52:	42a5      	cmp	r5, r4
 8000b54:	d90a      	bls.n	8000b6c <__udivmoddi4+0x90>
 8000b56:	eb1c 0404 	adds.w	r4, ip, r4
 8000b5a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b5e:	f080 8107 	bcs.w	8000d70 <__udivmoddi4+0x294>
 8000b62:	42a5      	cmp	r5, r4
 8000b64:	f240 8104 	bls.w	8000d70 <__udivmoddi4+0x294>
 8000b68:	4464      	add	r4, ip
 8000b6a:	3802      	subs	r0, #2
 8000b6c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b70:	1b64      	subs	r4, r4, r5
 8000b72:	2100      	movs	r1, #0
 8000b74:	b11e      	cbz	r6, 8000b7e <__udivmoddi4+0xa2>
 8000b76:	40dc      	lsrs	r4, r3
 8000b78:	2300      	movs	r3, #0
 8000b7a:	e9c6 4300 	strd	r4, r3, [r6]
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d908      	bls.n	8000b98 <__udivmoddi4+0xbc>
 8000b86:	2e00      	cmp	r6, #0
 8000b88:	f000 80ed 	beq.w	8000d66 <__udivmoddi4+0x28a>
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	e9c6 0500 	strd	r0, r5, [r6]
 8000b92:	4608      	mov	r0, r1
 8000b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b98:	fab3 f183 	clz	r1, r3
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	d149      	bne.n	8000c34 <__udivmoddi4+0x158>
 8000ba0:	42ab      	cmp	r3, r5
 8000ba2:	d302      	bcc.n	8000baa <__udivmoddi4+0xce>
 8000ba4:	4282      	cmp	r2, r0
 8000ba6:	f200 80f8 	bhi.w	8000d9a <__udivmoddi4+0x2be>
 8000baa:	1a84      	subs	r4, r0, r2
 8000bac:	eb65 0203 	sbc.w	r2, r5, r3
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	4617      	mov	r7, r2
 8000bb4:	2e00      	cmp	r6, #0
 8000bb6:	d0e2      	beq.n	8000b7e <__udivmoddi4+0xa2>
 8000bb8:	e9c6 4700 	strd	r4, r7, [r6]
 8000bbc:	e7df      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000bbe:	b902      	cbnz	r2, 8000bc2 <__udivmoddi4+0xe6>
 8000bc0:	deff      	udf	#255	; 0xff
 8000bc2:	fab2 f382 	clz	r3, r2
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	f040 8090 	bne.w	8000cec <__udivmoddi4+0x210>
 8000bcc:	1a8a      	subs	r2, r1, r2
 8000bce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bd2:	fa1f fe8c 	uxth.w	lr, ip
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	fbb2 f5f7 	udiv	r5, r2, r7
 8000bdc:	fb07 2015 	mls	r0, r7, r5, r2
 8000be0:	0c22      	lsrs	r2, r4, #16
 8000be2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000be6:	fb0e f005 	mul.w	r0, lr, r5
 8000bea:	4290      	cmp	r0, r2
 8000bec:	d908      	bls.n	8000c00 <__udivmoddi4+0x124>
 8000bee:	eb1c 0202 	adds.w	r2, ip, r2
 8000bf2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000bf6:	d202      	bcs.n	8000bfe <__udivmoddi4+0x122>
 8000bf8:	4290      	cmp	r0, r2
 8000bfa:	f200 80cb 	bhi.w	8000d94 <__udivmoddi4+0x2b8>
 8000bfe:	4645      	mov	r5, r8
 8000c00:	1a12      	subs	r2, r2, r0
 8000c02:	b2a4      	uxth	r4, r4
 8000c04:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c08:	fb07 2210 	mls	r2, r7, r0, r2
 8000c0c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c10:	fb0e fe00 	mul.w	lr, lr, r0
 8000c14:	45a6      	cmp	lr, r4
 8000c16:	d908      	bls.n	8000c2a <__udivmoddi4+0x14e>
 8000c18:	eb1c 0404 	adds.w	r4, ip, r4
 8000c1c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c20:	d202      	bcs.n	8000c28 <__udivmoddi4+0x14c>
 8000c22:	45a6      	cmp	lr, r4
 8000c24:	f200 80bb 	bhi.w	8000d9e <__udivmoddi4+0x2c2>
 8000c28:	4610      	mov	r0, r2
 8000c2a:	eba4 040e 	sub.w	r4, r4, lr
 8000c2e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c32:	e79f      	b.n	8000b74 <__udivmoddi4+0x98>
 8000c34:	f1c1 0720 	rsb	r7, r1, #32
 8000c38:	408b      	lsls	r3, r1
 8000c3a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c3e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c42:	fa05 f401 	lsl.w	r4, r5, r1
 8000c46:	fa20 f307 	lsr.w	r3, r0, r7
 8000c4a:	40fd      	lsrs	r5, r7
 8000c4c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c50:	4323      	orrs	r3, r4
 8000c52:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c56:	fa1f fe8c 	uxth.w	lr, ip
 8000c5a:	fb09 5518 	mls	r5, r9, r8, r5
 8000c5e:	0c1c      	lsrs	r4, r3, #16
 8000c60:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c64:	fb08 f50e 	mul.w	r5, r8, lr
 8000c68:	42a5      	cmp	r5, r4
 8000c6a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c6e:	fa00 f001 	lsl.w	r0, r0, r1
 8000c72:	d90b      	bls.n	8000c8c <__udivmoddi4+0x1b0>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c7c:	f080 8088 	bcs.w	8000d90 <__udivmoddi4+0x2b4>
 8000c80:	42a5      	cmp	r5, r4
 8000c82:	f240 8085 	bls.w	8000d90 <__udivmoddi4+0x2b4>
 8000c86:	f1a8 0802 	sub.w	r8, r8, #2
 8000c8a:	4464      	add	r4, ip
 8000c8c:	1b64      	subs	r4, r4, r5
 8000c8e:	b29d      	uxth	r5, r3
 8000c90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c94:	fb09 4413 	mls	r4, r9, r3, r4
 8000c98:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c9c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ca0:	45a6      	cmp	lr, r4
 8000ca2:	d908      	bls.n	8000cb6 <__udivmoddi4+0x1da>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f103 35ff 	add.w	r5, r3, #4294967295
 8000cac:	d26c      	bcs.n	8000d88 <__udivmoddi4+0x2ac>
 8000cae:	45a6      	cmp	lr, r4
 8000cb0:	d96a      	bls.n	8000d88 <__udivmoddi4+0x2ac>
 8000cb2:	3b02      	subs	r3, #2
 8000cb4:	4464      	add	r4, ip
 8000cb6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cba:	fba3 9502 	umull	r9, r5, r3, r2
 8000cbe:	eba4 040e 	sub.w	r4, r4, lr
 8000cc2:	42ac      	cmp	r4, r5
 8000cc4:	46c8      	mov	r8, r9
 8000cc6:	46ae      	mov	lr, r5
 8000cc8:	d356      	bcc.n	8000d78 <__udivmoddi4+0x29c>
 8000cca:	d053      	beq.n	8000d74 <__udivmoddi4+0x298>
 8000ccc:	b156      	cbz	r6, 8000ce4 <__udivmoddi4+0x208>
 8000cce:	ebb0 0208 	subs.w	r2, r0, r8
 8000cd2:	eb64 040e 	sbc.w	r4, r4, lr
 8000cd6:	fa04 f707 	lsl.w	r7, r4, r7
 8000cda:	40ca      	lsrs	r2, r1
 8000cdc:	40cc      	lsrs	r4, r1
 8000cde:	4317      	orrs	r7, r2
 8000ce0:	e9c6 7400 	strd	r7, r4, [r6]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cec:	f1c3 0120 	rsb	r1, r3, #32
 8000cf0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf4:	fa20 f201 	lsr.w	r2, r0, r1
 8000cf8:	fa25 f101 	lsr.w	r1, r5, r1
 8000cfc:	409d      	lsls	r5, r3
 8000cfe:	432a      	orrs	r2, r5
 8000d00:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d04:	fa1f fe8c 	uxth.w	lr, ip
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1510 	mls	r5, r7, r0, r1
 8000d10:	0c11      	lsrs	r1, r2, #16
 8000d12:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d16:	fb00 f50e 	mul.w	r5, r0, lr
 8000d1a:	428d      	cmp	r5, r1
 8000d1c:	fa04 f403 	lsl.w	r4, r4, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x258>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d2a:	d22f      	bcs.n	8000d8c <__udivmoddi4+0x2b0>
 8000d2c:	428d      	cmp	r5, r1
 8000d2e:	d92d      	bls.n	8000d8c <__udivmoddi4+0x2b0>
 8000d30:	3802      	subs	r0, #2
 8000d32:	4461      	add	r1, ip
 8000d34:	1b49      	subs	r1, r1, r5
 8000d36:	b292      	uxth	r2, r2
 8000d38:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d3c:	fb07 1115 	mls	r1, r7, r5, r1
 8000d40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d44:	fb05 f10e 	mul.w	r1, r5, lr
 8000d48:	4291      	cmp	r1, r2
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x282>
 8000d4c:	eb1c 0202 	adds.w	r2, ip, r2
 8000d50:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d54:	d216      	bcs.n	8000d84 <__udivmoddi4+0x2a8>
 8000d56:	4291      	cmp	r1, r2
 8000d58:	d914      	bls.n	8000d84 <__udivmoddi4+0x2a8>
 8000d5a:	3d02      	subs	r5, #2
 8000d5c:	4462      	add	r2, ip
 8000d5e:	1a52      	subs	r2, r2, r1
 8000d60:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d64:	e738      	b.n	8000bd8 <__udivmoddi4+0xfc>
 8000d66:	4631      	mov	r1, r6
 8000d68:	4630      	mov	r0, r6
 8000d6a:	e708      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000d6c:	4639      	mov	r1, r7
 8000d6e:	e6e6      	b.n	8000b3e <__udivmoddi4+0x62>
 8000d70:	4610      	mov	r0, r2
 8000d72:	e6fb      	b.n	8000b6c <__udivmoddi4+0x90>
 8000d74:	4548      	cmp	r0, r9
 8000d76:	d2a9      	bcs.n	8000ccc <__udivmoddi4+0x1f0>
 8000d78:	ebb9 0802 	subs.w	r8, r9, r2
 8000d7c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d80:	3b01      	subs	r3, #1
 8000d82:	e7a3      	b.n	8000ccc <__udivmoddi4+0x1f0>
 8000d84:	4645      	mov	r5, r8
 8000d86:	e7ea      	b.n	8000d5e <__udivmoddi4+0x282>
 8000d88:	462b      	mov	r3, r5
 8000d8a:	e794      	b.n	8000cb6 <__udivmoddi4+0x1da>
 8000d8c:	4640      	mov	r0, r8
 8000d8e:	e7d1      	b.n	8000d34 <__udivmoddi4+0x258>
 8000d90:	46d0      	mov	r8, sl
 8000d92:	e77b      	b.n	8000c8c <__udivmoddi4+0x1b0>
 8000d94:	3d02      	subs	r5, #2
 8000d96:	4462      	add	r2, ip
 8000d98:	e732      	b.n	8000c00 <__udivmoddi4+0x124>
 8000d9a:	4608      	mov	r0, r1
 8000d9c:	e70a      	b.n	8000bb4 <__udivmoddi4+0xd8>
 8000d9e:	4464      	add	r4, ip
 8000da0:	3802      	subs	r0, #2
 8000da2:	e742      	b.n	8000c2a <__udivmoddi4+0x14e>

08000da4 <__aeabi_idiv0>:
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000da8:	b480      	push	{r7}
 8000daa:	b085      	sub	sp, #20
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	4a07      	ldr	r2, [pc, #28]	; (8000dd4 <vApplicationGetIdleTaskMemory+0x2c>)
 8000db8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	4a06      	ldr	r2, [pc, #24]	; (8000dd8 <vApplicationGetIdleTaskMemory+0x30>)
 8000dbe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2280      	movs	r2, #128	; 0x80
 8000dc4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000dc6:	bf00      	nop
 8000dc8:	3714      	adds	r7, #20
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	20000088 	.word	0x20000088
 8000dd8:	200000dc 	.word	0x200000dc

08000ddc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ddc:	b5b0      	push	{r4, r5, r7, lr}
 8000dde:	b0ba      	sub	sp, #232	; 0xe8
 8000de0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000de2:	f000 fe9f 	bl	8001b24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000de6:	f000 f8f5 	bl	8000fd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dea:	f000 f9e5 	bl	80011b8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000dee:	f000 f9ad 	bl	800114c <MX_SPI1_Init>
  MX_ADC1_Init();
 8000df2:	f000 f959 	bl	80010a8 <MX_ADC1_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of cars_array_mutex */
  osMutexDef(cars_array_mutex);
 8000df6:	2300      	movs	r3, #0
 8000df8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  cars_array_mutexHandle = osMutexCreate(osMutex(cars_array_mutex));
 8000e02:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000e06:	4618      	mov	r0, r3
 8000e08:	f002 fae4 	bl	80033d4 <osMutexCreate>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	4a5f      	ldr	r2, [pc, #380]	; (8000f8c <main+0x1b0>)
 8000e10:	6013      	str	r3, [r2, #0]

  /* definition and creation of traffic_rate_mutex */
  osMutexDef(traffic_rate_mutex);
 8000e12:	2300      	movs	r3, #0
 8000e14:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000e18:	2300      	movs	r3, #0
 8000e1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  traffic_rate_mutexHandle = osMutexCreate(osMutex(traffic_rate_mutex));
 8000e1e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000e22:	4618      	mov	r0, r3
 8000e24:	f002 fad6 	bl	80033d4 <osMutexCreate>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	4a59      	ldr	r2, [pc, #356]	; (8000f90 <main+0x1b4>)
 8000e2c:	6013      	str	r3, [r2, #0]

  /* definition and creation of light_status_mutex */
  osMutexDef(light_status_mutex);
 8000e2e:	2300      	movs	r3, #0
 8000e30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8000e34:	2300      	movs	r3, #0
 8000e36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  light_status_mutexHandle = osMutexCreate(osMutex(light_status_mutex));
 8000e3a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f002 fac8 	bl	80033d4 <osMutexCreate>
 8000e44:	4603      	mov	r3, r0
 8000e46:	4a53      	ldr	r2, [pc, #332]	; (8000f94 <main+0x1b8>)
 8000e48:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of traffic_queue_1 */
  osMessageQDef(traffic_queue_1, 16, uint16_t);
 8000e4a:	4b53      	ldr	r3, [pc, #332]	; (8000f98 <main+0x1bc>)
 8000e4c:	f107 04c0 	add.w	r4, r7, #192	; 0xc0
 8000e50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  traffic_queue_1Handle = osMessageCreate(osMessageQ(traffic_queue_1), NULL);
 8000e56:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f002 fbb2 	bl	80035c6 <osMessageCreate>
 8000e62:	4603      	mov	r3, r0
 8000e64:	4a4d      	ldr	r2, [pc, #308]	; (8000f9c <main+0x1c0>)
 8000e66:	6013      	str	r3, [r2, #0]

  /* definition and creation of traffic_queue_2 */
  osMessageQDef(traffic_queue_2, 16, uint16_t);
 8000e68:	4b4b      	ldr	r3, [pc, #300]	; (8000f98 <main+0x1bc>)
 8000e6a:	f107 04b0 	add.w	r4, r7, #176	; 0xb0
 8000e6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  traffic_queue_2Handle = osMessageCreate(osMessageQ(traffic_queue_2), NULL);
 8000e74:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8000e78:	2100      	movs	r1, #0
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f002 fba3 	bl	80035c6 <osMessageCreate>
 8000e80:	4603      	mov	r3, r0
 8000e82:	4a47      	ldr	r2, [pc, #284]	; (8000fa0 <main+0x1c4>)
 8000e84:	6013      	str	r3, [r2, #0]

  /* definition and creation of cars_array_queue */
  osMailQDef(cars_array_queue, 16, uint16_t);
 8000e86:	2310      	movs	r3, #16
 8000e88:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8000e92:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000e96:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  cars_array_queueHandle = osMailCreate(osMailQ(cars_array_queue), NULL);
 8000e9a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f002 fc6d 	bl	8003780 <osMailCreate>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	4a3e      	ldr	r2, [pc, #248]	; (8000fa4 <main+0x1c8>)
 8000eaa:	6013      	str	r3, [r2, #0]

  /* definition and creation of light_status_queue */
  osMessageQDef(light_status_queue, 16, uint16_t);
 8000eac:	4b3a      	ldr	r3, [pc, #232]	; (8000f98 <main+0x1bc>)
 8000eae:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000eb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000eb4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  light_status_queueHandle = osMessageCreate(osMessageQ(light_status_queue), NULL);
 8000eb8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f002 fb81 	bl	80035c6 <osMessageCreate>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	4a38      	ldr	r2, [pc, #224]	; (8000fa8 <main+0x1cc>)
 8000ec8:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000eca:	4b38      	ldr	r3, [pc, #224]	; (8000fac <main+0x1d0>)
 8000ecc:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000ed0:	461d      	mov	r5, r3
 8000ed2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ed4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ed6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000eda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000ede:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f002 fa15 	bl	8003314 <osThreadCreate>
 8000eea:	4603      	mov	r3, r0
 8000eec:	4a30      	ldr	r2, [pc, #192]	; (8000fb0 <main+0x1d4>)
 8000eee:	6013      	str	r3, [r2, #0]

  /* definition and creation of traffic_generat */
  osThreadDef(traffic_generat, TrafficGeneration, osPriorityIdle, 0, 128);
 8000ef0:	4b30      	ldr	r3, [pc, #192]	; (8000fb4 <main+0x1d8>)
 8000ef2:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000ef6:	461d      	mov	r5, r3
 8000ef8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000efa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000efc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f00:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  traffic_generatHandle = osThreadCreate(osThread(traffic_generat), NULL);
 8000f04:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000f08:	2100      	movs	r1, #0
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f002 fa02 	bl	8003314 <osThreadCreate>
 8000f10:	4603      	mov	r3, r0
 8000f12:	4a29      	ldr	r2, [pc, #164]	; (8000fb8 <main+0x1dc>)
 8000f14:	6013      	str	r3, [r2, #0]

  /* definition and creation of adjust_flow */
  osThreadDef(adjust_flow, AdjustFlow, osPriorityIdle, 0, 128);
 8000f16:	4b29      	ldr	r3, [pc, #164]	; (8000fbc <main+0x1e0>)
 8000f18:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000f1c:	461d      	mov	r5, r3
 8000f1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f22:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  adjust_flowHandle = osThreadCreate(osThread(adjust_flow), NULL);
 8000f2a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f002 f9ef 	bl	8003314 <osThreadCreate>
 8000f36:	4603      	mov	r3, r0
 8000f38:	4a21      	ldr	r2, [pc, #132]	; (8000fc0 <main+0x1e4>)
 8000f3a:	6013      	str	r3, [r2, #0]

  /* definition and creation of light_state */
  osThreadDef(light_state, LightState, osPriorityIdle, 0, 128);
 8000f3c:	4b21      	ldr	r3, [pc, #132]	; (8000fc4 <main+0x1e8>)
 8000f3e:	f107 0420 	add.w	r4, r7, #32
 8000f42:	461d      	mov	r5, r3
 8000f44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  light_stateHandle = osThreadCreate(osThread(light_state), NULL);
 8000f50:	f107 0320 	add.w	r3, r7, #32
 8000f54:	2100      	movs	r1, #0
 8000f56:	4618      	mov	r0, r3
 8000f58:	f002 f9dc 	bl	8003314 <osThreadCreate>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	4a1a      	ldr	r2, [pc, #104]	; (8000fc8 <main+0x1ec>)
 8000f60:	6013      	str	r3, [r2, #0]

  /* definition and creation of sys_manage */
  osThreadDef(sys_manage, SysManage, osPriorityIdle, 0, 128);
 8000f62:	4b1a      	ldr	r3, [pc, #104]	; (8000fcc <main+0x1f0>)
 8000f64:	1d3c      	adds	r4, r7, #4
 8000f66:	461d      	mov	r5, r3
 8000f68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f6c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sys_manageHandle = osThreadCreate(osThread(sys_manage), NULL);
 8000f74:	1d3b      	adds	r3, r7, #4
 8000f76:	2100      	movs	r1, #0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f002 f9cb 	bl	8003314 <osThreadCreate>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	4a13      	ldr	r2, [pc, #76]	; (8000fd0 <main+0x1f4>)
 8000f82:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000f84:	f002 f9bf 	bl	8003306 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000f88:	e7fe      	b.n	8000f88 <main+0x1ac>
 8000f8a:	bf00      	nop
 8000f8c:	200003a0 	.word	0x200003a0
 8000f90:	200003a4 	.word	0x200003a4
 8000f94:	200003a8 	.word	0x200003a8
 8000f98:	080071a0 	.word	0x080071a0
 8000f9c:	20000390 	.word	0x20000390
 8000fa0:	20000394 	.word	0x20000394
 8000fa4:	20000398 	.word	0x20000398
 8000fa8:	2000039c 	.word	0x2000039c
 8000fac:	080071bc 	.word	0x080071bc
 8000fb0:	2000037c 	.word	0x2000037c
 8000fb4:	080071e8 	.word	0x080071e8
 8000fb8:	20000380 	.word	0x20000380
 8000fbc:	08007210 	.word	0x08007210
 8000fc0:	20000384 	.word	0x20000384
 8000fc4:	08007238 	.word	0x08007238
 8000fc8:	20000388 	.word	0x20000388
 8000fcc:	08007260 	.word	0x08007260
 8000fd0:	2000038c 	.word	0x2000038c

08000fd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b094      	sub	sp, #80	; 0x50
 8000fd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fda:	f107 0320 	add.w	r3, r7, #32
 8000fde:	2230      	movs	r2, #48	; 0x30
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f005 f9eb 	bl	80063be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe8:	f107 030c 	add.w	r3, r7, #12
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60bb      	str	r3, [r7, #8]
 8000ffc:	4b28      	ldr	r3, [pc, #160]	; (80010a0 <SystemClock_Config+0xcc>)
 8000ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001000:	4a27      	ldr	r2, [pc, #156]	; (80010a0 <SystemClock_Config+0xcc>)
 8001002:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001006:	6413      	str	r3, [r2, #64]	; 0x40
 8001008:	4b25      	ldr	r3, [pc, #148]	; (80010a0 <SystemClock_Config+0xcc>)
 800100a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001010:	60bb      	str	r3, [r7, #8]
 8001012:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001014:	2300      	movs	r3, #0
 8001016:	607b      	str	r3, [r7, #4]
 8001018:	4b22      	ldr	r3, [pc, #136]	; (80010a4 <SystemClock_Config+0xd0>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a21      	ldr	r2, [pc, #132]	; (80010a4 <SystemClock_Config+0xd0>)
 800101e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001022:	6013      	str	r3, [r2, #0]
 8001024:	4b1f      	ldr	r3, [pc, #124]	; (80010a4 <SystemClock_Config+0xd0>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800102c:	607b      	str	r3, [r7, #4]
 800102e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001030:	2301      	movs	r3, #1
 8001032:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001034:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001038:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800103a:	2302      	movs	r3, #2
 800103c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800103e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001042:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001044:	2308      	movs	r3, #8
 8001046:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001048:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800104c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800104e:	2302      	movs	r3, #2
 8001050:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001052:	2307      	movs	r3, #7
 8001054:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001056:	f107 0320 	add.w	r3, r7, #32
 800105a:	4618      	mov	r0, r3
 800105c:	f001 fc3c 	bl	80028d8 <HAL_RCC_OscConfig>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001066:	f000 fb7b 	bl	8001760 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800106a:	230f      	movs	r3, #15
 800106c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800106e:	2302      	movs	r3, #2
 8001070:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001076:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800107a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800107c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001080:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001082:	f107 030c 	add.w	r3, r7, #12
 8001086:	2105      	movs	r1, #5
 8001088:	4618      	mov	r0, r3
 800108a:	f001 fe9d 	bl	8002dc8 <HAL_RCC_ClockConfig>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001094:	f000 fb64 	bl	8001760 <Error_Handler>
  }
}
 8001098:	bf00      	nop
 800109a:	3750      	adds	r7, #80	; 0x50
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	40023800 	.word	0x40023800
 80010a4:	40007000 	.word	0x40007000

080010a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010ae:	463b      	mov	r3, r7
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010ba:	4b21      	ldr	r3, [pc, #132]	; (8001140 <MX_ADC1_Init+0x98>)
 80010bc:	4a21      	ldr	r2, [pc, #132]	; (8001144 <MX_ADC1_Init+0x9c>)
 80010be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010c0:	4b1f      	ldr	r3, [pc, #124]	; (8001140 <MX_ADC1_Init+0x98>)
 80010c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010c8:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <MX_ADC1_Init+0x98>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010ce:	4b1c      	ldr	r3, [pc, #112]	; (8001140 <MX_ADC1_Init+0x98>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010d4:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <MX_ADC1_Init+0x98>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010da:	4b19      	ldr	r3, [pc, #100]	; (8001140 <MX_ADC1_Init+0x98>)
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010e2:	4b17      	ldr	r3, [pc, #92]	; (8001140 <MX_ADC1_Init+0x98>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010e8:	4b15      	ldr	r3, [pc, #84]	; (8001140 <MX_ADC1_Init+0x98>)
 80010ea:	4a17      	ldr	r2, [pc, #92]	; (8001148 <MX_ADC1_Init+0xa0>)
 80010ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010ee:	4b14      	ldr	r3, [pc, #80]	; (8001140 <MX_ADC1_Init+0x98>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010f4:	4b12      	ldr	r3, [pc, #72]	; (8001140 <MX_ADC1_Init+0x98>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010fa:	4b11      	ldr	r3, [pc, #68]	; (8001140 <MX_ADC1_Init+0x98>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001102:	4b0f      	ldr	r3, [pc, #60]	; (8001140 <MX_ADC1_Init+0x98>)
 8001104:	2201      	movs	r2, #1
 8001106:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001108:	480d      	ldr	r0, [pc, #52]	; (8001140 <MX_ADC1_Init+0x98>)
 800110a:	f000 fd7d 	bl	8001c08 <HAL_ADC_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001114:	f000 fb24 	bl	8001760 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001118:	230d      	movs	r3, #13
 800111a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800111c:	2301      	movs	r3, #1
 800111e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001120:	2300      	movs	r3, #0
 8001122:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001124:	463b      	mov	r3, r7
 8001126:	4619      	mov	r1, r3
 8001128:	4805      	ldr	r0, [pc, #20]	; (8001140 <MX_ADC1_Init+0x98>)
 800112a:	f000 ff1b 	bl	8001f64 <HAL_ADC_ConfigChannel>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001134:	f000 fb14 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001138:	bf00      	nop
 800113a:	3710      	adds	r7, #16
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	200002dc 	.word	0x200002dc
 8001144:	40012000 	.word	0x40012000
 8001148:	0f000001 	.word	0x0f000001

0800114c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001150:	4b17      	ldr	r3, [pc, #92]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001152:	4a18      	ldr	r2, [pc, #96]	; (80011b4 <MX_SPI1_Init+0x68>)
 8001154:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001156:	4b16      	ldr	r3, [pc, #88]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001158:	f44f 7282 	mov.w	r2, #260	; 0x104
 800115c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800115e:	4b14      	ldr	r3, [pc, #80]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001164:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001166:	2200      	movs	r2, #0
 8001168:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800116a:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <MX_SPI1_Init+0x64>)
 800116c:	2200      	movs	r2, #0
 800116e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001172:	2200      	movs	r2, #0
 8001174:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001176:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001178:	f44f 7200 	mov.w	r2, #512	; 0x200
 800117c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001180:	2200      	movs	r2, #0
 8001182:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001184:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001186:	2200      	movs	r2, #0
 8001188:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800118a:	4b09      	ldr	r3, [pc, #36]	; (80011b0 <MX_SPI1_Init+0x64>)
 800118c:	2200      	movs	r2, #0
 800118e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001190:	4b07      	ldr	r3, [pc, #28]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001192:	2200      	movs	r2, #0
 8001194:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001196:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001198:	220a      	movs	r2, #10
 800119a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800119c:	4804      	ldr	r0, [pc, #16]	; (80011b0 <MX_SPI1_Init+0x64>)
 800119e:	f001 ffff 	bl	80031a0 <HAL_SPI_Init>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80011a8:	f000 fada 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000324 	.word	0x20000324
 80011b4:	40013000 	.word	0x40013000

080011b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08a      	sub	sp, #40	; 0x28
 80011bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011be:	f107 0314 	add.w	r3, r7, #20
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
 80011cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
 80011d2:	4b46      	ldr	r3, [pc, #280]	; (80012ec <MX_GPIO_Init+0x134>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	4a45      	ldr	r2, [pc, #276]	; (80012ec <MX_GPIO_Init+0x134>)
 80011d8:	f043 0304 	orr.w	r3, r3, #4
 80011dc:	6313      	str	r3, [r2, #48]	; 0x30
 80011de:	4b43      	ldr	r3, [pc, #268]	; (80012ec <MX_GPIO_Init+0x134>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	613b      	str	r3, [r7, #16]
 80011e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
 80011ee:	4b3f      	ldr	r3, [pc, #252]	; (80012ec <MX_GPIO_Init+0x134>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f2:	4a3e      	ldr	r2, [pc, #248]	; (80012ec <MX_GPIO_Init+0x134>)
 80011f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011f8:	6313      	str	r3, [r2, #48]	; 0x30
 80011fa:	4b3c      	ldr	r3, [pc, #240]	; (80012ec <MX_GPIO_Init+0x134>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	60bb      	str	r3, [r7, #8]
 800120a:	4b38      	ldr	r3, [pc, #224]	; (80012ec <MX_GPIO_Init+0x134>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	4a37      	ldr	r2, [pc, #220]	; (80012ec <MX_GPIO_Init+0x134>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	6313      	str	r3, [r2, #48]	; 0x30
 8001216:	4b35      	ldr	r3, [pc, #212]	; (80012ec <MX_GPIO_Init+0x134>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	60bb      	str	r3, [r7, #8]
 8001220:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	4b31      	ldr	r3, [pc, #196]	; (80012ec <MX_GPIO_Init+0x134>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	4a30      	ldr	r2, [pc, #192]	; (80012ec <MX_GPIO_Init+0x134>)
 800122c:	f043 0302 	orr.w	r3, r3, #2
 8001230:	6313      	str	r3, [r2, #48]	; 0x30
 8001232:	4b2e      	ldr	r3, [pc, #184]	; (80012ec <MX_GPIO_Init+0x134>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	f003 0302 	and.w	r3, r3, #2
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	603b      	str	r3, [r7, #0]
 8001242:	4b2a      	ldr	r3, [pc, #168]	; (80012ec <MX_GPIO_Init+0x134>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	4a29      	ldr	r2, [pc, #164]	; (80012ec <MX_GPIO_Init+0x134>)
 8001248:	f043 0308 	orr.w	r3, r3, #8
 800124c:	6313      	str	r3, [r2, #48]	; 0x30
 800124e:	4b27      	ldr	r3, [pc, #156]	; (80012ec <MX_GPIO_Init+0x134>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	f003 0308 	and.w	r3, r3, #8
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Red_Light_Pin|Amber_Light_Pin|Green_Light_Pin|Shift_Reg_Data_Pin
 800125a:	2200      	movs	r2, #0
 800125c:	f240 11c7 	movw	r1, #455	; 0x1c7
 8001260:	4823      	ldr	r0, [pc, #140]	; (80012f0 <MX_GPIO_Init+0x138>)
 8001262:	f001 fb1f 	bl	80028a4 <HAL_GPIO_WritePin>
                          |Shift_Reg_Clock_Pin|Shift_Reg_Reset_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8001266:	2200      	movs	r2, #0
 8001268:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800126c:	4821      	ldr	r0, [pc, #132]	; (80012f4 <MX_GPIO_Init+0x13c>)
 800126e:	f001 fb19 	bl	80028a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Red_Light_Pin Amber_Light_Pin Green_Light_Pin Shift_Reg_Data_Pin
                           Shift_Reg_Clock_Pin Shift_Reg_Reset_Pin */
  GPIO_InitStruct.Pin = Red_Light_Pin|Amber_Light_Pin|Green_Light_Pin|Shift_Reg_Data_Pin
 8001272:	f240 13c7 	movw	r3, #455	; 0x1c7
 8001276:	617b      	str	r3, [r7, #20]
                          |Shift_Reg_Clock_Pin|Shift_Reg_Reset_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001278:	2301      	movs	r3, #1
 800127a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001280:	2300      	movs	r3, #0
 8001282:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001284:	f107 0314 	add.w	r3, r7, #20
 8001288:	4619      	mov	r1, r3
 800128a:	4819      	ldr	r0, [pc, #100]	; (80012f0 <MX_GPIO_Init+0x138>)
 800128c:	f001 f96e 	bl	800256c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001290:	2304      	movs	r3, #4
 8001292:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001294:	2300      	movs	r3, #0
 8001296:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	4619      	mov	r1, r3
 80012a2:	4815      	ldr	r0, [pc, #84]	; (80012f8 <MX_GPIO_Init+0x140>)
 80012a4:	f001 f962 	bl	800256c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 80012a8:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80012ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ae:	2301      	movs	r3, #1
 80012b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b6:	2300      	movs	r3, #0
 80012b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	4619      	mov	r1, r3
 80012c0:	480c      	ldr	r0, [pc, #48]	; (80012f4 <MX_GPIO_Init+0x13c>)
 80012c2:	f001 f953 	bl	800256c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012cc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	4804      	ldr	r0, [pc, #16]	; (80012f0 <MX_GPIO_Init+0x138>)
 80012de:	f001 f945 	bl	800256c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012e2:	bf00      	nop
 80012e4:	3728      	adds	r7, #40	; 0x28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40023800 	.word	0x40023800
 80012f0:	40020800 	.word	0x40020800
 80012f4:	40020c00 	.word	0x40020c00
 80012f8:	40020400 	.word	0x40020400

080012fc <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8001304:	2001      	movs	r0, #1
 8001306:	f002 f851 	bl	80033ac <osDelay>
 800130a:	e7fb      	b.n	8001304 <StartDefaultTask+0x8>

0800130c <TrafficGeneration>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TrafficGeneration */
void TrafficGeneration(void const * argument)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TrafficGeneration */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8001314:	2001      	movs	r0, #1
 8001316:	f002 f849 	bl	80033ac <osDelay>
 800131a:	e7fb      	b.n	8001314 <TrafficGeneration+0x8>

0800131c <AdjustFlow>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_AdjustFlow */
void AdjustFlow(void const * argument)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AdjustFlow */
	int raw = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	60bb      	str	r3, [r7, #8]
	float scaled = 0;
 8001328:	f04f 0300 	mov.w	r3, #0
 800132c:	60fb      	str	r3, [r7, #12]
	/* Infinite loop */
	for(;;)
	{
		HAL_ADC_Start(&hadc1);
 800132e:	4827      	ldr	r0, [pc, #156]	; (80013cc <AdjustFlow+0xb0>)
 8001330:	f000 fcae 	bl	8001c90 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001334:	f04f 31ff 	mov.w	r1, #4294967295
 8001338:	4824      	ldr	r0, [pc, #144]	; (80013cc <AdjustFlow+0xb0>)
 800133a:	f000 fd7b 	bl	8001e34 <HAL_ADC_PollForConversion>
		raw = HAL_ADC_GetValue(&hadc1);
 800133e:	4823      	ldr	r0, [pc, #140]	; (80013cc <AdjustFlow+0xb0>)
 8001340:	f000 fe03 	bl	8001f4a <HAL_ADC_GetValue>
 8001344:	4603      	mov	r3, r0
 8001346:	60bb      	str	r3, [r7, #8]
		if(raw > 2400){
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
 800134e:	dd03      	ble.n	8001358 <AdjustFlow+0x3c>
			scaled = 1;
 8001350:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	e00f      	b.n	8001378 <AdjustFlow+0x5c>
		} else {
			scaled = raw / 2400.0;
 8001358:	68b8      	ldr	r0, [r7, #8]
 800135a:	f7ff f8db 	bl	8000514 <__aeabi_i2d>
 800135e:	f04f 0200 	mov.w	r2, #0
 8001362:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <AdjustFlow+0xb4>)
 8001364:	f7ff fa6a 	bl	800083c <__aeabi_ddiv>
 8001368:	4602      	mov	r2, r0
 800136a:	460b      	mov	r3, r1
 800136c:	4610      	mov	r0, r2
 800136e:	4619      	mov	r1, r3
 8001370:	f7ff fb4c 	bl	8000a0c <__aeabi_d2f>
 8001374:	4603      	mov	r3, r0
 8001376:	60fb      	str	r3, [r7, #12]
		}
		osMutexWait(traffic_rate_mutexHandle, osWaitForever);
 8001378:	4b16      	ldr	r3, [pc, #88]	; (80013d4 <AdjustFlow+0xb8>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f04f 31ff 	mov.w	r1, #4294967295
 8001380:	4618      	mov	r0, r3
 8001382:	f002 f83f 	bl	8003404 <osMutexWait>
		osMessagePut(traffic_queue_1Handle, scaled, osWaitForever);
 8001386:	4b14      	ldr	r3, [pc, #80]	; (80013d8 <AdjustFlow+0xbc>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	edd7 7a03 	vldr	s15, [r7, #12]
 800138e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001392:	f04f 32ff 	mov.w	r2, #4294967295
 8001396:	ee17 1a90 	vmov	r1, s15
 800139a:	4618      	mov	r0, r3
 800139c:	f002 f93c 	bl	8003618 <osMessagePut>
		osMessagePut(traffic_queue_2Handle, scaled, osWaitForever);
 80013a0:	4b0e      	ldr	r3, [pc, #56]	; (80013dc <AdjustFlow+0xc0>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80013a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013ac:	f04f 32ff 	mov.w	r2, #4294967295
 80013b0:	ee17 1a90 	vmov	r1, s15
 80013b4:	4618      	mov	r0, r3
 80013b6:	f002 f92f 	bl	8003618 <osMessagePut>
		osMutexRelease(traffic_rate_mutexHandle);
 80013ba:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <AdjustFlow+0xb8>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f002 f86e 	bl	80034a0 <osMutexRelease>
		osDelay(1);
 80013c4:	2001      	movs	r0, #1
 80013c6:	f001 fff1 	bl	80033ac <osDelay>
		HAL_ADC_Start(&hadc1);
 80013ca:	e7b0      	b.n	800132e <AdjustFlow+0x12>
 80013cc:	200002dc 	.word	0x200002dc
 80013d0:	40a2c000 	.word	0x40a2c000
 80013d4:	200003a4 	.word	0x200003a4
 80013d8:	20000390 	.word	0x20000390
 80013dc:	20000394 	.word	0x20000394

080013e0 <trafficGenerated>:
 * @brief Function implementing the light_state thread.
 * @param argument: Not used
 * @retval None
 */

int trafficGenerated(){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
	osMutexWait(traffic_rate_mutexHandle, osWaitForever);
 80013e6:	4b18      	ldr	r3, [pc, #96]	; (8001448 <trafficGenerated+0x68>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f04f 31ff 	mov.w	r1, #4294967295
 80013ee:	4618      	mov	r0, r3
 80013f0:	f002 f808 	bl	8003404 <osMutexWait>
	// int traffic = traffic_rate; //TODO: traffic_queue_0
	//osEvent event = osMessageGet(traffic_queue_1Handle, osWaitForever);
	//int traffic = event.value.v;
	int traffic = 1;
 80013f4:	2301      	movs	r3, #1
 80013f6:	607b      	str	r3, [r7, #4]
	osMutexRelease(traffic_rate_mutexHandle);
 80013f8:	4b13      	ldr	r3, [pc, #76]	; (8001448 <trafficGenerated+0x68>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f002 f84f 	bl	80034a0 <osMutexRelease>
	// modulate traffic rate from 1 to 10

	srand(time(NULL));
 8001402:	2000      	movs	r0, #0
 8001404:	f004 ffe4 	bl	80063d0 <time>
 8001408:	4602      	mov	r2, r0
 800140a:	460b      	mov	r3, r1
 800140c:	4613      	mov	r3, r2
 800140e:	4618      	mov	r0, r3
 8001410:	f004 fe64 	bl	80060dc <srand>
	int random = rand() % 10;
 8001414:	f004 fe90 	bl	8006138 <rand>
 8001418:	4602      	mov	r2, r0
 800141a:	4b0c      	ldr	r3, [pc, #48]	; (800144c <trafficGenerated+0x6c>)
 800141c:	fb83 1302 	smull	r1, r3, r3, r2
 8001420:	1099      	asrs	r1, r3, #2
 8001422:	17d3      	asrs	r3, r2, #31
 8001424:	1ac9      	subs	r1, r1, r3
 8001426:	460b      	mov	r3, r1
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	440b      	add	r3, r1
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	603b      	str	r3, [r7, #0]
	if (random > traffic) {
 8001432:	683a      	ldr	r2, [r7, #0]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	429a      	cmp	r2, r3
 8001438:	dd01      	ble.n	800143e <trafficGenerated+0x5e>
		return 1;
 800143a:	2301      	movs	r3, #1
 800143c:	e000      	b.n	8001440 <trafficGenerated+0x60>
	}
	return 0;
 800143e:	2300      	movs	r3, #0
}
 8001440:	4618      	mov	r0, r3
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	200003a4 	.word	0x200003a4
 800144c:	66666667 	.word	0x66666667

08001450 <LightState>:
/* USER CODE END Header_LightState */
void LightState(void const * argument)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LightState */
	/* Infinite loop */
	for(;;)
	{
		osMutexWait(traffic_rate_mutexHandle, osWaitForever);
 8001458:	4b4d      	ldr	r3, [pc, #308]	; (8001590 <LightState+0x140>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f04f 31ff 	mov.w	r1, #4294967295
 8001460:	4618      	mov	r0, r3
 8001462:	f001 ffcf 	bl	8003404 <osMutexWait>
		// int rate = traffic_rate; // TODO: traffic_queue_1
		//osEvent event = osMessageGet(traffic_queue_2Handle, osWaitForever);
		//int rate = event.value.v;
		int rate = 1;
 8001466:	2301      	movs	r3, #1
 8001468:	60fb      	str	r3, [r7, #12]
		osMutexRelease(traffic_rate_mutexHandle);
 800146a:	4b49      	ldr	r3, [pc, #292]	; (8001590 <LightState+0x140>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f002 f816 	bl	80034a0 <osMutexRelease>
		// turn green LED on
		HAL_GPIO_WritePin(GPIOC, Red_Light_Pin, GPIO_PIN_RESET);
 8001474:	2200      	movs	r2, #0
 8001476:	2101      	movs	r1, #1
 8001478:	4846      	ldr	r0, [pc, #280]	; (8001594 <LightState+0x144>)
 800147a:	f001 fa13 	bl	80028a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Amber_Light_Pin, GPIO_PIN_RESET);
 800147e:	2200      	movs	r2, #0
 8001480:	2102      	movs	r1, #2
 8001482:	4844      	ldr	r0, [pc, #272]	; (8001594 <LightState+0x144>)
 8001484:	f001 fa0e 	bl	80028a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Green_Light_Pin, GPIO_PIN_SET);
 8001488:	2201      	movs	r2, #1
 800148a:	2104      	movs	r1, #4
 800148c:	4841      	ldr	r0, [pc, #260]	; (8001594 <LightState+0x144>)
 800148e:	f001 fa09 	bl	80028a4 <HAL_GPIO_WritePin>

		osMutexWait(light_status_mutexHandle, osWaitForever);
 8001492:	4b41      	ldr	r3, [pc, #260]	; (8001598 <LightState+0x148>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f04f 31ff 	mov.w	r1, #4294967295
 800149a:	4618      	mov	r0, r3
 800149c:	f001 ffb2 	bl	8003404 <osMutexWait>
		osMessagePut(light_status_queueHandle, 2, osWaitForever);
 80014a0:	4b3e      	ldr	r3, [pc, #248]	; (800159c <LightState+0x14c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f04f 32ff 	mov.w	r2, #4294967295
 80014a8:	2102      	movs	r1, #2
 80014aa:	4618      	mov	r0, r3
 80014ac:	f002 f8b4 	bl	8003618 <osMessagePut>
		osMutexRelease(light_status_mutexHandle);
 80014b0:	4b39      	ldr	r3, [pc, #228]	; (8001598 <LightState+0x148>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f001 fff3 	bl	80034a0 <osMutexRelease>
		// light_status = 2; //TODO: light_queue_0
		// modulate traffic rate to 1
		osDelay(3000 + 3000 * rate);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	3301      	adds	r3, #1
 80014be:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80014c2:	fb02 f303 	mul.w	r3, r2, r3
 80014c6:	4618      	mov	r0, r3
 80014c8:	f001 ff70 	bl	80033ac <osDelay>

		// turn yellow LED on
		HAL_GPIO_WritePin(GPIOC, Red_Light_Pin, GPIO_PIN_RESET);
 80014cc:	2200      	movs	r2, #0
 80014ce:	2101      	movs	r1, #1
 80014d0:	4830      	ldr	r0, [pc, #192]	; (8001594 <LightState+0x144>)
 80014d2:	f001 f9e7 	bl	80028a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Amber_Light_Pin, GPIO_PIN_SET);
 80014d6:	2201      	movs	r2, #1
 80014d8:	2102      	movs	r1, #2
 80014da:	482e      	ldr	r0, [pc, #184]	; (8001594 <LightState+0x144>)
 80014dc:	f001 f9e2 	bl	80028a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Green_Light_Pin, GPIO_PIN_RESET);
 80014e0:	2200      	movs	r2, #0
 80014e2:	2104      	movs	r1, #4
 80014e4:	482b      	ldr	r0, [pc, #172]	; (8001594 <LightState+0x144>)
 80014e6:	f001 f9dd 	bl	80028a4 <HAL_GPIO_WritePin>

		osMutexWait(light_status_mutexHandle, osWaitForever);
 80014ea:	4b2b      	ldr	r3, [pc, #172]	; (8001598 <LightState+0x148>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f04f 31ff 	mov.w	r1, #4294967295
 80014f2:	4618      	mov	r0, r3
 80014f4:	f001 ff86 	bl	8003404 <osMutexWait>
		osMessagePut(light_status_queueHandle, 1, osWaitForever);
 80014f8:	4b28      	ldr	r3, [pc, #160]	; (800159c <LightState+0x14c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001500:	2101      	movs	r1, #1
 8001502:	4618      	mov	r0, r3
 8001504:	f002 f888 	bl	8003618 <osMessagePut>
		osMutexRelease(light_status_mutexHandle);
 8001508:	4b23      	ldr	r3, [pc, #140]	; (8001598 <LightState+0x148>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4618      	mov	r0, r3
 800150e:	f001 ffc7 	bl	80034a0 <osMutexRelease>
		// light_status = 1;
		osDelay(1000);
 8001512:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001516:	f001 ff49 	bl	80033ac <osDelay>

		osMutexWait(traffic_rate_mutexHandle, osWaitForever);
 800151a:	4b1d      	ldr	r3, [pc, #116]	; (8001590 <LightState+0x140>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f04f 31ff 	mov.w	r1, #4294967295
 8001522:	4618      	mov	r0, r3
 8001524:	f001 ff6e 	bl	8003404 <osMutexWait>
		//event = osMessageGet(traffic_queue_2Handle, osWaitForever); //TODO: traffic_queue_1
		//rate = event.value.v;
		rate = 1;
 8001528:	2301      	movs	r3, #1
 800152a:	60fb      	str	r3, [r7, #12]
		osMutexRelease(traffic_rate_mutexHandle);
 800152c:	4b18      	ldr	r3, [pc, #96]	; (8001590 <LightState+0x140>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4618      	mov	r0, r3
 8001532:	f001 ffb5 	bl	80034a0 <osMutexRelease>
		// turn red LED on
		HAL_GPIO_WritePin(GPIOC, Red_Light_Pin, GPIO_PIN_SET);
 8001536:	2201      	movs	r2, #1
 8001538:	2101      	movs	r1, #1
 800153a:	4816      	ldr	r0, [pc, #88]	; (8001594 <LightState+0x144>)
 800153c:	f001 f9b2 	bl	80028a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Amber_Light_Pin, GPIO_PIN_RESET);
 8001540:	2200      	movs	r2, #0
 8001542:	2102      	movs	r1, #2
 8001544:	4813      	ldr	r0, [pc, #76]	; (8001594 <LightState+0x144>)
 8001546:	f001 f9ad 	bl	80028a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Green_Light_Pin, GPIO_PIN_RESET);
 800154a:	2200      	movs	r2, #0
 800154c:	2104      	movs	r1, #4
 800154e:	4811      	ldr	r0, [pc, #68]	; (8001594 <LightState+0x144>)
 8001550:	f001 f9a8 	bl	80028a4 <HAL_GPIO_WritePin>

		osMutexWait(light_status_mutexHandle, osWaitForever);
 8001554:	4b10      	ldr	r3, [pc, #64]	; (8001598 <LightState+0x148>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f04f 31ff 	mov.w	r1, #4294967295
 800155c:	4618      	mov	r0, r3
 800155e:	f001 ff51 	bl	8003404 <osMutexWait>
		osMessagePut(light_status_queueHandle, 0, osWaitForever);
 8001562:	4b0e      	ldr	r3, [pc, #56]	; (800159c <LightState+0x14c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f04f 32ff 	mov.w	r2, #4294967295
 800156a:	2100      	movs	r1, #0
 800156c:	4618      	mov	r0, r3
 800156e:	f002 f853 	bl	8003618 <osMessagePut>
		osMutexRelease(light_status_mutexHandle);
 8001572:	4b09      	ldr	r3, [pc, #36]	; (8001598 <LightState+0x148>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4618      	mov	r0, r3
 8001578:	f001 ff92 	bl	80034a0 <osMutexRelease>
		// light_status = 0;
		// modulate traffic rate to 1
		osDelay(3000 + 3000 * rate);
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	3301      	adds	r3, #1
 8001580:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001584:	fb02 f303 	mul.w	r3, r2, r3
 8001588:	4618      	mov	r0, r3
 800158a:	f001 ff0f 	bl	80033ac <osDelay>
	{
 800158e:	e763      	b.n	8001458 <LightState+0x8>
 8001590:	200003a4 	.word	0x200003a4
 8001594:	40020800 	.word	0x40020800
 8001598:	200003a8 	.word	0x200003a8
 800159c:	2000039c 	.word	0x2000039c

080015a0 <SysManage>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_SysManage */
void SysManage(void const * argument)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b098      	sub	sp, #96	; 0x60
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SysManage */
	/* Infinite loop */
	int i;
	int cars[16];
	int light_colour = 0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	65bb      	str	r3, [r7, #88]	; 0x58
	for(;;)
	{
		osMutexWait(light_status_mutexHandle, osWaitForever);
 80015ac:	4b68      	ldr	r3, [pc, #416]	; (8001750 <SysManage+0x1b0>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f04f 31ff 	mov.w	r1, #4294967295
 80015b4:	4618      	mov	r0, r3
 80015b6:	f001 ff25 	bl	8003404 <osMutexWait>
		osEvent event = osMessageGet(light_status_queueHandle, 0); //TODO: light_queue_0
 80015ba:	4b66      	ldr	r3, [pc, #408]	; (8001754 <SysManage+0x1b4>)
 80015bc:	6819      	ldr	r1, [r3, #0]
 80015be:	f107 030c 	add.w	r3, r7, #12
 80015c2:	2200      	movs	r2, #0
 80015c4:	4618      	mov	r0, r3
 80015c6:	f002 f867 	bl	8003698 <osMessageGet>
		if(event.status == 1){
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d101      	bne.n	80015d4 <SysManage+0x34>
			light_colour = event.value.v;
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	65bb      	str	r3, [r7, #88]	; 0x58
		}
		osMutexRelease(light_status_mutexHandle);
 80015d4:	4b5e      	ldr	r3, [pc, #376]	; (8001750 <SysManage+0x1b0>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4618      	mov	r0, r3
 80015da:	f001 ff61 	bl	80034a0 <osMutexRelease>

		// osMutexWait(cars_array_mutexHandle); //TODO: cars_queue_0
		for (i = 15; i>0; i--){
 80015de:	230f      	movs	r3, #15
 80015e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80015e2:	e08e      	b.n	8001702 <SysManage+0x162>
			if (light_colour == 2) { //green
 80015e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d115      	bne.n	8001616 <SysManage+0x76>
				cars[i] = cars[i-1];
 80015ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015ec:	3b01      	subs	r3, #1
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	3360      	adds	r3, #96	; 0x60
 80015f2:	443b      	add	r3, r7
 80015f4:	f853 2c48 	ldr.w	r2, [r3, #-72]
 80015f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	3360      	adds	r3, #96	; 0x60
 80015fe:	443b      	add	r3, r7
 8001600:	f843 2c48 	str.w	r2, [r3, #-72]
				cars[i - 1] = 0;
 8001604:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001606:	3b01      	subs	r3, #1
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	3360      	adds	r3, #96	; 0x60
 800160c:	443b      	add	r3, r7
 800160e:	2200      	movs	r2, #0
 8001610:	f843 2c48 	str.w	r2, [r3, #-72]
 8001614:	e072      	b.n	80016fc <SysManage+0x15c>
			}
			else if (light_colour == 1) { //yellow
 8001616:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001618:	2b01      	cmp	r3, #1
 800161a:	d136      	bne.n	800168a <SysManage+0xea>
				if (i > 8) {
 800161c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800161e:	2b08      	cmp	r3, #8
 8001620:	dd15      	ble.n	800164e <SysManage+0xae>
					cars[i] = cars[i-1];
 8001622:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001624:	3b01      	subs	r3, #1
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	3360      	adds	r3, #96	; 0x60
 800162a:	443b      	add	r3, r7
 800162c:	f853 2c48 	ldr.w	r2, [r3, #-72]
 8001630:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	3360      	adds	r3, #96	; 0x60
 8001636:	443b      	add	r3, r7
 8001638:	f843 2c48 	str.w	r2, [r3, #-72]
					cars[i-1] = 0;
 800163c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800163e:	3b01      	subs	r3, #1
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	3360      	adds	r3, #96	; 0x60
 8001644:	443b      	add	r3, r7
 8001646:	2200      	movs	r2, #0
 8001648:	f843 2c48 	str.w	r2, [r3, #-72]
 800164c:	e056      	b.n	80016fc <SysManage+0x15c>
				}
				else {
					if (!cars[i]){
 800164e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	3360      	adds	r3, #96	; 0x60
 8001654:	443b      	add	r3, r7
 8001656:	f853 3c48 	ldr.w	r3, [r3, #-72]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d14e      	bne.n	80016fc <SysManage+0x15c>
						cars[i] = cars[i-1];
 800165e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001660:	3b01      	subs	r3, #1
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	3360      	adds	r3, #96	; 0x60
 8001666:	443b      	add	r3, r7
 8001668:	f853 2c48 	ldr.w	r2, [r3, #-72]
 800166c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	3360      	adds	r3, #96	; 0x60
 8001672:	443b      	add	r3, r7
 8001674:	f843 2c48 	str.w	r2, [r3, #-72]
						cars[i-1] = 0;
 8001678:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800167a:	3b01      	subs	r3, #1
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	3360      	adds	r3, #96	; 0x60
 8001680:	443b      	add	r3, r7
 8001682:	2200      	movs	r2, #0
 8001684:	f843 2c48 	str.w	r2, [r3, #-72]
 8001688:	e038      	b.n	80016fc <SysManage+0x15c>
					}
				}
			}
			else { //red
				if (i > 11){
 800168a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800168c:	2b0b      	cmp	r3, #11
 800168e:	dd15      	ble.n	80016bc <SysManage+0x11c>
					cars[i] = cars[i-1];
 8001690:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001692:	3b01      	subs	r3, #1
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	3360      	adds	r3, #96	; 0x60
 8001698:	443b      	add	r3, r7
 800169a:	f853 2c48 	ldr.w	r2, [r3, #-72]
 800169e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	3360      	adds	r3, #96	; 0x60
 80016a4:	443b      	add	r3, r7
 80016a6:	f843 2c48 	str.w	r2, [r3, #-72]
					cars[i-1] = 0;
 80016aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016ac:	3b01      	subs	r3, #1
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	3360      	adds	r3, #96	; 0x60
 80016b2:	443b      	add	r3, r7
 80016b4:	2200      	movs	r2, #0
 80016b6:	f843 2c48 	str.w	r2, [r3, #-72]
 80016ba:	e01f      	b.n	80016fc <SysManage+0x15c>
				}
				else if (i < 8){
 80016bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016be:	2b07      	cmp	r3, #7
 80016c0:	dc1c      	bgt.n	80016fc <SysManage+0x15c>
					if (!cars[i]) {
 80016c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	3360      	adds	r3, #96	; 0x60
 80016c8:	443b      	add	r3, r7
 80016ca:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d114      	bne.n	80016fc <SysManage+0x15c>
						cars[i] = cars[i-1];
 80016d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016d4:	3b01      	subs	r3, #1
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	3360      	adds	r3, #96	; 0x60
 80016da:	443b      	add	r3, r7
 80016dc:	f853 2c48 	ldr.w	r2, [r3, #-72]
 80016e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	3360      	adds	r3, #96	; 0x60
 80016e6:	443b      	add	r3, r7
 80016e8:	f843 2c48 	str.w	r2, [r3, #-72]
						cars[i-1] = 0;
 80016ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016ee:	3b01      	subs	r3, #1
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	3360      	adds	r3, #96	; 0x60
 80016f4:	443b      	add	r3, r7
 80016f6:	2200      	movs	r2, #0
 80016f8:	f843 2c48 	str.w	r2, [r3, #-72]
		for (i = 15; i>0; i--){
 80016fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016fe:	3b01      	subs	r3, #1
 8001700:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001702:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001704:	2b00      	cmp	r3, #0
 8001706:	f73f af6d 	bgt.w	80015e4 <SysManage+0x44>
					}
				}
			}
		}
		if (trafficGenerated()){
 800170a:	f7ff fe69 	bl	80013e0 <trafficGenerated>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d002      	beq.n	800171a <SysManage+0x17a>
			cars[0] = 1;
 8001714:	2301      	movs	r3, #1
 8001716:	61bb      	str	r3, [r7, #24]
 8001718:	e001      	b.n	800171e <SysManage+0x17e>
		}
		else {
			cars[0] = 0;
 800171a:	2300      	movs	r3, #0
 800171c:	61bb      	str	r3, [r7, #24]
		}
		// osMutexRelease(cars_array_mutexHandle);
		osMutexWait(cars_array_mutexHandle, osWaitForever);
 800171e:	4b0e      	ldr	r3, [pc, #56]	; (8001758 <SysManage+0x1b8>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f04f 31ff 	mov.w	r1, #4294967295
 8001726:	4618      	mov	r0, r3
 8001728:	f001 fe6c 	bl	8003404 <osMutexWait>
		// int* mail = (int *)osMailAlloc(cars_array_queueHandle, osWaitForever);
		osMailPut(cars_array_queueHandle, cars);
 800172c:	4b0b      	ldr	r3, [pc, #44]	; (800175c <SysManage+0x1bc>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f107 0218 	add.w	r2, r7, #24
 8001734:	4611      	mov	r1, r2
 8001736:	4618      	mov	r0, r3
 8001738:	f002 f87a 	bl	8003830 <osMailPut>
		osMutexRelease(cars_array_mutexHandle);
 800173c:	4b06      	ldr	r3, [pc, #24]	; (8001758 <SysManage+0x1b8>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4618      	mov	r0, r3
 8001742:	f001 fead 	bl	80034a0 <osMutexRelease>
		osDelay(500);
 8001746:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800174a:	f001 fe2f 	bl	80033ac <osDelay>
	{
 800174e:	e72d      	b.n	80015ac <SysManage+0xc>
 8001750:	200003a8 	.word	0x200003a8
 8001754:	2000039c 	.word	0x2000039c
 8001758:	200003a0 	.word	0x200003a0
 800175c:	20000398 	.word	0x20000398

08001760 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001764:	b672      	cpsid	i
}
 8001766:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001768:	e7fe      	b.n	8001768 <Error_Handler+0x8>
	...

0800176c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	607b      	str	r3, [r7, #4]
 8001776:	4b12      	ldr	r3, [pc, #72]	; (80017c0 <HAL_MspInit+0x54>)
 8001778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800177a:	4a11      	ldr	r2, [pc, #68]	; (80017c0 <HAL_MspInit+0x54>)
 800177c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001780:	6453      	str	r3, [r2, #68]	; 0x44
 8001782:	4b0f      	ldr	r3, [pc, #60]	; (80017c0 <HAL_MspInit+0x54>)
 8001784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001786:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800178a:	607b      	str	r3, [r7, #4]
 800178c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800178e:	2300      	movs	r3, #0
 8001790:	603b      	str	r3, [r7, #0]
 8001792:	4b0b      	ldr	r3, [pc, #44]	; (80017c0 <HAL_MspInit+0x54>)
 8001794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001796:	4a0a      	ldr	r2, [pc, #40]	; (80017c0 <HAL_MspInit+0x54>)
 8001798:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800179c:	6413      	str	r3, [r2, #64]	; 0x40
 800179e:	4b08      	ldr	r3, [pc, #32]	; (80017c0 <HAL_MspInit+0x54>)
 80017a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017a6:	603b      	str	r3, [r7, #0]
 80017a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017aa:	2200      	movs	r2, #0
 80017ac:	210f      	movs	r1, #15
 80017ae:	f06f 0001 	mvn.w	r0, #1
 80017b2:	f000 feb2 	bl	800251a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017b6:	bf00      	nop
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40023800 	.word	0x40023800

080017c4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08a      	sub	sp, #40	; 0x28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a17      	ldr	r2, [pc, #92]	; (8001840 <HAL_ADC_MspInit+0x7c>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d127      	bne.n	8001836 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	613b      	str	r3, [r7, #16]
 80017ea:	4b16      	ldr	r3, [pc, #88]	; (8001844 <HAL_ADC_MspInit+0x80>)
 80017ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ee:	4a15      	ldr	r2, [pc, #84]	; (8001844 <HAL_ADC_MspInit+0x80>)
 80017f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f4:	6453      	str	r3, [r2, #68]	; 0x44
 80017f6:	4b13      	ldr	r3, [pc, #76]	; (8001844 <HAL_ADC_MspInit+0x80>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017fe:	613b      	str	r3, [r7, #16]
 8001800:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	4b0f      	ldr	r3, [pc, #60]	; (8001844 <HAL_ADC_MspInit+0x80>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	4a0e      	ldr	r2, [pc, #56]	; (8001844 <HAL_ADC_MspInit+0x80>)
 800180c:	f043 0304 	orr.w	r3, r3, #4
 8001810:	6313      	str	r3, [r2, #48]	; 0x30
 8001812:	4b0c      	ldr	r3, [pc, #48]	; (8001844 <HAL_ADC_MspInit+0x80>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	f003 0304 	and.w	r3, r3, #4
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = Pot_In_Pin;
 800181e:	2308      	movs	r3, #8
 8001820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001822:	2303      	movs	r3, #3
 8001824:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Pot_In_GPIO_Port, &GPIO_InitStruct);
 800182a:	f107 0314 	add.w	r3, r7, #20
 800182e:	4619      	mov	r1, r3
 8001830:	4805      	ldr	r0, [pc, #20]	; (8001848 <HAL_ADC_MspInit+0x84>)
 8001832:	f000 fe9b 	bl	800256c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001836:	bf00      	nop
 8001838:	3728      	adds	r7, #40	; 0x28
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40012000 	.word	0x40012000
 8001844:	40023800 	.word	0x40023800
 8001848:	40020800 	.word	0x40020800

0800184c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b08a      	sub	sp, #40	; 0x28
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001854:	f107 0314 	add.w	r3, r7, #20
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
 8001862:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a19      	ldr	r2, [pc, #100]	; (80018d0 <HAL_SPI_MspInit+0x84>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d12b      	bne.n	80018c6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	613b      	str	r3, [r7, #16]
 8001872:	4b18      	ldr	r3, [pc, #96]	; (80018d4 <HAL_SPI_MspInit+0x88>)
 8001874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001876:	4a17      	ldr	r2, [pc, #92]	; (80018d4 <HAL_SPI_MspInit+0x88>)
 8001878:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800187c:	6453      	str	r3, [r2, #68]	; 0x44
 800187e:	4b15      	ldr	r3, [pc, #84]	; (80018d4 <HAL_SPI_MspInit+0x88>)
 8001880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001882:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <HAL_SPI_MspInit+0x88>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	4a10      	ldr	r2, [pc, #64]	; (80018d4 <HAL_SPI_MspInit+0x88>)
 8001894:	f043 0301 	orr.w	r3, r3, #1
 8001898:	6313      	str	r3, [r2, #48]	; 0x30
 800189a:	4b0e      	ldr	r3, [pc, #56]	; (80018d4 <HAL_SPI_MspInit+0x88>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	f003 0301 	and.w	r3, r3, #1
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80018a6:	23e0      	movs	r3, #224	; 0xe0
 80018a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b2:	2300      	movs	r3, #0
 80018b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80018b6:	2305      	movs	r3, #5
 80018b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ba:	f107 0314 	add.w	r3, r7, #20
 80018be:	4619      	mov	r1, r3
 80018c0:	4805      	ldr	r0, [pc, #20]	; (80018d8 <HAL_SPI_MspInit+0x8c>)
 80018c2:	f000 fe53 	bl	800256c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80018c6:	bf00      	nop
 80018c8:	3728      	adds	r7, #40	; 0x28
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40013000 	.word	0x40013000
 80018d4:	40023800 	.word	0x40023800
 80018d8:	40020000 	.word	0x40020000

080018dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018e0:	e7fe      	b.n	80018e0 <NMI_Handler+0x4>

080018e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018e2:	b480      	push	{r7}
 80018e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018e6:	e7fe      	b.n	80018e6 <HardFault_Handler+0x4>

080018e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018ec:	e7fe      	b.n	80018ec <MemManage_Handler+0x4>

080018ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ee:	b480      	push	{r7}
 80018f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018f2:	e7fe      	b.n	80018f2 <BusFault_Handler+0x4>

080018f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018f8:	e7fe      	b.n	80018f8 <UsageFault_Handler+0x4>

080018fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018fa:	b480      	push	{r7}
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018fe:	bf00      	nop
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800190c:	f000 f95c 	bl	8001bc8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001910:	f003 fd86 	bl	8005420 <xTaskGetSchedulerState>
 8001914:	4603      	mov	r3, r0
 8001916:	2b01      	cmp	r3, #1
 8001918:	d001      	beq.n	800191e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800191a:	f004 f965 	bl	8005be8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	bd80      	pop	{r7, pc}

08001922 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0
  return 1;
 8001926:	2301      	movs	r3, #1
}
 8001928:	4618      	mov	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <_kill>:

int _kill(int pid, int sig)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800193c:	f004 fdba 	bl	80064b4 <__errno>
 8001940:	4603      	mov	r3, r0
 8001942:	2216      	movs	r2, #22
 8001944:	601a      	str	r2, [r3, #0]
  return -1;
 8001946:	f04f 33ff 	mov.w	r3, #4294967295
}
 800194a:	4618      	mov	r0, r3
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <_exit>:

void _exit (int status)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b082      	sub	sp, #8
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800195a:	f04f 31ff 	mov.w	r1, #4294967295
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f7ff ffe7 	bl	8001932 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001964:	e7fe      	b.n	8001964 <_exit+0x12>

08001966 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	b086      	sub	sp, #24
 800196a:	af00      	add	r7, sp, #0
 800196c:	60f8      	str	r0, [r7, #12]
 800196e:	60b9      	str	r1, [r7, #8]
 8001970:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
 8001976:	e00a      	b.n	800198e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001978:	f3af 8000 	nop.w
 800197c:	4601      	mov	r1, r0
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	1c5a      	adds	r2, r3, #1
 8001982:	60ba      	str	r2, [r7, #8]
 8001984:	b2ca      	uxtb	r2, r1
 8001986:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	3301      	adds	r3, #1
 800198c:	617b      	str	r3, [r7, #20]
 800198e:	697a      	ldr	r2, [r7, #20]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	429a      	cmp	r2, r3
 8001994:	dbf0      	blt.n	8001978 <_read+0x12>
  }

  return len;
 8001996:	687b      	ldr	r3, [r7, #4]
}
 8001998:	4618      	mov	r0, r3
 800199a:	3718      	adds	r7, #24
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ac:	2300      	movs	r3, #0
 80019ae:	617b      	str	r3, [r7, #20]
 80019b0:	e009      	b.n	80019c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	1c5a      	adds	r2, r3, #1
 80019b6:	60ba      	str	r2, [r7, #8]
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	3301      	adds	r3, #1
 80019c4:	617b      	str	r3, [r7, #20]
 80019c6:	697a      	ldr	r2, [r7, #20]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	dbf1      	blt.n	80019b2 <_write+0x12>
  }
  return len;
 80019ce:	687b      	ldr	r3, [r7, #4]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3718      	adds	r7, #24
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <_close>:

int _close(int file)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a00:	605a      	str	r2, [r3, #4]
  return 0;
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <_isatty>:

int _isatty(int file)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a18:	2301      	movs	r3, #1
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr

08001a26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a26:	b480      	push	{r7}
 8001a28:	b085      	sub	sp, #20
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	60f8      	str	r0, [r7, #12]
 8001a2e:	60b9      	str	r1, [r7, #8]
 8001a30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a32:	2300      	movs	r3, #0
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3714      	adds	r7, #20
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a48:	4a14      	ldr	r2, [pc, #80]	; (8001a9c <_sbrk+0x5c>)
 8001a4a:	4b15      	ldr	r3, [pc, #84]	; (8001aa0 <_sbrk+0x60>)
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a54:	4b13      	ldr	r3, [pc, #76]	; (8001aa4 <_sbrk+0x64>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d102      	bne.n	8001a62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a5c:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <_sbrk+0x64>)
 8001a5e:	4a12      	ldr	r2, [pc, #72]	; (8001aa8 <_sbrk+0x68>)
 8001a60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a62:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <_sbrk+0x64>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4413      	add	r3, r2
 8001a6a:	693a      	ldr	r2, [r7, #16]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d207      	bcs.n	8001a80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a70:	f004 fd20 	bl	80064b4 <__errno>
 8001a74:	4603      	mov	r3, r0
 8001a76:	220c      	movs	r2, #12
 8001a78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7e:	e009      	b.n	8001a94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a80:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <_sbrk+0x64>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a86:	4b07      	ldr	r3, [pc, #28]	; (8001aa4 <_sbrk+0x64>)
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	4a05      	ldr	r2, [pc, #20]	; (8001aa4 <_sbrk+0x64>)
 8001a90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a92:	68fb      	ldr	r3, [r7, #12]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3718      	adds	r7, #24
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20020000 	.word	0x20020000
 8001aa0:	00000400 	.word	0x00000400
 8001aa4:	200003ac 	.word	0x200003ac
 8001aa8:	20004258 	.word	0x20004258

08001aac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ab0:	4b06      	ldr	r3, [pc, #24]	; (8001acc <SystemInit+0x20>)
 8001ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ab6:	4a05      	ldr	r2, [pc, #20]	; (8001acc <SystemInit+0x20>)
 8001ab8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001abc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	e000ed00 	.word	0xe000ed00

08001ad0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ad0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ad4:	f7ff ffea 	bl	8001aac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ad8:	480c      	ldr	r0, [pc, #48]	; (8001b0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ada:	490d      	ldr	r1, [pc, #52]	; (8001b10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001adc:	4a0d      	ldr	r2, [pc, #52]	; (8001b14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ade:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ae0:	e002      	b.n	8001ae8 <LoopCopyDataInit>

08001ae2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ae2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ae4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ae6:	3304      	adds	r3, #4

08001ae8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ae8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001aec:	d3f9      	bcc.n	8001ae2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aee:	4a0a      	ldr	r2, [pc, #40]	; (8001b18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001af0:	4c0a      	ldr	r4, [pc, #40]	; (8001b1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001af2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001af4:	e001      	b.n	8001afa <LoopFillZerobss>

08001af6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001af6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001af8:	3204      	adds	r2, #4

08001afa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001afa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001afc:	d3fb      	bcc.n	8001af6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001afe:	f004 fcdf 	bl	80064c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b02:	f7ff f96b 	bl	8000ddc <main>
  bx  lr    
 8001b06:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b10:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001b14:	08007384 	.word	0x08007384
  ldr r2, =_sbss
 8001b18:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001b1c:	20004254 	.word	0x20004254

08001b20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b20:	e7fe      	b.n	8001b20 <ADC_IRQHandler>
	...

08001b24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b28:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <HAL_Init+0x40>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a0d      	ldr	r2, [pc, #52]	; (8001b64 <HAL_Init+0x40>)
 8001b2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b34:	4b0b      	ldr	r3, [pc, #44]	; (8001b64 <HAL_Init+0x40>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a0a      	ldr	r2, [pc, #40]	; (8001b64 <HAL_Init+0x40>)
 8001b3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b40:	4b08      	ldr	r3, [pc, #32]	; (8001b64 <HAL_Init+0x40>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a07      	ldr	r2, [pc, #28]	; (8001b64 <HAL_Init+0x40>)
 8001b46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b4c:	2003      	movs	r0, #3
 8001b4e:	f000 fcd9 	bl	8002504 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b52:	200f      	movs	r0, #15
 8001b54:	f000 f808 	bl	8001b68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b58:	f7ff fe08 	bl	800176c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40023c00 	.word	0x40023c00

08001b68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b70:	4b12      	ldr	r3, [pc, #72]	; (8001bbc <HAL_InitTick+0x54>)
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	4b12      	ldr	r3, [pc, #72]	; (8001bc0 <HAL_InitTick+0x58>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	4619      	mov	r1, r3
 8001b7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b86:	4618      	mov	r0, r3
 8001b88:	f000 fce3 	bl	8002552 <HAL_SYSTICK_Config>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e00e      	b.n	8001bb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2b0f      	cmp	r3, #15
 8001b9a:	d80a      	bhi.n	8001bb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	6879      	ldr	r1, [r7, #4]
 8001ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ba4:	f000 fcb9 	bl	800251a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ba8:	4a06      	ldr	r2, [pc, #24]	; (8001bc4 <HAL_InitTick+0x5c>)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	e000      	b.n	8001bb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20000000 	.word	0x20000000
 8001bc0:	20000008 	.word	0x20000008
 8001bc4:	20000004 	.word	0x20000004

08001bc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bcc:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <HAL_IncTick+0x20>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <HAL_IncTick+0x24>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	4a04      	ldr	r2, [pc, #16]	; (8001bec <HAL_IncTick+0x24>)
 8001bda:	6013      	str	r3, [r2, #0]
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	20000008 	.word	0x20000008
 8001bec:	200003b0 	.word	0x200003b0

08001bf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  return uwTick;
 8001bf4:	4b03      	ldr	r3, [pc, #12]	; (8001c04 <HAL_GetTick+0x14>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	200003b0 	.word	0x200003b0

08001c08 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c10:	2300      	movs	r3, #0
 8001c12:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d101      	bne.n	8001c1e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e033      	b.n	8001c86 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d109      	bne.n	8001c3a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f7ff fdcc 	bl	80017c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3e:	f003 0310 	and.w	r3, r3, #16
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d118      	bne.n	8001c78 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c4e:	f023 0302 	bic.w	r3, r3, #2
 8001c52:	f043 0202 	orr.w	r2, r3, #2
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f000 faa4 	bl	80021a8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6a:	f023 0303 	bic.w	r3, r3, #3
 8001c6e:	f043 0201 	orr.w	r2, r3, #1
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	641a      	str	r2, [r3, #64]	; 0x40
 8001c76:	e001      	b.n	8001c7c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3710      	adds	r7, #16
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
	...

08001c90 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b085      	sub	sp, #20
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d101      	bne.n	8001caa <HAL_ADC_Start+0x1a>
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	e0b2      	b.n	8001e10 <HAL_ADC_Start+0x180>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2201      	movs	r2, #1
 8001cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f003 0301 	and.w	r3, r3, #1
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d018      	beq.n	8001cf2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f042 0201 	orr.w	r2, r2, #1
 8001cce:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001cd0:	4b52      	ldr	r3, [pc, #328]	; (8001e1c <HAL_ADC_Start+0x18c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a52      	ldr	r2, [pc, #328]	; (8001e20 <HAL_ADC_Start+0x190>)
 8001cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cda:	0c9a      	lsrs	r2, r3, #18
 8001cdc:	4613      	mov	r3, r2
 8001cde:	005b      	lsls	r3, r3, #1
 8001ce0:	4413      	add	r3, r2
 8001ce2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001ce4:	e002      	b.n	8001cec <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	3b01      	subs	r3, #1
 8001cea:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1f9      	bne.n	8001ce6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f003 0301 	and.w	r3, r3, #1
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d17a      	bne.n	8001df6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d04:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001d08:	f023 0301 	bic.w	r3, r3, #1
 8001d0c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d007      	beq.n	8001d32 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d26:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d2a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d3e:	d106      	bne.n	8001d4e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d44:	f023 0206 	bic.w	r2, r3, #6
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	645a      	str	r2, [r3, #68]	; 0x44
 8001d4c:	e002      	b.n	8001d54 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d5c:	4b31      	ldr	r3, [pc, #196]	; (8001e24 <HAL_ADC_Start+0x194>)
 8001d5e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001d68:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f003 031f 	and.w	r3, r3, #31
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d12a      	bne.n	8001dcc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a2b      	ldr	r2, [pc, #172]	; (8001e28 <HAL_ADC_Start+0x198>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d015      	beq.n	8001dac <HAL_ADC_Start+0x11c>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a29      	ldr	r2, [pc, #164]	; (8001e2c <HAL_ADC_Start+0x19c>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d105      	bne.n	8001d96 <HAL_ADC_Start+0x106>
 8001d8a:	4b26      	ldr	r3, [pc, #152]	; (8001e24 <HAL_ADC_Start+0x194>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f003 031f 	and.w	r3, r3, #31
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00a      	beq.n	8001dac <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a25      	ldr	r2, [pc, #148]	; (8001e30 <HAL_ADC_Start+0x1a0>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d136      	bne.n	8001e0e <HAL_ADC_Start+0x17e>
 8001da0:	4b20      	ldr	r3, [pc, #128]	; (8001e24 <HAL_ADC_Start+0x194>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f003 0310 	and.w	r3, r3, #16
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d130      	bne.n	8001e0e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d129      	bne.n	8001e0e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	689a      	ldr	r2, [r3, #8]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001dc8:	609a      	str	r2, [r3, #8]
 8001dca:	e020      	b.n	8001e0e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a15      	ldr	r2, [pc, #84]	; (8001e28 <HAL_ADC_Start+0x198>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d11b      	bne.n	8001e0e <HAL_ADC_Start+0x17e>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d114      	bne.n	8001e0e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001df2:	609a      	str	r2, [r3, #8]
 8001df4:	e00b      	b.n	8001e0e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	f043 0210 	orr.w	r2, r3, #16
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e06:	f043 0201 	orr.w	r2, r3, #1
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001e0e:	2300      	movs	r3, #0
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3714      	adds	r7, #20
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	20000000 	.word	0x20000000
 8001e20:	431bde83 	.word	0x431bde83
 8001e24:	40012300 	.word	0x40012300
 8001e28:	40012000 	.word	0x40012000
 8001e2c:	40012100 	.word	0x40012100
 8001e30:	40012200 	.word	0x40012200

08001e34 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e50:	d113      	bne.n	8001e7a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e60:	d10b      	bne.n	8001e7a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e66:	f043 0220 	orr.w	r2, r3, #32
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e063      	b.n	8001f42 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e7a:	f7ff feb9 	bl	8001bf0 <HAL_GetTick>
 8001e7e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e80:	e021      	b.n	8001ec6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e88:	d01d      	beq.n	8001ec6 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d007      	beq.n	8001ea0 <HAL_ADC_PollForConversion+0x6c>
 8001e90:	f7ff feae 	bl	8001bf0 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	683a      	ldr	r2, [r7, #0]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d212      	bcs.n	8001ec6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d00b      	beq.n	8001ec6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb2:	f043 0204 	orr.w	r2, r3, #4
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e03d      	b.n	8001f42 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0302 	and.w	r3, r3, #2
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d1d6      	bne.n	8001e82 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f06f 0212 	mvn.w	r2, #18
 8001edc:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d123      	bne.n	8001f40 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d11f      	bne.n	8001f40 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f06:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d006      	beq.n	8001f1c <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d111      	bne.n	8001f40 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f20:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d105      	bne.n	8001f40 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f38:	f043 0201 	orr.w	r2, r3, #1
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3710      	adds	r7, #16
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	370c      	adds	r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d101      	bne.n	8001f80 <HAL_ADC_ConfigChannel+0x1c>
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	e105      	b.n	800218c <HAL_ADC_ConfigChannel+0x228>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2b09      	cmp	r3, #9
 8001f8e:	d925      	bls.n	8001fdc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	68d9      	ldr	r1, [r3, #12]
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	005b      	lsls	r3, r3, #1
 8001fa2:	4413      	add	r3, r2
 8001fa4:	3b1e      	subs	r3, #30
 8001fa6:	2207      	movs	r2, #7
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	43da      	mvns	r2, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	400a      	ands	r2, r1
 8001fb4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	68d9      	ldr	r1, [r3, #12]
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	689a      	ldr	r2, [r3, #8]
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	4603      	mov	r3, r0
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	4403      	add	r3, r0
 8001fce:	3b1e      	subs	r3, #30
 8001fd0:	409a      	lsls	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	430a      	orrs	r2, r1
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	e022      	b.n	8002022 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	6919      	ldr	r1, [r3, #16]
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	461a      	mov	r2, r3
 8001fea:	4613      	mov	r3, r2
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	4413      	add	r3, r2
 8001ff0:	2207      	movs	r2, #7
 8001ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff6:	43da      	mvns	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	400a      	ands	r2, r1
 8001ffe:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6919      	ldr	r1, [r3, #16]
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	b29b      	uxth	r3, r3
 8002010:	4618      	mov	r0, r3
 8002012:	4603      	mov	r3, r0
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	4403      	add	r3, r0
 8002018:	409a      	lsls	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	430a      	orrs	r2, r1
 8002020:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	2b06      	cmp	r3, #6
 8002028:	d824      	bhi.n	8002074 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	4613      	mov	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	3b05      	subs	r3, #5
 800203c:	221f      	movs	r2, #31
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43da      	mvns	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	400a      	ands	r2, r1
 800204a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	b29b      	uxth	r3, r3
 8002058:	4618      	mov	r0, r3
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685a      	ldr	r2, [r3, #4]
 800205e:	4613      	mov	r3, r2
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4413      	add	r3, r2
 8002064:	3b05      	subs	r3, #5
 8002066:	fa00 f203 	lsl.w	r2, r0, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	430a      	orrs	r2, r1
 8002070:	635a      	str	r2, [r3, #52]	; 0x34
 8002072:	e04c      	b.n	800210e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	2b0c      	cmp	r3, #12
 800207a:	d824      	bhi.n	80020c6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	4613      	mov	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	4413      	add	r3, r2
 800208c:	3b23      	subs	r3, #35	; 0x23
 800208e:	221f      	movs	r2, #31
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43da      	mvns	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	400a      	ands	r2, r1
 800209c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	4618      	mov	r0, r3
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685a      	ldr	r2, [r3, #4]
 80020b0:	4613      	mov	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	3b23      	subs	r3, #35	; 0x23
 80020b8:	fa00 f203 	lsl.w	r2, r0, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	430a      	orrs	r2, r1
 80020c2:	631a      	str	r2, [r3, #48]	; 0x30
 80020c4:	e023      	b.n	800210e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	4613      	mov	r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	3b41      	subs	r3, #65	; 0x41
 80020d8:	221f      	movs	r2, #31
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43da      	mvns	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	400a      	ands	r2, r1
 80020e6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	4618      	mov	r0, r3
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685a      	ldr	r2, [r3, #4]
 80020fa:	4613      	mov	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	4413      	add	r3, r2
 8002100:	3b41      	subs	r3, #65	; 0x41
 8002102:	fa00 f203 	lsl.w	r2, r0, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	430a      	orrs	r2, r1
 800210c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800210e:	4b22      	ldr	r3, [pc, #136]	; (8002198 <HAL_ADC_ConfigChannel+0x234>)
 8002110:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a21      	ldr	r2, [pc, #132]	; (800219c <HAL_ADC_ConfigChannel+0x238>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d109      	bne.n	8002130 <HAL_ADC_ConfigChannel+0x1cc>
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b12      	cmp	r3, #18
 8002122:	d105      	bne.n	8002130 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a19      	ldr	r2, [pc, #100]	; (800219c <HAL_ADC_ConfigChannel+0x238>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d123      	bne.n	8002182 <HAL_ADC_ConfigChannel+0x21e>
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2b10      	cmp	r3, #16
 8002140:	d003      	beq.n	800214a <HAL_ADC_ConfigChannel+0x1e6>
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2b11      	cmp	r3, #17
 8002148:	d11b      	bne.n	8002182 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2b10      	cmp	r3, #16
 800215c:	d111      	bne.n	8002182 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800215e:	4b10      	ldr	r3, [pc, #64]	; (80021a0 <HAL_ADC_ConfigChannel+0x23c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a10      	ldr	r2, [pc, #64]	; (80021a4 <HAL_ADC_ConfigChannel+0x240>)
 8002164:	fba2 2303 	umull	r2, r3, r2, r3
 8002168:	0c9a      	lsrs	r2, r3, #18
 800216a:	4613      	mov	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	4413      	add	r3, r2
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002174:	e002      	b.n	800217c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	3b01      	subs	r3, #1
 800217a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f9      	bne.n	8002176 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	40012300 	.word	0x40012300
 800219c:	40012000 	.word	0x40012000
 80021a0:	20000000 	.word	0x20000000
 80021a4:	431bde83 	.word	0x431bde83

080021a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021b0:	4b79      	ldr	r3, [pc, #484]	; (8002398 <ADC_Init+0x1f0>)
 80021b2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	685a      	ldr	r2, [r3, #4]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	431a      	orrs	r2, r3
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80021dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	6859      	ldr	r1, [r3, #4]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	691b      	ldr	r3, [r3, #16]
 80021e8:	021a      	lsls	r2, r3, #8
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	430a      	orrs	r2, r1
 80021f0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	685a      	ldr	r2, [r3, #4]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002200:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6859      	ldr	r1, [r3, #4]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	689a      	ldr	r2, [r3, #8]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	689a      	ldr	r2, [r3, #8]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002222:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	6899      	ldr	r1, [r3, #8]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	68da      	ldr	r2, [r3, #12]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	430a      	orrs	r2, r1
 8002234:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800223a:	4a58      	ldr	r2, [pc, #352]	; (800239c <ADC_Init+0x1f4>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d022      	beq.n	8002286 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689a      	ldr	r2, [r3, #8]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800224e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	6899      	ldr	r1, [r3, #8]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	430a      	orrs	r2, r1
 8002260:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002270:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	6899      	ldr	r1, [r3, #8]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	430a      	orrs	r2, r1
 8002282:	609a      	str	r2, [r3, #8]
 8002284:	e00f      	b.n	80022a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002294:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80022a4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 0202 	bic.w	r2, r2, #2
 80022b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6899      	ldr	r1, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	7e1b      	ldrb	r3, [r3, #24]
 80022c0:	005a      	lsls	r2, r3, #1
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	430a      	orrs	r2, r1
 80022c8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d01b      	beq.n	800230c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	685a      	ldr	r2, [r3, #4]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022e2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	685a      	ldr	r2, [r3, #4]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80022f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	6859      	ldr	r1, [r3, #4]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fe:	3b01      	subs	r3, #1
 8002300:	035a      	lsls	r2, r3, #13
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	605a      	str	r2, [r3, #4]
 800230a:	e007      	b.n	800231c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	685a      	ldr	r2, [r3, #4]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800231a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800232a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	3b01      	subs	r3, #1
 8002338:	051a      	lsls	r2, r3, #20
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	430a      	orrs	r2, r1
 8002340:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002350:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6899      	ldr	r1, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800235e:	025a      	lsls	r2, r3, #9
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	430a      	orrs	r2, r1
 8002366:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002376:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	6899      	ldr	r1, [r3, #8]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	695b      	ldr	r3, [r3, #20]
 8002382:	029a      	lsls	r2, r3, #10
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	430a      	orrs	r2, r1
 800238a:	609a      	str	r2, [r3, #8]
}
 800238c:	bf00      	nop
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	40012300 	.word	0x40012300
 800239c:	0f000001 	.word	0x0f000001

080023a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f003 0307 	and.w	r3, r3, #7
 80023ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023b0:	4b0c      	ldr	r3, [pc, #48]	; (80023e4 <__NVIC_SetPriorityGrouping+0x44>)
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023b6:	68ba      	ldr	r2, [r7, #8]
 80023b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023bc:	4013      	ands	r3, r2
 80023be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023d2:	4a04      	ldr	r2, [pc, #16]	; (80023e4 <__NVIC_SetPriorityGrouping+0x44>)
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	60d3      	str	r3, [r2, #12]
}
 80023d8:	bf00      	nop
 80023da:	3714      	adds	r7, #20
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	e000ed00 	.word	0xe000ed00

080023e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023ec:	4b04      	ldr	r3, [pc, #16]	; (8002400 <__NVIC_GetPriorityGrouping+0x18>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	0a1b      	lsrs	r3, r3, #8
 80023f2:	f003 0307 	and.w	r3, r3, #7
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr
 8002400:	e000ed00 	.word	0xe000ed00

08002404 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	6039      	str	r1, [r7, #0]
 800240e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002414:	2b00      	cmp	r3, #0
 8002416:	db0a      	blt.n	800242e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	b2da      	uxtb	r2, r3
 800241c:	490c      	ldr	r1, [pc, #48]	; (8002450 <__NVIC_SetPriority+0x4c>)
 800241e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002422:	0112      	lsls	r2, r2, #4
 8002424:	b2d2      	uxtb	r2, r2
 8002426:	440b      	add	r3, r1
 8002428:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800242c:	e00a      	b.n	8002444 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	b2da      	uxtb	r2, r3
 8002432:	4908      	ldr	r1, [pc, #32]	; (8002454 <__NVIC_SetPriority+0x50>)
 8002434:	79fb      	ldrb	r3, [r7, #7]
 8002436:	f003 030f 	and.w	r3, r3, #15
 800243a:	3b04      	subs	r3, #4
 800243c:	0112      	lsls	r2, r2, #4
 800243e:	b2d2      	uxtb	r2, r2
 8002440:	440b      	add	r3, r1
 8002442:	761a      	strb	r2, [r3, #24]
}
 8002444:	bf00      	nop
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr
 8002450:	e000e100 	.word	0xe000e100
 8002454:	e000ed00 	.word	0xe000ed00

08002458 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002458:	b480      	push	{r7}
 800245a:	b089      	sub	sp, #36	; 0x24
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f003 0307 	and.w	r3, r3, #7
 800246a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	f1c3 0307 	rsb	r3, r3, #7
 8002472:	2b04      	cmp	r3, #4
 8002474:	bf28      	it	cs
 8002476:	2304      	movcs	r3, #4
 8002478:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	3304      	adds	r3, #4
 800247e:	2b06      	cmp	r3, #6
 8002480:	d902      	bls.n	8002488 <NVIC_EncodePriority+0x30>
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	3b03      	subs	r3, #3
 8002486:	e000      	b.n	800248a <NVIC_EncodePriority+0x32>
 8002488:	2300      	movs	r3, #0
 800248a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800248c:	f04f 32ff 	mov.w	r2, #4294967295
 8002490:	69bb      	ldr	r3, [r7, #24]
 8002492:	fa02 f303 	lsl.w	r3, r2, r3
 8002496:	43da      	mvns	r2, r3
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	401a      	ands	r2, r3
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024a0:	f04f 31ff 	mov.w	r1, #4294967295
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	fa01 f303 	lsl.w	r3, r1, r3
 80024aa:	43d9      	mvns	r1, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024b0:	4313      	orrs	r3, r2
         );
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3724      	adds	r7, #36	; 0x24
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
	...

080024c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024d0:	d301      	bcc.n	80024d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024d2:	2301      	movs	r3, #1
 80024d4:	e00f      	b.n	80024f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024d6:	4a0a      	ldr	r2, [pc, #40]	; (8002500 <SysTick_Config+0x40>)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	3b01      	subs	r3, #1
 80024dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024de:	210f      	movs	r1, #15
 80024e0:	f04f 30ff 	mov.w	r0, #4294967295
 80024e4:	f7ff ff8e 	bl	8002404 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024e8:	4b05      	ldr	r3, [pc, #20]	; (8002500 <SysTick_Config+0x40>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ee:	4b04      	ldr	r3, [pc, #16]	; (8002500 <SysTick_Config+0x40>)
 80024f0:	2207      	movs	r2, #7
 80024f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	e000e010 	.word	0xe000e010

08002504 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f7ff ff47 	bl	80023a0 <__NVIC_SetPriorityGrouping>
}
 8002512:	bf00      	nop
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800251a:	b580      	push	{r7, lr}
 800251c:	b086      	sub	sp, #24
 800251e:	af00      	add	r7, sp, #0
 8002520:	4603      	mov	r3, r0
 8002522:	60b9      	str	r1, [r7, #8]
 8002524:	607a      	str	r2, [r7, #4]
 8002526:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002528:	2300      	movs	r3, #0
 800252a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800252c:	f7ff ff5c 	bl	80023e8 <__NVIC_GetPriorityGrouping>
 8002530:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	68b9      	ldr	r1, [r7, #8]
 8002536:	6978      	ldr	r0, [r7, #20]
 8002538:	f7ff ff8e 	bl	8002458 <NVIC_EncodePriority>
 800253c:	4602      	mov	r2, r0
 800253e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002542:	4611      	mov	r1, r2
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff ff5d 	bl	8002404 <__NVIC_SetPriority>
}
 800254a:	bf00      	nop
 800254c:	3718      	adds	r7, #24
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b082      	sub	sp, #8
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f7ff ffb0 	bl	80024c0 <SysTick_Config>
 8002560:	4603      	mov	r3, r0
}
 8002562:	4618      	mov	r0, r3
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
	...

0800256c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800256c:	b480      	push	{r7}
 800256e:	b089      	sub	sp, #36	; 0x24
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002576:	2300      	movs	r3, #0
 8002578:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800257a:	2300      	movs	r3, #0
 800257c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800257e:	2300      	movs	r3, #0
 8002580:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002582:	2300      	movs	r3, #0
 8002584:	61fb      	str	r3, [r7, #28]
 8002586:	e16b      	b.n	8002860 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002588:	2201      	movs	r2, #1
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	697a      	ldr	r2, [r7, #20]
 8002598:	4013      	ands	r3, r2
 800259a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800259c:	693a      	ldr	r2, [r7, #16]
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	f040 815a 	bne.w	800285a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f003 0303 	and.w	r3, r3, #3
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d005      	beq.n	80025be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d130      	bne.n	8002620 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	2203      	movs	r2, #3
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	43db      	mvns	r3, r3
 80025d0:	69ba      	ldr	r2, [r7, #24]
 80025d2:	4013      	ands	r3, r2
 80025d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	68da      	ldr	r2, [r3, #12]
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	fa02 f303 	lsl.w	r3, r2, r3
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	69ba      	ldr	r2, [r7, #24]
 80025ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025f4:	2201      	movs	r2, #1
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	43db      	mvns	r3, r3
 80025fe:	69ba      	ldr	r2, [r7, #24]
 8002600:	4013      	ands	r3, r2
 8002602:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	091b      	lsrs	r3, r3, #4
 800260a:	f003 0201 	and.w	r2, r3, #1
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	69ba      	ldr	r2, [r7, #24]
 8002616:	4313      	orrs	r3, r2
 8002618:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	69ba      	ldr	r2, [r7, #24]
 800261e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f003 0303 	and.w	r3, r3, #3
 8002628:	2b03      	cmp	r3, #3
 800262a:	d017      	beq.n	800265c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	2203      	movs	r2, #3
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	43db      	mvns	r3, r3
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	4013      	ands	r3, r2
 8002642:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	689a      	ldr	r2, [r3, #8]
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	005b      	lsls	r3, r3, #1
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	69ba      	ldr	r2, [r7, #24]
 8002652:	4313      	orrs	r3, r2
 8002654:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	69ba      	ldr	r2, [r7, #24]
 800265a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f003 0303 	and.w	r3, r3, #3
 8002664:	2b02      	cmp	r3, #2
 8002666:	d123      	bne.n	80026b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	08da      	lsrs	r2, r3, #3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	3208      	adds	r2, #8
 8002670:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002674:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	f003 0307 	and.w	r3, r3, #7
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	220f      	movs	r2, #15
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	43db      	mvns	r3, r3
 8002686:	69ba      	ldr	r2, [r7, #24]
 8002688:	4013      	ands	r3, r2
 800268a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	691a      	ldr	r2, [r3, #16]
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	f003 0307 	and.w	r3, r3, #7
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	69ba      	ldr	r2, [r7, #24]
 800269e:	4313      	orrs	r3, r2
 80026a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	08da      	lsrs	r2, r3, #3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	3208      	adds	r2, #8
 80026aa:	69b9      	ldr	r1, [r7, #24]
 80026ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	2203      	movs	r2, #3
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	43db      	mvns	r3, r3
 80026c2:	69ba      	ldr	r2, [r7, #24]
 80026c4:	4013      	ands	r3, r2
 80026c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f003 0203 	and.w	r2, r3, #3
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	69ba      	ldr	r2, [r7, #24]
 80026da:	4313      	orrs	r3, r2
 80026dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	f000 80b4 	beq.w	800285a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	60fb      	str	r3, [r7, #12]
 80026f6:	4b60      	ldr	r3, [pc, #384]	; (8002878 <HAL_GPIO_Init+0x30c>)
 80026f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fa:	4a5f      	ldr	r2, [pc, #380]	; (8002878 <HAL_GPIO_Init+0x30c>)
 80026fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002700:	6453      	str	r3, [r2, #68]	; 0x44
 8002702:	4b5d      	ldr	r3, [pc, #372]	; (8002878 <HAL_GPIO_Init+0x30c>)
 8002704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002706:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800270a:	60fb      	str	r3, [r7, #12]
 800270c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800270e:	4a5b      	ldr	r2, [pc, #364]	; (800287c <HAL_GPIO_Init+0x310>)
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	089b      	lsrs	r3, r3, #2
 8002714:	3302      	adds	r3, #2
 8002716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800271a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	f003 0303 	and.w	r3, r3, #3
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	220f      	movs	r2, #15
 8002726:	fa02 f303 	lsl.w	r3, r2, r3
 800272a:	43db      	mvns	r3, r3
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	4013      	ands	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a52      	ldr	r2, [pc, #328]	; (8002880 <HAL_GPIO_Init+0x314>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d02b      	beq.n	8002792 <HAL_GPIO_Init+0x226>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a51      	ldr	r2, [pc, #324]	; (8002884 <HAL_GPIO_Init+0x318>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d025      	beq.n	800278e <HAL_GPIO_Init+0x222>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a50      	ldr	r2, [pc, #320]	; (8002888 <HAL_GPIO_Init+0x31c>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d01f      	beq.n	800278a <HAL_GPIO_Init+0x21e>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a4f      	ldr	r2, [pc, #316]	; (800288c <HAL_GPIO_Init+0x320>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d019      	beq.n	8002786 <HAL_GPIO_Init+0x21a>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a4e      	ldr	r2, [pc, #312]	; (8002890 <HAL_GPIO_Init+0x324>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d013      	beq.n	8002782 <HAL_GPIO_Init+0x216>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a4d      	ldr	r2, [pc, #308]	; (8002894 <HAL_GPIO_Init+0x328>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d00d      	beq.n	800277e <HAL_GPIO_Init+0x212>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a4c      	ldr	r2, [pc, #304]	; (8002898 <HAL_GPIO_Init+0x32c>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d007      	beq.n	800277a <HAL_GPIO_Init+0x20e>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a4b      	ldr	r2, [pc, #300]	; (800289c <HAL_GPIO_Init+0x330>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d101      	bne.n	8002776 <HAL_GPIO_Init+0x20a>
 8002772:	2307      	movs	r3, #7
 8002774:	e00e      	b.n	8002794 <HAL_GPIO_Init+0x228>
 8002776:	2308      	movs	r3, #8
 8002778:	e00c      	b.n	8002794 <HAL_GPIO_Init+0x228>
 800277a:	2306      	movs	r3, #6
 800277c:	e00a      	b.n	8002794 <HAL_GPIO_Init+0x228>
 800277e:	2305      	movs	r3, #5
 8002780:	e008      	b.n	8002794 <HAL_GPIO_Init+0x228>
 8002782:	2304      	movs	r3, #4
 8002784:	e006      	b.n	8002794 <HAL_GPIO_Init+0x228>
 8002786:	2303      	movs	r3, #3
 8002788:	e004      	b.n	8002794 <HAL_GPIO_Init+0x228>
 800278a:	2302      	movs	r3, #2
 800278c:	e002      	b.n	8002794 <HAL_GPIO_Init+0x228>
 800278e:	2301      	movs	r3, #1
 8002790:	e000      	b.n	8002794 <HAL_GPIO_Init+0x228>
 8002792:	2300      	movs	r3, #0
 8002794:	69fa      	ldr	r2, [r7, #28]
 8002796:	f002 0203 	and.w	r2, r2, #3
 800279a:	0092      	lsls	r2, r2, #2
 800279c:	4093      	lsls	r3, r2
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027a4:	4935      	ldr	r1, [pc, #212]	; (800287c <HAL_GPIO_Init+0x310>)
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	089b      	lsrs	r3, r3, #2
 80027aa:	3302      	adds	r3, #2
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027b2:	4b3b      	ldr	r3, [pc, #236]	; (80028a0 <HAL_GPIO_Init+0x334>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	43db      	mvns	r3, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4013      	ands	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	4313      	orrs	r3, r2
 80027d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027d6:	4a32      	ldr	r2, [pc, #200]	; (80028a0 <HAL_GPIO_Init+0x334>)
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027dc:	4b30      	ldr	r3, [pc, #192]	; (80028a0 <HAL_GPIO_Init+0x334>)
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	43db      	mvns	r3, r3
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	4013      	ands	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d003      	beq.n	8002800 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002800:	4a27      	ldr	r2, [pc, #156]	; (80028a0 <HAL_GPIO_Init+0x334>)
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002806:	4b26      	ldr	r3, [pc, #152]	; (80028a0 <HAL_GPIO_Init+0x334>)
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	43db      	mvns	r3, r3
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	4013      	ands	r3, r2
 8002814:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d003      	beq.n	800282a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	4313      	orrs	r3, r2
 8002828:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800282a:	4a1d      	ldr	r2, [pc, #116]	; (80028a0 <HAL_GPIO_Init+0x334>)
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002830:	4b1b      	ldr	r3, [pc, #108]	; (80028a0 <HAL_GPIO_Init+0x334>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	43db      	mvns	r3, r3
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	4013      	ands	r3, r2
 800283e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002848:	2b00      	cmp	r3, #0
 800284a:	d003      	beq.n	8002854 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	4313      	orrs	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002854:	4a12      	ldr	r2, [pc, #72]	; (80028a0 <HAL_GPIO_Init+0x334>)
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	3301      	adds	r3, #1
 800285e:	61fb      	str	r3, [r7, #28]
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	2b0f      	cmp	r3, #15
 8002864:	f67f ae90 	bls.w	8002588 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002868:	bf00      	nop
 800286a:	bf00      	nop
 800286c:	3724      	adds	r7, #36	; 0x24
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	40023800 	.word	0x40023800
 800287c:	40013800 	.word	0x40013800
 8002880:	40020000 	.word	0x40020000
 8002884:	40020400 	.word	0x40020400
 8002888:	40020800 	.word	0x40020800
 800288c:	40020c00 	.word	0x40020c00
 8002890:	40021000 	.word	0x40021000
 8002894:	40021400 	.word	0x40021400
 8002898:	40021800 	.word	0x40021800
 800289c:	40021c00 	.word	0x40021c00
 80028a0:	40013c00 	.word	0x40013c00

080028a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	460b      	mov	r3, r1
 80028ae:	807b      	strh	r3, [r7, #2]
 80028b0:	4613      	mov	r3, r2
 80028b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028b4:	787b      	ldrb	r3, [r7, #1]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d003      	beq.n	80028c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028ba:	887a      	ldrh	r2, [r7, #2]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028c0:	e003      	b.n	80028ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028c2:	887b      	ldrh	r3, [r7, #2]
 80028c4:	041a      	lsls	r2, r3, #16
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	619a      	str	r2, [r3, #24]
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
	...

080028d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d101      	bne.n	80028ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e267      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0301 	and.w	r3, r3, #1
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d075      	beq.n	80029e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80028f6:	4b88      	ldr	r3, [pc, #544]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 030c 	and.w	r3, r3, #12
 80028fe:	2b04      	cmp	r3, #4
 8002900:	d00c      	beq.n	800291c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002902:	4b85      	ldr	r3, [pc, #532]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800290a:	2b08      	cmp	r3, #8
 800290c:	d112      	bne.n	8002934 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800290e:	4b82      	ldr	r3, [pc, #520]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002916:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800291a:	d10b      	bne.n	8002934 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800291c:	4b7e      	ldr	r3, [pc, #504]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d05b      	beq.n	80029e0 <HAL_RCC_OscConfig+0x108>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d157      	bne.n	80029e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e242      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800293c:	d106      	bne.n	800294c <HAL_RCC_OscConfig+0x74>
 800293e:	4b76      	ldr	r3, [pc, #472]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a75      	ldr	r2, [pc, #468]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002948:	6013      	str	r3, [r2, #0]
 800294a:	e01d      	b.n	8002988 <HAL_RCC_OscConfig+0xb0>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002954:	d10c      	bne.n	8002970 <HAL_RCC_OscConfig+0x98>
 8002956:	4b70      	ldr	r3, [pc, #448]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a6f      	ldr	r2, [pc, #444]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 800295c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002960:	6013      	str	r3, [r2, #0]
 8002962:	4b6d      	ldr	r3, [pc, #436]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a6c      	ldr	r2, [pc, #432]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002968:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800296c:	6013      	str	r3, [r2, #0]
 800296e:	e00b      	b.n	8002988 <HAL_RCC_OscConfig+0xb0>
 8002970:	4b69      	ldr	r3, [pc, #420]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a68      	ldr	r2, [pc, #416]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002976:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800297a:	6013      	str	r3, [r2, #0]
 800297c:	4b66      	ldr	r3, [pc, #408]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a65      	ldr	r2, [pc, #404]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002982:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002986:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d013      	beq.n	80029b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002990:	f7ff f92e 	bl	8001bf0 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002998:	f7ff f92a 	bl	8001bf0 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b64      	cmp	r3, #100	; 0x64
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e207      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029aa:	4b5b      	ldr	r3, [pc, #364]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0f0      	beq.n	8002998 <HAL_RCC_OscConfig+0xc0>
 80029b6:	e014      	b.n	80029e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b8:	f7ff f91a 	bl	8001bf0 <HAL_GetTick>
 80029bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029be:	e008      	b.n	80029d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029c0:	f7ff f916 	bl	8001bf0 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b64      	cmp	r3, #100	; 0x64
 80029cc:	d901      	bls.n	80029d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e1f3      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029d2:	4b51      	ldr	r3, [pc, #324]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d1f0      	bne.n	80029c0 <HAL_RCC_OscConfig+0xe8>
 80029de:	e000      	b.n	80029e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d063      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80029ee:	4b4a      	ldr	r3, [pc, #296]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f003 030c 	and.w	r3, r3, #12
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d00b      	beq.n	8002a12 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029fa:	4b47      	ldr	r3, [pc, #284]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a02:	2b08      	cmp	r3, #8
 8002a04:	d11c      	bne.n	8002a40 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a06:	4b44      	ldr	r3, [pc, #272]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d116      	bne.n	8002a40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a12:	4b41      	ldr	r3, [pc, #260]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d005      	beq.n	8002a2a <HAL_RCC_OscConfig+0x152>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d001      	beq.n	8002a2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e1c7      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a2a:	4b3b      	ldr	r3, [pc, #236]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	4937      	ldr	r1, [pc, #220]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a3e:	e03a      	b.n	8002ab6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d020      	beq.n	8002a8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a48:	4b34      	ldr	r3, [pc, #208]	; (8002b1c <HAL_RCC_OscConfig+0x244>)
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4e:	f7ff f8cf 	bl	8001bf0 <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a54:	e008      	b.n	8002a68 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a56:	f7ff f8cb 	bl	8001bf0 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e1a8      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a68:	4b2b      	ldr	r3, [pc, #172]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0302 	and.w	r3, r3, #2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d0f0      	beq.n	8002a56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a74:	4b28      	ldr	r3, [pc, #160]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	691b      	ldr	r3, [r3, #16]
 8002a80:	00db      	lsls	r3, r3, #3
 8002a82:	4925      	ldr	r1, [pc, #148]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002a84:	4313      	orrs	r3, r2
 8002a86:	600b      	str	r3, [r1, #0]
 8002a88:	e015      	b.n	8002ab6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a8a:	4b24      	ldr	r3, [pc, #144]	; (8002b1c <HAL_RCC_OscConfig+0x244>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a90:	f7ff f8ae 	bl	8001bf0 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a98:	f7ff f8aa 	bl	8001bf0 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e187      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aaa:	4b1b      	ldr	r3, [pc, #108]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f0      	bne.n	8002a98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0308 	and.w	r3, r3, #8
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d036      	beq.n	8002b30 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d016      	beq.n	8002af8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002aca:	4b15      	ldr	r3, [pc, #84]	; (8002b20 <HAL_RCC_OscConfig+0x248>)
 8002acc:	2201      	movs	r2, #1
 8002ace:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ad0:	f7ff f88e 	bl	8001bf0 <HAL_GetTick>
 8002ad4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ad6:	e008      	b.n	8002aea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ad8:	f7ff f88a 	bl	8001bf0 <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e167      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aea:	4b0b      	ldr	r3, [pc, #44]	; (8002b18 <HAL_RCC_OscConfig+0x240>)
 8002aec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d0f0      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x200>
 8002af6:	e01b      	b.n	8002b30 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002af8:	4b09      	ldr	r3, [pc, #36]	; (8002b20 <HAL_RCC_OscConfig+0x248>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002afe:	f7ff f877 	bl	8001bf0 <HAL_GetTick>
 8002b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b04:	e00e      	b.n	8002b24 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b06:	f7ff f873 	bl	8001bf0 <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d907      	bls.n	8002b24 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e150      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	42470000 	.word	0x42470000
 8002b20:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b24:	4b88      	ldr	r3, [pc, #544]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002b26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d1ea      	bne.n	8002b06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f000 8097 	beq.w	8002c6c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b42:	4b81      	ldr	r3, [pc, #516]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d10f      	bne.n	8002b6e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b4e:	2300      	movs	r3, #0
 8002b50:	60bb      	str	r3, [r7, #8]
 8002b52:	4b7d      	ldr	r3, [pc, #500]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b56:	4a7c      	ldr	r2, [pc, #496]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002b58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b5e:	4b7a      	ldr	r3, [pc, #488]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b66:	60bb      	str	r3, [r7, #8]
 8002b68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b6e:	4b77      	ldr	r3, [pc, #476]	; (8002d4c <HAL_RCC_OscConfig+0x474>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d118      	bne.n	8002bac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b7a:	4b74      	ldr	r3, [pc, #464]	; (8002d4c <HAL_RCC_OscConfig+0x474>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a73      	ldr	r2, [pc, #460]	; (8002d4c <HAL_RCC_OscConfig+0x474>)
 8002b80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b86:	f7ff f833 	bl	8001bf0 <HAL_GetTick>
 8002b8a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b8c:	e008      	b.n	8002ba0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b8e:	f7ff f82f 	bl	8001bf0 <HAL_GetTick>
 8002b92:	4602      	mov	r2, r0
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	2b02      	cmp	r3, #2
 8002b9a:	d901      	bls.n	8002ba0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	e10c      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba0:	4b6a      	ldr	r3, [pc, #424]	; (8002d4c <HAL_RCC_OscConfig+0x474>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d0f0      	beq.n	8002b8e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d106      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x2ea>
 8002bb4:	4b64      	ldr	r3, [pc, #400]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bb8:	4a63      	ldr	r2, [pc, #396]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002bba:	f043 0301 	orr.w	r3, r3, #1
 8002bbe:	6713      	str	r3, [r2, #112]	; 0x70
 8002bc0:	e01c      	b.n	8002bfc <HAL_RCC_OscConfig+0x324>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	2b05      	cmp	r3, #5
 8002bc8:	d10c      	bne.n	8002be4 <HAL_RCC_OscConfig+0x30c>
 8002bca:	4b5f      	ldr	r3, [pc, #380]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bce:	4a5e      	ldr	r2, [pc, #376]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002bd0:	f043 0304 	orr.w	r3, r3, #4
 8002bd4:	6713      	str	r3, [r2, #112]	; 0x70
 8002bd6:	4b5c      	ldr	r3, [pc, #368]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bda:	4a5b      	ldr	r2, [pc, #364]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	6713      	str	r3, [r2, #112]	; 0x70
 8002be2:	e00b      	b.n	8002bfc <HAL_RCC_OscConfig+0x324>
 8002be4:	4b58      	ldr	r3, [pc, #352]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002be6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002be8:	4a57      	ldr	r2, [pc, #348]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002bea:	f023 0301 	bic.w	r3, r3, #1
 8002bee:	6713      	str	r3, [r2, #112]	; 0x70
 8002bf0:	4b55      	ldr	r3, [pc, #340]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002bf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bf4:	4a54      	ldr	r2, [pc, #336]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002bf6:	f023 0304 	bic.w	r3, r3, #4
 8002bfa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d015      	beq.n	8002c30 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c04:	f7fe fff4 	bl	8001bf0 <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c0a:	e00a      	b.n	8002c22 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c0c:	f7fe fff0 	bl	8001bf0 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e0cb      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c22:	4b49      	ldr	r3, [pc, #292]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d0ee      	beq.n	8002c0c <HAL_RCC_OscConfig+0x334>
 8002c2e:	e014      	b.n	8002c5a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c30:	f7fe ffde 	bl	8001bf0 <HAL_GetTick>
 8002c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c36:	e00a      	b.n	8002c4e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c38:	f7fe ffda 	bl	8001bf0 <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e0b5      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c4e:	4b3e      	ldr	r3, [pc, #248]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1ee      	bne.n	8002c38 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c5a:	7dfb      	ldrb	r3, [r7, #23]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d105      	bne.n	8002c6c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c60:	4b39      	ldr	r3, [pc, #228]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c64:	4a38      	ldr	r2, [pc, #224]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002c66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c6a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 80a1 	beq.w	8002db8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c76:	4b34      	ldr	r3, [pc, #208]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f003 030c 	and.w	r3, r3, #12
 8002c7e:	2b08      	cmp	r3, #8
 8002c80:	d05c      	beq.n	8002d3c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d141      	bne.n	8002d0e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c8a:	4b31      	ldr	r3, [pc, #196]	; (8002d50 <HAL_RCC_OscConfig+0x478>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c90:	f7fe ffae 	bl	8001bf0 <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c96:	e008      	b.n	8002caa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c98:	f7fe ffaa 	bl	8001bf0 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e087      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002caa:	4b27      	ldr	r3, [pc, #156]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1f0      	bne.n	8002c98 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	69da      	ldr	r2, [r3, #28]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	431a      	orrs	r2, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc4:	019b      	lsls	r3, r3, #6
 8002cc6:	431a      	orrs	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ccc:	085b      	lsrs	r3, r3, #1
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	041b      	lsls	r3, r3, #16
 8002cd2:	431a      	orrs	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd8:	061b      	lsls	r3, r3, #24
 8002cda:	491b      	ldr	r1, [pc, #108]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ce0:	4b1b      	ldr	r3, [pc, #108]	; (8002d50 <HAL_RCC_OscConfig+0x478>)
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ce6:	f7fe ff83 	bl	8001bf0 <HAL_GetTick>
 8002cea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cec:	e008      	b.n	8002d00 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cee:	f7fe ff7f 	bl	8001bf0 <HAL_GetTick>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d901      	bls.n	8002d00 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e05c      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d00:	4b11      	ldr	r3, [pc, #68]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d0f0      	beq.n	8002cee <HAL_RCC_OscConfig+0x416>
 8002d0c:	e054      	b.n	8002db8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d0e:	4b10      	ldr	r3, [pc, #64]	; (8002d50 <HAL_RCC_OscConfig+0x478>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d14:	f7fe ff6c 	bl	8001bf0 <HAL_GetTick>
 8002d18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d1a:	e008      	b.n	8002d2e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d1c:	f7fe ff68 	bl	8001bf0 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e045      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d2e:	4b06      	ldr	r3, [pc, #24]	; (8002d48 <HAL_RCC_OscConfig+0x470>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d1f0      	bne.n	8002d1c <HAL_RCC_OscConfig+0x444>
 8002d3a:	e03d      	b.n	8002db8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d107      	bne.n	8002d54 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e038      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
 8002d48:	40023800 	.word	0x40023800
 8002d4c:	40007000 	.word	0x40007000
 8002d50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d54:	4b1b      	ldr	r3, [pc, #108]	; (8002dc4 <HAL_RCC_OscConfig+0x4ec>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d028      	beq.n	8002db4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d121      	bne.n	8002db4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d11a      	bne.n	8002db4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d7e:	68fa      	ldr	r2, [r7, #12]
 8002d80:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d84:	4013      	ands	r3, r2
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d111      	bne.n	8002db4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9a:	085b      	lsrs	r3, r3, #1
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d107      	bne.n	8002db4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d001      	beq.n	8002db8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e000      	b.n	8002dba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3718      	adds	r7, #24
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	40023800 	.word	0x40023800

08002dc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d101      	bne.n	8002ddc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e0cc      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ddc:	4b68      	ldr	r3, [pc, #416]	; (8002f80 <HAL_RCC_ClockConfig+0x1b8>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0307 	and.w	r3, r3, #7
 8002de4:	683a      	ldr	r2, [r7, #0]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d90c      	bls.n	8002e04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dea:	4b65      	ldr	r3, [pc, #404]	; (8002f80 <HAL_RCC_ClockConfig+0x1b8>)
 8002dec:	683a      	ldr	r2, [r7, #0]
 8002dee:	b2d2      	uxtb	r2, r2
 8002df0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002df2:	4b63      	ldr	r3, [pc, #396]	; (8002f80 <HAL_RCC_ClockConfig+0x1b8>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0307 	and.w	r3, r3, #7
 8002dfa:	683a      	ldr	r2, [r7, #0]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d001      	beq.n	8002e04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e0b8      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0302 	and.w	r3, r3, #2
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d020      	beq.n	8002e52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0304 	and.w	r3, r3, #4
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d005      	beq.n	8002e28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e1c:	4b59      	ldr	r3, [pc, #356]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	4a58      	ldr	r2, [pc, #352]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002e26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0308 	and.w	r3, r3, #8
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d005      	beq.n	8002e40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e34:	4b53      	ldr	r3, [pc, #332]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	4a52      	ldr	r2, [pc, #328]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002e3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e40:	4b50      	ldr	r3, [pc, #320]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	494d      	ldr	r1, [pc, #308]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d044      	beq.n	8002ee8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d107      	bne.n	8002e76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e66:	4b47      	ldr	r3, [pc, #284]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d119      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e07f      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d003      	beq.n	8002e86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e82:	2b03      	cmp	r3, #3
 8002e84:	d107      	bne.n	8002e96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e86:	4b3f      	ldr	r3, [pc, #252]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d109      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e06f      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e96:	4b3b      	ldr	r3, [pc, #236]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0302 	and.w	r3, r3, #2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d101      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e067      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ea6:	4b37      	ldr	r3, [pc, #220]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f023 0203 	bic.w	r2, r3, #3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	4934      	ldr	r1, [pc, #208]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002eb8:	f7fe fe9a 	bl	8001bf0 <HAL_GetTick>
 8002ebc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ebe:	e00a      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ec0:	f7fe fe96 	bl	8001bf0 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d901      	bls.n	8002ed6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e04f      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ed6:	4b2b      	ldr	r3, [pc, #172]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f003 020c 	and.w	r2, r3, #12
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d1eb      	bne.n	8002ec0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ee8:	4b25      	ldr	r3, [pc, #148]	; (8002f80 <HAL_RCC_ClockConfig+0x1b8>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d20c      	bcs.n	8002f10 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ef6:	4b22      	ldr	r3, [pc, #136]	; (8002f80 <HAL_RCC_ClockConfig+0x1b8>)
 8002ef8:	683a      	ldr	r2, [r7, #0]
 8002efa:	b2d2      	uxtb	r2, r2
 8002efc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002efe:	4b20      	ldr	r3, [pc, #128]	; (8002f80 <HAL_RCC_ClockConfig+0x1b8>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d001      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e032      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0304 	and.w	r3, r3, #4
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d008      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f1c:	4b19      	ldr	r3, [pc, #100]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	4916      	ldr	r1, [pc, #88]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0308 	and.w	r3, r3, #8
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d009      	beq.n	8002f4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f3a:	4b12      	ldr	r3, [pc, #72]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	00db      	lsls	r3, r3, #3
 8002f48:	490e      	ldr	r1, [pc, #56]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f4e:	f000 f821 	bl	8002f94 <HAL_RCC_GetSysClockFreq>
 8002f52:	4602      	mov	r2, r0
 8002f54:	4b0b      	ldr	r3, [pc, #44]	; (8002f84 <HAL_RCC_ClockConfig+0x1bc>)
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	091b      	lsrs	r3, r3, #4
 8002f5a:	f003 030f 	and.w	r3, r3, #15
 8002f5e:	490a      	ldr	r1, [pc, #40]	; (8002f88 <HAL_RCC_ClockConfig+0x1c0>)
 8002f60:	5ccb      	ldrb	r3, [r1, r3]
 8002f62:	fa22 f303 	lsr.w	r3, r2, r3
 8002f66:	4a09      	ldr	r2, [pc, #36]	; (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002f68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002f6a:	4b09      	ldr	r3, [pc, #36]	; (8002f90 <HAL_RCC_ClockConfig+0x1c8>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7fe fdfa 	bl	8001b68 <HAL_InitTick>

  return HAL_OK;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	40023c00 	.word	0x40023c00
 8002f84:	40023800 	.word	0x40023800
 8002f88:	08007284 	.word	0x08007284
 8002f8c:	20000000 	.word	0x20000000
 8002f90:	20000004 	.word	0x20000004

08002f94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f98:	b094      	sub	sp, #80	; 0x50
 8002f9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	647b      	str	r3, [r7, #68]	; 0x44
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fac:	4b79      	ldr	r3, [pc, #484]	; (8003194 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f003 030c 	and.w	r3, r3, #12
 8002fb4:	2b08      	cmp	r3, #8
 8002fb6:	d00d      	beq.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x40>
 8002fb8:	2b08      	cmp	r3, #8
 8002fba:	f200 80e1 	bhi.w	8003180 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d002      	beq.n	8002fc8 <HAL_RCC_GetSysClockFreq+0x34>
 8002fc2:	2b04      	cmp	r3, #4
 8002fc4:	d003      	beq.n	8002fce <HAL_RCC_GetSysClockFreq+0x3a>
 8002fc6:	e0db      	b.n	8003180 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002fc8:	4b73      	ldr	r3, [pc, #460]	; (8003198 <HAL_RCC_GetSysClockFreq+0x204>)
 8002fca:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002fcc:	e0db      	b.n	8003186 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002fce:	4b73      	ldr	r3, [pc, #460]	; (800319c <HAL_RCC_GetSysClockFreq+0x208>)
 8002fd0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002fd2:	e0d8      	b.n	8003186 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fd4:	4b6f      	ldr	r3, [pc, #444]	; (8003194 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002fdc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fde:	4b6d      	ldr	r3, [pc, #436]	; (8003194 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d063      	beq.n	80030b2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fea:	4b6a      	ldr	r3, [pc, #424]	; (8003194 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	099b      	lsrs	r3, r3, #6
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ff4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ff8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ffc:	633b      	str	r3, [r7, #48]	; 0x30
 8002ffe:	2300      	movs	r3, #0
 8003000:	637b      	str	r3, [r7, #52]	; 0x34
 8003002:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003006:	4622      	mov	r2, r4
 8003008:	462b      	mov	r3, r5
 800300a:	f04f 0000 	mov.w	r0, #0
 800300e:	f04f 0100 	mov.w	r1, #0
 8003012:	0159      	lsls	r1, r3, #5
 8003014:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003018:	0150      	lsls	r0, r2, #5
 800301a:	4602      	mov	r2, r0
 800301c:	460b      	mov	r3, r1
 800301e:	4621      	mov	r1, r4
 8003020:	1a51      	subs	r1, r2, r1
 8003022:	6139      	str	r1, [r7, #16]
 8003024:	4629      	mov	r1, r5
 8003026:	eb63 0301 	sbc.w	r3, r3, r1
 800302a:	617b      	str	r3, [r7, #20]
 800302c:	f04f 0200 	mov.w	r2, #0
 8003030:	f04f 0300 	mov.w	r3, #0
 8003034:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003038:	4659      	mov	r1, fp
 800303a:	018b      	lsls	r3, r1, #6
 800303c:	4651      	mov	r1, sl
 800303e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003042:	4651      	mov	r1, sl
 8003044:	018a      	lsls	r2, r1, #6
 8003046:	4651      	mov	r1, sl
 8003048:	ebb2 0801 	subs.w	r8, r2, r1
 800304c:	4659      	mov	r1, fp
 800304e:	eb63 0901 	sbc.w	r9, r3, r1
 8003052:	f04f 0200 	mov.w	r2, #0
 8003056:	f04f 0300 	mov.w	r3, #0
 800305a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800305e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003062:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003066:	4690      	mov	r8, r2
 8003068:	4699      	mov	r9, r3
 800306a:	4623      	mov	r3, r4
 800306c:	eb18 0303 	adds.w	r3, r8, r3
 8003070:	60bb      	str	r3, [r7, #8]
 8003072:	462b      	mov	r3, r5
 8003074:	eb49 0303 	adc.w	r3, r9, r3
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	f04f 0200 	mov.w	r2, #0
 800307e:	f04f 0300 	mov.w	r3, #0
 8003082:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003086:	4629      	mov	r1, r5
 8003088:	024b      	lsls	r3, r1, #9
 800308a:	4621      	mov	r1, r4
 800308c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003090:	4621      	mov	r1, r4
 8003092:	024a      	lsls	r2, r1, #9
 8003094:	4610      	mov	r0, r2
 8003096:	4619      	mov	r1, r3
 8003098:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800309a:	2200      	movs	r2, #0
 800309c:	62bb      	str	r3, [r7, #40]	; 0x28
 800309e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80030a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80030a4:	f7fd fd02 	bl	8000aac <__aeabi_uldivmod>
 80030a8:	4602      	mov	r2, r0
 80030aa:	460b      	mov	r3, r1
 80030ac:	4613      	mov	r3, r2
 80030ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030b0:	e058      	b.n	8003164 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030b2:	4b38      	ldr	r3, [pc, #224]	; (8003194 <HAL_RCC_GetSysClockFreq+0x200>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	099b      	lsrs	r3, r3, #6
 80030b8:	2200      	movs	r2, #0
 80030ba:	4618      	mov	r0, r3
 80030bc:	4611      	mov	r1, r2
 80030be:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80030c2:	623b      	str	r3, [r7, #32]
 80030c4:	2300      	movs	r3, #0
 80030c6:	627b      	str	r3, [r7, #36]	; 0x24
 80030c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80030cc:	4642      	mov	r2, r8
 80030ce:	464b      	mov	r3, r9
 80030d0:	f04f 0000 	mov.w	r0, #0
 80030d4:	f04f 0100 	mov.w	r1, #0
 80030d8:	0159      	lsls	r1, r3, #5
 80030da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030de:	0150      	lsls	r0, r2, #5
 80030e0:	4602      	mov	r2, r0
 80030e2:	460b      	mov	r3, r1
 80030e4:	4641      	mov	r1, r8
 80030e6:	ebb2 0a01 	subs.w	sl, r2, r1
 80030ea:	4649      	mov	r1, r9
 80030ec:	eb63 0b01 	sbc.w	fp, r3, r1
 80030f0:	f04f 0200 	mov.w	r2, #0
 80030f4:	f04f 0300 	mov.w	r3, #0
 80030f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80030fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003100:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003104:	ebb2 040a 	subs.w	r4, r2, sl
 8003108:	eb63 050b 	sbc.w	r5, r3, fp
 800310c:	f04f 0200 	mov.w	r2, #0
 8003110:	f04f 0300 	mov.w	r3, #0
 8003114:	00eb      	lsls	r3, r5, #3
 8003116:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800311a:	00e2      	lsls	r2, r4, #3
 800311c:	4614      	mov	r4, r2
 800311e:	461d      	mov	r5, r3
 8003120:	4643      	mov	r3, r8
 8003122:	18e3      	adds	r3, r4, r3
 8003124:	603b      	str	r3, [r7, #0]
 8003126:	464b      	mov	r3, r9
 8003128:	eb45 0303 	adc.w	r3, r5, r3
 800312c:	607b      	str	r3, [r7, #4]
 800312e:	f04f 0200 	mov.w	r2, #0
 8003132:	f04f 0300 	mov.w	r3, #0
 8003136:	e9d7 4500 	ldrd	r4, r5, [r7]
 800313a:	4629      	mov	r1, r5
 800313c:	028b      	lsls	r3, r1, #10
 800313e:	4621      	mov	r1, r4
 8003140:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003144:	4621      	mov	r1, r4
 8003146:	028a      	lsls	r2, r1, #10
 8003148:	4610      	mov	r0, r2
 800314a:	4619      	mov	r1, r3
 800314c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800314e:	2200      	movs	r2, #0
 8003150:	61bb      	str	r3, [r7, #24]
 8003152:	61fa      	str	r2, [r7, #28]
 8003154:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003158:	f7fd fca8 	bl	8000aac <__aeabi_uldivmod>
 800315c:	4602      	mov	r2, r0
 800315e:	460b      	mov	r3, r1
 8003160:	4613      	mov	r3, r2
 8003162:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003164:	4b0b      	ldr	r3, [pc, #44]	; (8003194 <HAL_RCC_GetSysClockFreq+0x200>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	0c1b      	lsrs	r3, r3, #16
 800316a:	f003 0303 	and.w	r3, r3, #3
 800316e:	3301      	adds	r3, #1
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003174:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003176:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003178:	fbb2 f3f3 	udiv	r3, r2, r3
 800317c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800317e:	e002      	b.n	8003186 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003180:	4b05      	ldr	r3, [pc, #20]	; (8003198 <HAL_RCC_GetSysClockFreq+0x204>)
 8003182:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003184:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003186:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003188:	4618      	mov	r0, r3
 800318a:	3750      	adds	r7, #80	; 0x50
 800318c:	46bd      	mov	sp, r7
 800318e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003192:	bf00      	nop
 8003194:	40023800 	.word	0x40023800
 8003198:	00f42400 	.word	0x00f42400
 800319c:	007a1200 	.word	0x007a1200

080031a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d101      	bne.n	80031b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e07b      	b.n	80032aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d108      	bne.n	80031cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031c2:	d009      	beq.n	80031d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	61da      	str	r2, [r3, #28]
 80031ca:	e005      	b.n	80031d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d106      	bne.n	80031f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f7fe fb2a 	bl	800184c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2202      	movs	r2, #2
 80031fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800320e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003220:	431a      	orrs	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800322a:	431a      	orrs	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	691b      	ldr	r3, [r3, #16]
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	431a      	orrs	r2, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	431a      	orrs	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003248:	431a      	orrs	r2, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	69db      	ldr	r3, [r3, #28]
 800324e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003252:	431a      	orrs	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a1b      	ldr	r3, [r3, #32]
 8003258:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800325c:	ea42 0103 	orr.w	r1, r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003264:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	430a      	orrs	r2, r1
 800326e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	699b      	ldr	r3, [r3, #24]
 8003274:	0c1b      	lsrs	r3, r3, #16
 8003276:	f003 0104 	and.w	r1, r3, #4
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327e:	f003 0210 	and.w	r2, r3, #16
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	430a      	orrs	r2, r1
 8003288:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	69da      	ldr	r2, [r3, #28]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003298:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2201      	movs	r2, #1
 80032a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3708      	adds	r7, #8
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80032b2:	b480      	push	{r7}
 80032b4:	b085      	sub	sp, #20
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	4603      	mov	r3, r0
 80032ba:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80032bc:	2300      	movs	r3, #0
 80032be:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80032c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032c4:	2b84      	cmp	r3, #132	; 0x84
 80032c6:	d005      	beq.n	80032d4 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80032c8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	4413      	add	r3, r2
 80032d0:	3303      	adds	r3, #3
 80032d2:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80032d4:	68fb      	ldr	r3, [r7, #12]
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3714      	adds	r7, #20
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80032e2:	b480      	push	{r7}
 80032e4:	b083      	sub	sp, #12
 80032e6:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80032e8:	f3ef 8305 	mrs	r3, IPSR
 80032ec:	607b      	str	r3, [r7, #4]
  return(result);
 80032ee:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	bf14      	ite	ne
 80032f4:	2301      	movne	r3, #1
 80032f6:	2300      	moveq	r3, #0
 80032f8:	b2db      	uxtb	r3, r3
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	370c      	adds	r7, #12
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr

08003306 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003306:	b580      	push	{r7, lr}
 8003308:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800330a:	f001 fc8b 	bl	8004c24 <vTaskStartScheduler>
  
  return osOK;
 800330e:	2300      	movs	r3, #0
}
 8003310:	4618      	mov	r0, r3
 8003312:	bd80      	pop	{r7, pc}

08003314 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003316:	b089      	sub	sp, #36	; 0x24
 8003318:	af04      	add	r7, sp, #16
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d020      	beq.n	8003368 <osThreadCreate+0x54>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	699b      	ldr	r3, [r3, #24]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d01c      	beq.n	8003368 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685c      	ldr	r4, [r3, #4]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	691e      	ldr	r6, [r3, #16]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff ffb6 	bl	80032b2 <makeFreeRtosPriority>
 8003346:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	695b      	ldr	r3, [r3, #20]
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003350:	9202      	str	r2, [sp, #8]
 8003352:	9301      	str	r3, [sp, #4]
 8003354:	9100      	str	r1, [sp, #0]
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	4632      	mov	r2, r6
 800335a:	4629      	mov	r1, r5
 800335c:	4620      	mov	r0, r4
 800335e:	f001 fa99 	bl	8004894 <xTaskCreateStatic>
 8003362:	4603      	mov	r3, r0
 8003364:	60fb      	str	r3, [r7, #12]
 8003366:	e01c      	b.n	80033a2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685c      	ldr	r4, [r3, #4]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003374:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800337c:	4618      	mov	r0, r3
 800337e:	f7ff ff98 	bl	80032b2 <makeFreeRtosPriority>
 8003382:	4602      	mov	r2, r0
 8003384:	f107 030c 	add.w	r3, r7, #12
 8003388:	9301      	str	r3, [sp, #4]
 800338a:	9200      	str	r2, [sp, #0]
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	4632      	mov	r2, r6
 8003390:	4629      	mov	r1, r5
 8003392:	4620      	mov	r0, r4
 8003394:	f001 fadb 	bl	800494e <xTaskCreate>
 8003398:	4603      	mov	r3, r0
 800339a:	2b01      	cmp	r3, #1
 800339c:	d001      	beq.n	80033a2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800339e:	2300      	movs	r3, #0
 80033a0:	e000      	b.n	80033a4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80033a2:	68fb      	ldr	r3, [r7, #12]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080033ac <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <osDelay+0x16>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	e000      	b.n	80033c4 <osDelay+0x18>
 80033c2:	2301      	movs	r3, #1
 80033c4:	4618      	mov	r0, r3
 80033c6:	f001 fbf9 	bl	8004bbc <vTaskDelay>
  
  return osOK;
 80033ca:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3710      	adds	r7, #16
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d007      	beq.n	80033f4 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	4619      	mov	r1, r3
 80033ea:	2001      	movs	r0, #1
 80033ec:	f000 fc7d 	bl	8003cea <xQueueCreateMutexStatic>
 80033f0:	4603      	mov	r3, r0
 80033f2:	e003      	b.n	80033fc <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80033f4:	2001      	movs	r0, #1
 80033f6:	f000 fc60 	bl	8003cba <xQueueCreateMutex>
 80033fa:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3708      	adds	r7, #8
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800340e:	2300      	movs	r3, #0
 8003410:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <osMutexWait+0x18>
    return osErrorParameter;
 8003418:	2380      	movs	r3, #128	; 0x80
 800341a:	e03a      	b.n	8003492 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800341c:	2300      	movs	r3, #0
 800341e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003426:	d103      	bne.n	8003430 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8003428:	f04f 33ff 	mov.w	r3, #4294967295
 800342c:	60fb      	str	r3, [r7, #12]
 800342e:	e009      	b.n	8003444 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d006      	beq.n	8003444 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d101      	bne.n	8003444 <osMutexWait+0x40>
      ticks = 1;
 8003440:	2301      	movs	r3, #1
 8003442:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003444:	f7ff ff4d 	bl	80032e2 <inHandlerMode>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d017      	beq.n	800347e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800344e:	f107 0308 	add.w	r3, r7, #8
 8003452:	461a      	mov	r2, r3
 8003454:	2100      	movs	r1, #0
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f001 f874 	bl	8004544 <xQueueReceiveFromISR>
 800345c:	4603      	mov	r3, r0
 800345e:	2b01      	cmp	r3, #1
 8003460:	d001      	beq.n	8003466 <osMutexWait+0x62>
      return osErrorOS;
 8003462:	23ff      	movs	r3, #255	; 0xff
 8003464:	e015      	b.n	8003492 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d011      	beq.n	8003490 <osMutexWait+0x8c>
 800346c:	4b0b      	ldr	r3, [pc, #44]	; (800349c <osMutexWait+0x98>)
 800346e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	f3bf 8f4f 	dsb	sy
 8003478:	f3bf 8f6f 	isb	sy
 800347c:	e008      	b.n	8003490 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800347e:	68f9      	ldr	r1, [r7, #12]
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 ff53 	bl	800432c <xQueueSemaphoreTake>
 8003486:	4603      	mov	r3, r0
 8003488:	2b01      	cmp	r3, #1
 800348a:	d001      	beq.n	8003490 <osMutexWait+0x8c>
    return osErrorOS;
 800348c:	23ff      	movs	r3, #255	; 0xff
 800348e:	e000      	b.n	8003492 <osMutexWait+0x8e>
  }
  
  return osOK;
 8003490:	2300      	movs	r3, #0
}
 8003492:	4618      	mov	r0, r3
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	e000ed04 	.word	0xe000ed04

080034a0 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80034ac:	2300      	movs	r3, #0
 80034ae:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80034b0:	f7ff ff17 	bl	80032e2 <inHandlerMode>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d016      	beq.n	80034e8 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80034ba:	f107 0308 	add.w	r3, r7, #8
 80034be:	4619      	mov	r1, r3
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 fdc6 	bl	8004052 <xQueueGiveFromISR>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d001      	beq.n	80034d0 <osMutexRelease+0x30>
      return osErrorOS;
 80034cc:	23ff      	movs	r3, #255	; 0xff
 80034ce:	e017      	b.n	8003500 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d013      	beq.n	80034fe <osMutexRelease+0x5e>
 80034d6:	4b0c      	ldr	r3, [pc, #48]	; (8003508 <osMutexRelease+0x68>)
 80034d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034dc:	601a      	str	r2, [r3, #0]
 80034de:	f3bf 8f4f 	dsb	sy
 80034e2:	f3bf 8f6f 	isb	sy
 80034e6:	e00a      	b.n	80034fe <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80034e8:	2300      	movs	r3, #0
 80034ea:	2200      	movs	r2, #0
 80034ec:	2100      	movs	r1, #0
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 fc16 	bl	8003d20 <xQueueGenericSend>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d001      	beq.n	80034fe <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 80034fa:	23ff      	movs	r3, #255	; 0xff
 80034fc:	60fb      	str	r3, [r7, #12]
  }
  return result;
 80034fe:	68fb      	ldr	r3, [r7, #12]
}
 8003500:	4618      	mov	r0, r3
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	e000ed04 	.word	0xe000ed04

0800350c <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b086      	sub	sp, #24
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	3303      	adds	r3, #3
 800351a:	f023 0303 	bic.w	r3, r3, #3
 800351e:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8003520:	2014      	movs	r0, #20
 8003522:	f002 fbf1 	bl	8005d08 <pvPortMalloc>
 8003526:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d046      	beq.n	80035bc <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8003536:	68fa      	ldr	r2, [r7, #12]
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	2200      	movs	r2, #0
 8003540:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4618      	mov	r0, r3
 8003548:	f002 fbde 	bl	8005d08 <pvPortMalloc>
 800354c:	4602      	mov	r2, r0
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d02b      	beq.n	80035b2 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	fb02 f303 	mul.w	r3, r2, r3
 8003564:	4618      	mov	r0, r3
 8003566:	f002 fbcf 	bl	8005d08 <pvPortMalloc>
 800356a:	4602      	mov	r2, r0
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d011      	beq.n	800359c <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8003578:	2300      	movs	r3, #0
 800357a:	613b      	str	r3, [r7, #16]
 800357c:	e008      	b.n	8003590 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	4413      	add	r3, r2
 8003586:	2200      	movs	r2, #0
 8003588:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	3301      	adds	r3, #1
 800358e:	613b      	str	r3, [r7, #16]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	693a      	ldr	r2, [r7, #16]
 8003596:	429a      	cmp	r2, r3
 8003598:	d3f1      	bcc.n	800357e <osPoolCreate+0x72>
 800359a:	e00f      	b.n	80035bc <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f002 fc7d 	bl	8005ea0 <vPortFree>
        vPortFree(thePool);
 80035a6:	6978      	ldr	r0, [r7, #20]
 80035a8:	f002 fc7a 	bl	8005ea0 <vPortFree>
        thePool = NULL;
 80035ac:	2300      	movs	r3, #0
 80035ae:	617b      	str	r3, [r7, #20]
 80035b0:	e004      	b.n	80035bc <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 80035b2:	6978      	ldr	r0, [r7, #20]
 80035b4:	f002 fc74 	bl	8005ea0 <vPortFree>
      thePool = NULL;
 80035b8:	2300      	movs	r3, #0
 80035ba:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 80035bc:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3718      	adds	r7, #24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80035c6:	b590      	push	{r4, r7, lr}
 80035c8:	b085      	sub	sp, #20
 80035ca:	af02      	add	r7, sp, #8
 80035cc:	6078      	str	r0, [r7, #4]
 80035ce:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d011      	beq.n	80035fc <osMessageCreate+0x36>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d00d      	beq.n	80035fc <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6818      	ldr	r0, [r3, #0]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6859      	ldr	r1, [r3, #4]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	689a      	ldr	r2, [r3, #8]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	2400      	movs	r4, #0
 80035f2:	9400      	str	r4, [sp, #0]
 80035f4:	f000 fa76 	bl	8003ae4 <xQueueGenericCreateStatic>
 80035f8:	4603      	mov	r3, r0
 80035fa:	e008      	b.n	800360e <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6818      	ldr	r0, [r3, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	4619      	mov	r1, r3
 8003608:	f000 fae4 	bl	8003bd4 <xQueueGenericCreate>
 800360c:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800360e:	4618      	mov	r0, r3
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	bd90      	pop	{r4, r7, pc}
	...

08003618 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8003624:	2300      	movs	r3, #0
 8003626:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d101      	bne.n	8003636 <osMessagePut+0x1e>
    ticks = 1;
 8003632:	2301      	movs	r3, #1
 8003634:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8003636:	f7ff fe54 	bl	80032e2 <inHandlerMode>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d018      	beq.n	8003672 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8003640:	f107 0210 	add.w	r2, r7, #16
 8003644:	f107 0108 	add.w	r1, r7, #8
 8003648:	2300      	movs	r3, #0
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	f000 fc66 	bl	8003f1c <xQueueGenericSendFromISR>
 8003650:	4603      	mov	r3, r0
 8003652:	2b01      	cmp	r3, #1
 8003654:	d001      	beq.n	800365a <osMessagePut+0x42>
      return osErrorOS;
 8003656:	23ff      	movs	r3, #255	; 0xff
 8003658:	e018      	b.n	800368c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d014      	beq.n	800368a <osMessagePut+0x72>
 8003660:	4b0c      	ldr	r3, [pc, #48]	; (8003694 <osMessagePut+0x7c>)
 8003662:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003666:	601a      	str	r2, [r3, #0]
 8003668:	f3bf 8f4f 	dsb	sy
 800366c:	f3bf 8f6f 	isb	sy
 8003670:	e00b      	b.n	800368a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8003672:	f107 0108 	add.w	r1, r7, #8
 8003676:	2300      	movs	r3, #0
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f000 fb50 	bl	8003d20 <xQueueGenericSend>
 8003680:	4603      	mov	r3, r0
 8003682:	2b01      	cmp	r3, #1
 8003684:	d001      	beq.n	800368a <osMessagePut+0x72>
      return osErrorOS;
 8003686:	23ff      	movs	r3, #255	; 0xff
 8003688:	e000      	b.n	800368c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800368a:	2300      	movs	r3, #0
}
 800368c:	4618      	mov	r0, r3
 800368e:	3718      	adds	r7, #24
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	e000ed04 	.word	0xe000ed04

08003698 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8003698:	b590      	push	{r4, r7, lr}
 800369a:	b08b      	sub	sp, #44	; 0x2c
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80036a8:	2300      	movs	r3, #0
 80036aa:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10a      	bne.n	80036c8 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80036b2:	2380      	movs	r3, #128	; 0x80
 80036b4:	617b      	str	r3, [r7, #20]
    return event;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	461c      	mov	r4, r3
 80036ba:	f107 0314 	add.w	r3, r7, #20
 80036be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80036c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80036c6:	e054      	b.n	8003772 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80036c8:	2300      	movs	r3, #0
 80036ca:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80036cc:	2300      	movs	r3, #0
 80036ce:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d6:	d103      	bne.n	80036e0 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80036d8:	f04f 33ff 	mov.w	r3, #4294967295
 80036dc:	627b      	str	r3, [r7, #36]	; 0x24
 80036de:	e009      	b.n	80036f4 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d006      	beq.n	80036f4 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 80036ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d101      	bne.n	80036f4 <osMessageGet+0x5c>
      ticks = 1;
 80036f0:	2301      	movs	r3, #1
 80036f2:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 80036f4:	f7ff fdf5 	bl	80032e2 <inHandlerMode>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d01c      	beq.n	8003738 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80036fe:	f107 0220 	add.w	r2, r7, #32
 8003702:	f107 0314 	add.w	r3, r7, #20
 8003706:	3304      	adds	r3, #4
 8003708:	4619      	mov	r1, r3
 800370a:	68b8      	ldr	r0, [r7, #8]
 800370c:	f000 ff1a 	bl	8004544 <xQueueReceiveFromISR>
 8003710:	4603      	mov	r3, r0
 8003712:	2b01      	cmp	r3, #1
 8003714:	d102      	bne.n	800371c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8003716:	2310      	movs	r3, #16
 8003718:	617b      	str	r3, [r7, #20]
 800371a:	e001      	b.n	8003720 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800371c:	2300      	movs	r3, #0
 800371e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003720:	6a3b      	ldr	r3, [r7, #32]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d01d      	beq.n	8003762 <osMessageGet+0xca>
 8003726:	4b15      	ldr	r3, [pc, #84]	; (800377c <osMessageGet+0xe4>)
 8003728:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800372c:	601a      	str	r2, [r3, #0]
 800372e:	f3bf 8f4f 	dsb	sy
 8003732:	f3bf 8f6f 	isb	sy
 8003736:	e014      	b.n	8003762 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8003738:	f107 0314 	add.w	r3, r7, #20
 800373c:	3304      	adds	r3, #4
 800373e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003740:	4619      	mov	r1, r3
 8003742:	68b8      	ldr	r0, [r7, #8]
 8003744:	f000 fd12 	bl	800416c <xQueueReceive>
 8003748:	4603      	mov	r3, r0
 800374a:	2b01      	cmp	r3, #1
 800374c:	d102      	bne.n	8003754 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800374e:	2310      	movs	r3, #16
 8003750:	617b      	str	r3, [r7, #20]
 8003752:	e006      	b.n	8003762 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8003754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <osMessageGet+0xc6>
 800375a:	2300      	movs	r3, #0
 800375c:	e000      	b.n	8003760 <osMessageGet+0xc8>
 800375e:	2340      	movs	r3, #64	; 0x40
 8003760:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	461c      	mov	r4, r3
 8003766:	f107 0314 	add.w	r3, r7, #20
 800376a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800376e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8003772:	68f8      	ldr	r0, [r7, #12]
 8003774:	372c      	adds	r7, #44	; 0x2c
 8003776:	46bd      	mov	sp, r7
 8003778:	bd90      	pop	{r4, r7, pc}
 800377a:	bf00      	nop
 800377c:	e000ed04 	.word	0xe000ed04

08003780 <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 8003780:	b590      	push	{r4, r7, lr}
 8003782:	b087      	sub	sp, #28
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	60fb      	str	r3, [r7, #12]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	613b      	str	r3, [r7, #16]
 8003796:	2300      	movs	r3, #0
 8003798:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	689c      	ldr	r4, [r3, #8]
 800379e:	200c      	movs	r0, #12
 80037a0:	f002 fab2 	bl	8005d08 <pvPortMalloc>
 80037a4:	4603      	mov	r3, r0
 80037a6:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <osMailCreate+0x36>
    return NULL;
 80037b2:	2300      	movs	r3, #0
 80037b4:	e038      	b.n	8003828 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6818      	ldr	r0, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	681c      	ldr	r4, [r3, #0]
 80037ca:	2200      	movs	r2, #0
 80037cc:	2104      	movs	r1, #4
 80037ce:	f000 fa01 	bl	8003bd4 <xQueueGenericCreate>
 80037d2:	4603      	mov	r3, r0
 80037d4:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d107      	bne.n	80037f2 <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4618      	mov	r0, r3
 80037ea:	f002 fb59 	bl	8005ea0 <vPortFree>
    return NULL;
 80037ee:	2300      	movs	r3, #0
 80037f0:	e01a      	b.n	8003828 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	681c      	ldr	r4, [r3, #0]
 80037f8:	f107 030c 	add.w	r3, r7, #12
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7ff fe85 	bl	800350c <osPoolCreate>
 8003802:	4603      	mov	r3, r0
 8003804:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d107      	bne.n	8003822 <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4618      	mov	r0, r3
 800381a:	f002 fb41 	bl	8005ea0 <vPortFree>
    return NULL;
 800381e:	2300      	movs	r3, #0
 8003820:	e002      	b.n	8003828 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 8003828:	4618      	mov	r0, r3
 800382a:	371c      	adds	r7, #28
 800382c:	46bd      	mov	sp, r7
 800382e:	bd90      	pop	{r4, r7, pc}

08003830 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d101      	bne.n	8003844 <osMailPut+0x14>
    return osErrorParameter;
 8003840:	2380      	movs	r3, #128	; 0x80
 8003842:	e02c      	b.n	800389e <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 8003844:	2300      	movs	r3, #0
 8003846:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 8003848:	f7ff fd4b 	bl	80032e2 <inHandlerMode>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d018      	beq.n	8003884 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6858      	ldr	r0, [r3, #4]
 8003856:	f107 020c 	add.w	r2, r7, #12
 800385a:	4639      	mov	r1, r7
 800385c:	2300      	movs	r3, #0
 800385e:	f000 fb5d 	bl	8003f1c <xQueueGenericSendFromISR>
 8003862:	4603      	mov	r3, r0
 8003864:	2b01      	cmp	r3, #1
 8003866:	d001      	beq.n	800386c <osMailPut+0x3c>
      return osErrorOS;
 8003868:	23ff      	movs	r3, #255	; 0xff
 800386a:	e018      	b.n	800389e <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d014      	beq.n	800389c <osMailPut+0x6c>
 8003872:	4b0d      	ldr	r3, [pc, #52]	; (80038a8 <osMailPut+0x78>)
 8003874:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003878:	601a      	str	r2, [r3, #0]
 800387a:	f3bf 8f4f 	dsb	sy
 800387e:	f3bf 8f6f 	isb	sy
 8003882:	e00b      	b.n	800389c <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6858      	ldr	r0, [r3, #4]
 8003888:	4639      	mov	r1, r7
 800388a:	2300      	movs	r3, #0
 800388c:	2200      	movs	r2, #0
 800388e:	f000 fa47 	bl	8003d20 <xQueueGenericSend>
 8003892:	4603      	mov	r3, r0
 8003894:	2b01      	cmp	r3, #1
 8003896:	d001      	beq.n	800389c <osMailPut+0x6c>
      return osErrorOS;
 8003898:	23ff      	movs	r3, #255	; 0xff
 800389a:	e000      	b.n	800389e <osMailPut+0x6e>
    }
  }
  
  return osOK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	e000ed04 	.word	0xe000ed04

080038ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f103 0208 	add.w	r2, r3, #8
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f04f 32ff 	mov.w	r2, #4294967295
 80038c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f103 0208 	add.w	r2, r3, #8
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f103 0208 	add.w	r2, r3, #8
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80038fa:	bf00      	nop
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr

08003906 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003906:	b480      	push	{r7}
 8003908:	b085      	sub	sp, #20
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
 800390e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	683a      	ldr	r2, [r7, #0]
 800392a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	1c5a      	adds	r2, r3, #1
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	601a      	str	r2, [r3, #0]
}
 8003942:	bf00      	nop
 8003944:	3714      	adds	r7, #20
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr

0800394e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800394e:	b480      	push	{r7}
 8003950:	b085      	sub	sp, #20
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
 8003956:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003964:	d103      	bne.n	800396e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	691b      	ldr	r3, [r3, #16]
 800396a:	60fb      	str	r3, [r7, #12]
 800396c:	e00c      	b.n	8003988 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	3308      	adds	r3, #8
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	e002      	b.n	800397c <vListInsert+0x2e>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	60fb      	str	r3, [r7, #12]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	68ba      	ldr	r2, [r7, #8]
 8003984:	429a      	cmp	r2, r3
 8003986:	d2f6      	bcs.n	8003976 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	683a      	ldr	r2, [r7, #0]
 8003996:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	1c5a      	adds	r2, r3, #1
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	601a      	str	r2, [r3, #0]
}
 80039b4:	bf00      	nop
 80039b6:	3714      	adds	r7, #20
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80039c0:	b480      	push	{r7}
 80039c2:	b085      	sub	sp, #20
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	6892      	ldr	r2, [r2, #8]
 80039d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	6852      	ldr	r2, [r2, #4]
 80039e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d103      	bne.n	80039f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689a      	ldr	r2, [r3, #8]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	1e5a      	subs	r2, r3, #1
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3714      	adds	r7, #20
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr

08003a14 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10a      	bne.n	8003a3e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a2c:	f383 8811 	msr	BASEPRI, r3
 8003a30:	f3bf 8f6f 	isb	sy
 8003a34:	f3bf 8f4f 	dsb	sy
 8003a38:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003a3a:	bf00      	nop
 8003a3c:	e7fe      	b.n	8003a3c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003a3e:	f002 f841 	bl	8005ac4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a4a:	68f9      	ldr	r1, [r7, #12]
 8003a4c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003a4e:	fb01 f303 	mul.w	r3, r1, r3
 8003a52:	441a      	add	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	68f9      	ldr	r1, [r7, #12]
 8003a72:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003a74:	fb01 f303 	mul.w	r3, r1, r3
 8003a78:	441a      	add	r2, r3
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	22ff      	movs	r2, #255	; 0xff
 8003a82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	22ff      	movs	r2, #255	; 0xff
 8003a8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d114      	bne.n	8003abe <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d01a      	beq.n	8003ad2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	3310      	adds	r3, #16
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f001 fb01 	bl	80050a8 <xTaskRemoveFromEventList>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d012      	beq.n	8003ad2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003aac:	4b0c      	ldr	r3, [pc, #48]	; (8003ae0 <xQueueGenericReset+0xcc>)
 8003aae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ab2:	601a      	str	r2, [r3, #0]
 8003ab4:	f3bf 8f4f 	dsb	sy
 8003ab8:	f3bf 8f6f 	isb	sy
 8003abc:	e009      	b.n	8003ad2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	3310      	adds	r3, #16
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7ff fef2 	bl	80038ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	3324      	adds	r3, #36	; 0x24
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff feed 	bl	80038ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003ad2:	f002 f827 	bl	8005b24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003ad6:	2301      	movs	r3, #1
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3710      	adds	r7, #16
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	e000ed04 	.word	0xe000ed04

08003ae4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b08e      	sub	sp, #56	; 0x38
 8003ae8:	af02      	add	r7, sp, #8
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
 8003af0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d10a      	bne.n	8003b0e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003afc:	f383 8811 	msr	BASEPRI, r3
 8003b00:	f3bf 8f6f 	isb	sy
 8003b04:	f3bf 8f4f 	dsb	sy
 8003b08:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003b0a:	bf00      	nop
 8003b0c:	e7fe      	b.n	8003b0c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d10a      	bne.n	8003b2a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b18:	f383 8811 	msr	BASEPRI, r3
 8003b1c:	f3bf 8f6f 	isb	sy
 8003b20:	f3bf 8f4f 	dsb	sy
 8003b24:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003b26:	bf00      	nop
 8003b28:	e7fe      	b.n	8003b28 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d002      	beq.n	8003b36 <xQueueGenericCreateStatic+0x52>
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <xQueueGenericCreateStatic+0x56>
 8003b36:	2301      	movs	r3, #1
 8003b38:	e000      	b.n	8003b3c <xQueueGenericCreateStatic+0x58>
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d10a      	bne.n	8003b56 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b44:	f383 8811 	msr	BASEPRI, r3
 8003b48:	f3bf 8f6f 	isb	sy
 8003b4c:	f3bf 8f4f 	dsb	sy
 8003b50:	623b      	str	r3, [r7, #32]
}
 8003b52:	bf00      	nop
 8003b54:	e7fe      	b.n	8003b54 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d102      	bne.n	8003b62 <xQueueGenericCreateStatic+0x7e>
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d101      	bne.n	8003b66 <xQueueGenericCreateStatic+0x82>
 8003b62:	2301      	movs	r3, #1
 8003b64:	e000      	b.n	8003b68 <xQueueGenericCreateStatic+0x84>
 8003b66:	2300      	movs	r3, #0
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d10a      	bne.n	8003b82 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b70:	f383 8811 	msr	BASEPRI, r3
 8003b74:	f3bf 8f6f 	isb	sy
 8003b78:	f3bf 8f4f 	dsb	sy
 8003b7c:	61fb      	str	r3, [r7, #28]
}
 8003b7e:	bf00      	nop
 8003b80:	e7fe      	b.n	8003b80 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003b82:	2348      	movs	r3, #72	; 0x48
 8003b84:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	2b48      	cmp	r3, #72	; 0x48
 8003b8a:	d00a      	beq.n	8003ba2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b90:	f383 8811 	msr	BASEPRI, r3
 8003b94:	f3bf 8f6f 	isb	sy
 8003b98:	f3bf 8f4f 	dsb	sy
 8003b9c:	61bb      	str	r3, [r7, #24]
}
 8003b9e:	bf00      	nop
 8003ba0:	e7fe      	b.n	8003ba0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003ba2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d00d      	beq.n	8003bca <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003bb6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	68b9      	ldr	r1, [r7, #8]
 8003bc4:	68f8      	ldr	r0, [r7, #12]
 8003bc6:	f000 f83f 	bl	8003c48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3730      	adds	r7, #48	; 0x30
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b08a      	sub	sp, #40	; 0x28
 8003bd8:	af02      	add	r7, sp, #8
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	4613      	mov	r3, r2
 8003be0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d10a      	bne.n	8003bfe <xQueueGenericCreate+0x2a>
	__asm volatile
 8003be8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bec:	f383 8811 	msr	BASEPRI, r3
 8003bf0:	f3bf 8f6f 	isb	sy
 8003bf4:	f3bf 8f4f 	dsb	sy
 8003bf8:	613b      	str	r3, [r7, #16]
}
 8003bfa:	bf00      	nop
 8003bfc:	e7fe      	b.n	8003bfc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	68ba      	ldr	r2, [r7, #8]
 8003c02:	fb02 f303 	mul.w	r3, r2, r3
 8003c06:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	3348      	adds	r3, #72	; 0x48
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f002 f87b 	bl	8005d08 <pvPortMalloc>
 8003c12:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d011      	beq.n	8003c3e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	3348      	adds	r3, #72	; 0x48
 8003c22:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003c2c:	79fa      	ldrb	r2, [r7, #7]
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	4613      	mov	r3, r2
 8003c34:	697a      	ldr	r2, [r7, #20]
 8003c36:	68b9      	ldr	r1, [r7, #8]
 8003c38:	68f8      	ldr	r0, [r7, #12]
 8003c3a:	f000 f805 	bl	8003c48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003c3e:	69bb      	ldr	r3, [r7, #24]
	}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3720      	adds	r7, #32
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
 8003c54:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d103      	bne.n	8003c64 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	69ba      	ldr	r2, [r7, #24]
 8003c60:	601a      	str	r2, [r3, #0]
 8003c62:	e002      	b.n	8003c6a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003c6a:	69bb      	ldr	r3, [r7, #24]
 8003c6c:	68fa      	ldr	r2, [r7, #12]
 8003c6e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003c76:	2101      	movs	r1, #1
 8003c78:	69b8      	ldr	r0, [r7, #24]
 8003c7a:	f7ff fecb 	bl	8003a14 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003c7e:	bf00      	nop
 8003c80:	3710      	adds	r7, #16
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b082      	sub	sp, #8
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d00e      	beq.n	8003cb2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	2200      	movs	r2, #0
 8003caa:	2100      	movs	r1, #0
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f000 f837 	bl	8003d20 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8003cb2:	bf00      	nop
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b086      	sub	sp, #24
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	617b      	str	r3, [r7, #20]
 8003cc8:	2300      	movs	r3, #0
 8003cca:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8003ccc:	79fb      	ldrb	r3, [r7, #7]
 8003cce:	461a      	mov	r2, r3
 8003cd0:	6939      	ldr	r1, [r7, #16]
 8003cd2:	6978      	ldr	r0, [r7, #20]
 8003cd4:	f7ff ff7e 	bl	8003bd4 <xQueueGenericCreate>
 8003cd8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8003cda:	68f8      	ldr	r0, [r7, #12]
 8003cdc:	f7ff ffd3 	bl	8003c86 <prvInitialiseMutex>

		return xNewQueue;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
	}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3718      	adds	r7, #24
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b088      	sub	sp, #32
 8003cee:	af02      	add	r7, sp, #8
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	6039      	str	r1, [r7, #0]
 8003cf4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	617b      	str	r3, [r7, #20]
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8003cfe:	79fb      	ldrb	r3, [r7, #7]
 8003d00:	9300      	str	r3, [sp, #0]
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	2200      	movs	r2, #0
 8003d06:	6939      	ldr	r1, [r7, #16]
 8003d08:	6978      	ldr	r0, [r7, #20]
 8003d0a:	f7ff feeb 	bl	8003ae4 <xQueueGenericCreateStatic>
 8003d0e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8003d10:	68f8      	ldr	r0, [r7, #12]
 8003d12:	f7ff ffb8 	bl	8003c86 <prvInitialiseMutex>

		return xNewQueue;
 8003d16:	68fb      	ldr	r3, [r7, #12]
	}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3718      	adds	r7, #24
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b08e      	sub	sp, #56	; 0x38
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
 8003d2c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d10a      	bne.n	8003d52 <xQueueGenericSend+0x32>
	__asm volatile
 8003d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d40:	f383 8811 	msr	BASEPRI, r3
 8003d44:	f3bf 8f6f 	isb	sy
 8003d48:	f3bf 8f4f 	dsb	sy
 8003d4c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003d4e:	bf00      	nop
 8003d50:	e7fe      	b.n	8003d50 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d103      	bne.n	8003d60 <xQueueGenericSend+0x40>
 8003d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d101      	bne.n	8003d64 <xQueueGenericSend+0x44>
 8003d60:	2301      	movs	r3, #1
 8003d62:	e000      	b.n	8003d66 <xQueueGenericSend+0x46>
 8003d64:	2300      	movs	r3, #0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10a      	bne.n	8003d80 <xQueueGenericSend+0x60>
	__asm volatile
 8003d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d6e:	f383 8811 	msr	BASEPRI, r3
 8003d72:	f3bf 8f6f 	isb	sy
 8003d76:	f3bf 8f4f 	dsb	sy
 8003d7a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003d7c:	bf00      	nop
 8003d7e:	e7fe      	b.n	8003d7e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d103      	bne.n	8003d8e <xQueueGenericSend+0x6e>
 8003d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d101      	bne.n	8003d92 <xQueueGenericSend+0x72>
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e000      	b.n	8003d94 <xQueueGenericSend+0x74>
 8003d92:	2300      	movs	r3, #0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d10a      	bne.n	8003dae <xQueueGenericSend+0x8e>
	__asm volatile
 8003d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d9c:	f383 8811 	msr	BASEPRI, r3
 8003da0:	f3bf 8f6f 	isb	sy
 8003da4:	f3bf 8f4f 	dsb	sy
 8003da8:	623b      	str	r3, [r7, #32]
}
 8003daa:	bf00      	nop
 8003dac:	e7fe      	b.n	8003dac <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003dae:	f001 fb37 	bl	8005420 <xTaskGetSchedulerState>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d102      	bne.n	8003dbe <xQueueGenericSend+0x9e>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d101      	bne.n	8003dc2 <xQueueGenericSend+0xa2>
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e000      	b.n	8003dc4 <xQueueGenericSend+0xa4>
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d10a      	bne.n	8003dde <xQueueGenericSend+0xbe>
	__asm volatile
 8003dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dcc:	f383 8811 	msr	BASEPRI, r3
 8003dd0:	f3bf 8f6f 	isb	sy
 8003dd4:	f3bf 8f4f 	dsb	sy
 8003dd8:	61fb      	str	r3, [r7, #28]
}
 8003dda:	bf00      	nop
 8003ddc:	e7fe      	b.n	8003ddc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003dde:	f001 fe71 	bl	8005ac4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d302      	bcc.n	8003df4 <xQueueGenericSend+0xd4>
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d129      	bne.n	8003e48 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003df4:	683a      	ldr	r2, [r7, #0]
 8003df6:	68b9      	ldr	r1, [r7, #8]
 8003df8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003dfa:	f000 fc3b 	bl	8004674 <prvCopyDataToQueue>
 8003dfe:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d010      	beq.n	8003e2a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e0a:	3324      	adds	r3, #36	; 0x24
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f001 f94b 	bl	80050a8 <xTaskRemoveFromEventList>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d013      	beq.n	8003e40 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003e18:	4b3f      	ldr	r3, [pc, #252]	; (8003f18 <xQueueGenericSend+0x1f8>)
 8003e1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e1e:	601a      	str	r2, [r3, #0]
 8003e20:	f3bf 8f4f 	dsb	sy
 8003e24:	f3bf 8f6f 	isb	sy
 8003e28:	e00a      	b.n	8003e40 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d007      	beq.n	8003e40 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003e30:	4b39      	ldr	r3, [pc, #228]	; (8003f18 <xQueueGenericSend+0x1f8>)
 8003e32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e36:	601a      	str	r2, [r3, #0]
 8003e38:	f3bf 8f4f 	dsb	sy
 8003e3c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003e40:	f001 fe70 	bl	8005b24 <vPortExitCritical>
				return pdPASS;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e063      	b.n	8003f10 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d103      	bne.n	8003e56 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003e4e:	f001 fe69 	bl	8005b24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003e52:	2300      	movs	r3, #0
 8003e54:	e05c      	b.n	8003f10 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d106      	bne.n	8003e6a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003e5c:	f107 0314 	add.w	r3, r7, #20
 8003e60:	4618      	mov	r0, r3
 8003e62:	f001 f983 	bl	800516c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003e66:	2301      	movs	r3, #1
 8003e68:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003e6a:	f001 fe5b 	bl	8005b24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003e6e:	f000 ff39 	bl	8004ce4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003e72:	f001 fe27 	bl	8005ac4 <vPortEnterCritical>
 8003e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e7c:	b25b      	sxtb	r3, r3
 8003e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e82:	d103      	bne.n	8003e8c <xQueueGenericSend+0x16c>
 8003e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e8e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e92:	b25b      	sxtb	r3, r3
 8003e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e98:	d103      	bne.n	8003ea2 <xQueueGenericSend+0x182>
 8003e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003ea2:	f001 fe3f 	bl	8005b24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003ea6:	1d3a      	adds	r2, r7, #4
 8003ea8:	f107 0314 	add.w	r3, r7, #20
 8003eac:	4611      	mov	r1, r2
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f001 f972 	bl	8005198 <xTaskCheckForTimeOut>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d124      	bne.n	8003f04 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003eba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ebc:	f000 fcd2 	bl	8004864 <prvIsQueueFull>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d018      	beq.n	8003ef8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ec8:	3310      	adds	r3, #16
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	4611      	mov	r1, r2
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f001 f8c6 	bl	8005060 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003ed4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ed6:	f000 fc5d 	bl	8004794 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003eda:	f000 ff11 	bl	8004d00 <xTaskResumeAll>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f47f af7c 	bne.w	8003dde <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003ee6:	4b0c      	ldr	r3, [pc, #48]	; (8003f18 <xQueueGenericSend+0x1f8>)
 8003ee8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003eec:	601a      	str	r2, [r3, #0]
 8003eee:	f3bf 8f4f 	dsb	sy
 8003ef2:	f3bf 8f6f 	isb	sy
 8003ef6:	e772      	b.n	8003dde <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003ef8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003efa:	f000 fc4b 	bl	8004794 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003efe:	f000 feff 	bl	8004d00 <xTaskResumeAll>
 8003f02:	e76c      	b.n	8003dde <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003f04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f06:	f000 fc45 	bl	8004794 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f0a:	f000 fef9 	bl	8004d00 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003f0e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3738      	adds	r7, #56	; 0x38
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	e000ed04 	.word	0xe000ed04

08003f1c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b090      	sub	sp, #64	; 0x40
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
 8003f28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8003f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d10a      	bne.n	8003f4a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f38:	f383 8811 	msr	BASEPRI, r3
 8003f3c:	f3bf 8f6f 	isb	sy
 8003f40:	f3bf 8f4f 	dsb	sy
 8003f44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003f46:	bf00      	nop
 8003f48:	e7fe      	b.n	8003f48 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d103      	bne.n	8003f58 <xQueueGenericSendFromISR+0x3c>
 8003f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d101      	bne.n	8003f5c <xQueueGenericSendFromISR+0x40>
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e000      	b.n	8003f5e <xQueueGenericSendFromISR+0x42>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10a      	bne.n	8003f78 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f66:	f383 8811 	msr	BASEPRI, r3
 8003f6a:	f3bf 8f6f 	isb	sy
 8003f6e:	f3bf 8f4f 	dsb	sy
 8003f72:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003f74:	bf00      	nop
 8003f76:	e7fe      	b.n	8003f76 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d103      	bne.n	8003f86 <xQueueGenericSendFromISR+0x6a>
 8003f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d101      	bne.n	8003f8a <xQueueGenericSendFromISR+0x6e>
 8003f86:	2301      	movs	r3, #1
 8003f88:	e000      	b.n	8003f8c <xQueueGenericSendFromISR+0x70>
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10a      	bne.n	8003fa6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f94:	f383 8811 	msr	BASEPRI, r3
 8003f98:	f3bf 8f6f 	isb	sy
 8003f9c:	f3bf 8f4f 	dsb	sy
 8003fa0:	623b      	str	r3, [r7, #32]
}
 8003fa2:	bf00      	nop
 8003fa4:	e7fe      	b.n	8003fa4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003fa6:	f001 fe6f 	bl	8005c88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003faa:	f3ef 8211 	mrs	r2, BASEPRI
 8003fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fb2:	f383 8811 	msr	BASEPRI, r3
 8003fb6:	f3bf 8f6f 	isb	sy
 8003fba:	f3bf 8f4f 	dsb	sy
 8003fbe:	61fa      	str	r2, [r7, #28]
 8003fc0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003fc2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003fc4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003fc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d302      	bcc.n	8003fd8 <xQueueGenericSendFromISR+0xbc>
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d12f      	bne.n	8004038 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003fde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003fe8:	683a      	ldr	r2, [r7, #0]
 8003fea:	68b9      	ldr	r1, [r7, #8]
 8003fec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003fee:	f000 fb41 	bl	8004674 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003ff2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ffa:	d112      	bne.n	8004022 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004000:	2b00      	cmp	r3, #0
 8004002:	d016      	beq.n	8004032 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004006:	3324      	adds	r3, #36	; 0x24
 8004008:	4618      	mov	r0, r3
 800400a:	f001 f84d 	bl	80050a8 <xTaskRemoveFromEventList>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00e      	beq.n	8004032 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00b      	beq.n	8004032 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	e007      	b.n	8004032 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004022:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004026:	3301      	adds	r3, #1
 8004028:	b2db      	uxtb	r3, r3
 800402a:	b25a      	sxtb	r2, r3
 800402c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800402e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004032:	2301      	movs	r3, #1
 8004034:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004036:	e001      	b.n	800403c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004038:	2300      	movs	r3, #0
 800403a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800403c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800403e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004046:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004048:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800404a:	4618      	mov	r0, r3
 800404c:	3740      	adds	r7, #64	; 0x40
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}

08004052 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b08e      	sub	sp, #56	; 0x38
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
 800405a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10a      	bne.n	800407c <xQueueGiveFromISR+0x2a>
	__asm volatile
 8004066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800406a:	f383 8811 	msr	BASEPRI, r3
 800406e:	f3bf 8f6f 	isb	sy
 8004072:	f3bf 8f4f 	dsb	sy
 8004076:	623b      	str	r3, [r7, #32]
}
 8004078:	bf00      	nop
 800407a:	e7fe      	b.n	800407a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800407c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800407e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004080:	2b00      	cmp	r3, #0
 8004082:	d00a      	beq.n	800409a <xQueueGiveFromISR+0x48>
	__asm volatile
 8004084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004088:	f383 8811 	msr	BASEPRI, r3
 800408c:	f3bf 8f6f 	isb	sy
 8004090:	f3bf 8f4f 	dsb	sy
 8004094:	61fb      	str	r3, [r7, #28]
}
 8004096:	bf00      	nop
 8004098:	e7fe      	b.n	8004098 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800409a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d103      	bne.n	80040aa <xQueueGiveFromISR+0x58>
 80040a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d101      	bne.n	80040ae <xQueueGiveFromISR+0x5c>
 80040aa:	2301      	movs	r3, #1
 80040ac:	e000      	b.n	80040b0 <xQueueGiveFromISR+0x5e>
 80040ae:	2300      	movs	r3, #0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d10a      	bne.n	80040ca <xQueueGiveFromISR+0x78>
	__asm volatile
 80040b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040b8:	f383 8811 	msr	BASEPRI, r3
 80040bc:	f3bf 8f6f 	isb	sy
 80040c0:	f3bf 8f4f 	dsb	sy
 80040c4:	61bb      	str	r3, [r7, #24]
}
 80040c6:	bf00      	nop
 80040c8:	e7fe      	b.n	80040c8 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80040ca:	f001 fddd 	bl	8005c88 <vPortValidateInterruptPriority>
	__asm volatile
 80040ce:	f3ef 8211 	mrs	r2, BASEPRI
 80040d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040d6:	f383 8811 	msr	BASEPRI, r3
 80040da:	f3bf 8f6f 	isb	sy
 80040de:	f3bf 8f4f 	dsb	sy
 80040e2:	617a      	str	r2, [r7, #20]
 80040e4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80040e6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80040e8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80040ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ee:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80040f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d22b      	bcs.n	8004152 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80040fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004100:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004106:	1c5a      	adds	r2, r3, #1
 8004108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800410a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800410c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004114:	d112      	bne.n	800413c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411a:	2b00      	cmp	r3, #0
 800411c:	d016      	beq.n	800414c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800411e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004120:	3324      	adds	r3, #36	; 0x24
 8004122:	4618      	mov	r0, r3
 8004124:	f000 ffc0 	bl	80050a8 <xTaskRemoveFromEventList>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00e      	beq.n	800414c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00b      	beq.n	800414c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	2201      	movs	r2, #1
 8004138:	601a      	str	r2, [r3, #0]
 800413a:	e007      	b.n	800414c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800413c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004140:	3301      	adds	r3, #1
 8004142:	b2db      	uxtb	r3, r3
 8004144:	b25a      	sxtb	r2, r3
 8004146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004148:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800414c:	2301      	movs	r3, #1
 800414e:	637b      	str	r3, [r7, #52]	; 0x34
 8004150:	e001      	b.n	8004156 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004152:	2300      	movs	r3, #0
 8004154:	637b      	str	r3, [r7, #52]	; 0x34
 8004156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004158:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f383 8811 	msr	BASEPRI, r3
}
 8004160:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004164:	4618      	mov	r0, r3
 8004166:	3738      	adds	r7, #56	; 0x38
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}

0800416c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b08c      	sub	sp, #48	; 0x30
 8004170:	af00      	add	r7, sp, #0
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004178:	2300      	movs	r3, #0
 800417a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10a      	bne.n	800419c <xQueueReceive+0x30>
	__asm volatile
 8004186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800418a:	f383 8811 	msr	BASEPRI, r3
 800418e:	f3bf 8f6f 	isb	sy
 8004192:	f3bf 8f4f 	dsb	sy
 8004196:	623b      	str	r3, [r7, #32]
}
 8004198:	bf00      	nop
 800419a:	e7fe      	b.n	800419a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d103      	bne.n	80041aa <xQueueReceive+0x3e>
 80041a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d101      	bne.n	80041ae <xQueueReceive+0x42>
 80041aa:	2301      	movs	r3, #1
 80041ac:	e000      	b.n	80041b0 <xQueueReceive+0x44>
 80041ae:	2300      	movs	r3, #0
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d10a      	bne.n	80041ca <xQueueReceive+0x5e>
	__asm volatile
 80041b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041b8:	f383 8811 	msr	BASEPRI, r3
 80041bc:	f3bf 8f6f 	isb	sy
 80041c0:	f3bf 8f4f 	dsb	sy
 80041c4:	61fb      	str	r3, [r7, #28]
}
 80041c6:	bf00      	nop
 80041c8:	e7fe      	b.n	80041c8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80041ca:	f001 f929 	bl	8005420 <xTaskGetSchedulerState>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d102      	bne.n	80041da <xQueueReceive+0x6e>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <xQueueReceive+0x72>
 80041da:	2301      	movs	r3, #1
 80041dc:	e000      	b.n	80041e0 <xQueueReceive+0x74>
 80041de:	2300      	movs	r3, #0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d10a      	bne.n	80041fa <xQueueReceive+0x8e>
	__asm volatile
 80041e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041e8:	f383 8811 	msr	BASEPRI, r3
 80041ec:	f3bf 8f6f 	isb	sy
 80041f0:	f3bf 8f4f 	dsb	sy
 80041f4:	61bb      	str	r3, [r7, #24]
}
 80041f6:	bf00      	nop
 80041f8:	e7fe      	b.n	80041f8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80041fa:	f001 fc63 	bl	8005ac4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004202:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004206:	2b00      	cmp	r3, #0
 8004208:	d01f      	beq.n	800424a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800420a:	68b9      	ldr	r1, [r7, #8]
 800420c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800420e:	f000 fa9b 	bl	8004748 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004214:	1e5a      	subs	r2, r3, #1
 8004216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004218:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800421a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00f      	beq.n	8004242 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004224:	3310      	adds	r3, #16
 8004226:	4618      	mov	r0, r3
 8004228:	f000 ff3e 	bl	80050a8 <xTaskRemoveFromEventList>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d007      	beq.n	8004242 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004232:	4b3d      	ldr	r3, [pc, #244]	; (8004328 <xQueueReceive+0x1bc>)
 8004234:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004238:	601a      	str	r2, [r3, #0]
 800423a:	f3bf 8f4f 	dsb	sy
 800423e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004242:	f001 fc6f 	bl	8005b24 <vPortExitCritical>
				return pdPASS;
 8004246:	2301      	movs	r3, #1
 8004248:	e069      	b.n	800431e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d103      	bne.n	8004258 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004250:	f001 fc68 	bl	8005b24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004254:	2300      	movs	r3, #0
 8004256:	e062      	b.n	800431e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800425a:	2b00      	cmp	r3, #0
 800425c:	d106      	bne.n	800426c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800425e:	f107 0310 	add.w	r3, r7, #16
 8004262:	4618      	mov	r0, r3
 8004264:	f000 ff82 	bl	800516c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004268:	2301      	movs	r3, #1
 800426a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800426c:	f001 fc5a 	bl	8005b24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004270:	f000 fd38 	bl	8004ce4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004274:	f001 fc26 	bl	8005ac4 <vPortEnterCritical>
 8004278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800427a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800427e:	b25b      	sxtb	r3, r3
 8004280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004284:	d103      	bne.n	800428e <xQueueReceive+0x122>
 8004286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004288:	2200      	movs	r2, #0
 800428a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800428e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004290:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004294:	b25b      	sxtb	r3, r3
 8004296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429a:	d103      	bne.n	80042a4 <xQueueReceive+0x138>
 800429c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80042a4:	f001 fc3e 	bl	8005b24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80042a8:	1d3a      	adds	r2, r7, #4
 80042aa:	f107 0310 	add.w	r3, r7, #16
 80042ae:	4611      	mov	r1, r2
 80042b0:	4618      	mov	r0, r3
 80042b2:	f000 ff71 	bl	8005198 <xTaskCheckForTimeOut>
 80042b6:	4603      	mov	r3, r0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d123      	bne.n	8004304 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80042bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80042be:	f000 fabb 	bl	8004838 <prvIsQueueEmpty>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d017      	beq.n	80042f8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80042c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ca:	3324      	adds	r3, #36	; 0x24
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	4611      	mov	r1, r2
 80042d0:	4618      	mov	r0, r3
 80042d2:	f000 fec5 	bl	8005060 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80042d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80042d8:	f000 fa5c 	bl	8004794 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80042dc:	f000 fd10 	bl	8004d00 <xTaskResumeAll>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d189      	bne.n	80041fa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80042e6:	4b10      	ldr	r3, [pc, #64]	; (8004328 <xQueueReceive+0x1bc>)
 80042e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042ec:	601a      	str	r2, [r3, #0]
 80042ee:	f3bf 8f4f 	dsb	sy
 80042f2:	f3bf 8f6f 	isb	sy
 80042f6:	e780      	b.n	80041fa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80042f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80042fa:	f000 fa4b 	bl	8004794 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80042fe:	f000 fcff 	bl	8004d00 <xTaskResumeAll>
 8004302:	e77a      	b.n	80041fa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004304:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004306:	f000 fa45 	bl	8004794 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800430a:	f000 fcf9 	bl	8004d00 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800430e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004310:	f000 fa92 	bl	8004838 <prvIsQueueEmpty>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	f43f af6f 	beq.w	80041fa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800431c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800431e:	4618      	mov	r0, r3
 8004320:	3730      	adds	r7, #48	; 0x30
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	e000ed04 	.word	0xe000ed04

0800432c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b08e      	sub	sp, #56	; 0x38
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004336:	2300      	movs	r3, #0
 8004338:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800433e:	2300      	movs	r3, #0
 8004340:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004344:	2b00      	cmp	r3, #0
 8004346:	d10a      	bne.n	800435e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8004348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800434c:	f383 8811 	msr	BASEPRI, r3
 8004350:	f3bf 8f6f 	isb	sy
 8004354:	f3bf 8f4f 	dsb	sy
 8004358:	623b      	str	r3, [r7, #32]
}
 800435a:	bf00      	nop
 800435c:	e7fe      	b.n	800435c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800435e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00a      	beq.n	800437c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8004366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800436a:	f383 8811 	msr	BASEPRI, r3
 800436e:	f3bf 8f6f 	isb	sy
 8004372:	f3bf 8f4f 	dsb	sy
 8004376:	61fb      	str	r3, [r7, #28]
}
 8004378:	bf00      	nop
 800437a:	e7fe      	b.n	800437a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800437c:	f001 f850 	bl	8005420 <xTaskGetSchedulerState>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d102      	bne.n	800438c <xQueueSemaphoreTake+0x60>
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d101      	bne.n	8004390 <xQueueSemaphoreTake+0x64>
 800438c:	2301      	movs	r3, #1
 800438e:	e000      	b.n	8004392 <xQueueSemaphoreTake+0x66>
 8004390:	2300      	movs	r3, #0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d10a      	bne.n	80043ac <xQueueSemaphoreTake+0x80>
	__asm volatile
 8004396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800439a:	f383 8811 	msr	BASEPRI, r3
 800439e:	f3bf 8f6f 	isb	sy
 80043a2:	f3bf 8f4f 	dsb	sy
 80043a6:	61bb      	str	r3, [r7, #24]
}
 80043a8:	bf00      	nop
 80043aa:	e7fe      	b.n	80043aa <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80043ac:	f001 fb8a 	bl	8005ac4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80043b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80043b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d024      	beq.n	8004406 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80043bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043be:	1e5a      	subs	r2, r3, #1
 80043c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80043c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d104      	bne.n	80043d6 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80043cc:	f001 f9d0 	bl	8005770 <pvTaskIncrementMutexHeldCount>
 80043d0:	4602      	mov	r2, r0
 80043d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d4:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80043d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00f      	beq.n	80043fe <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80043de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043e0:	3310      	adds	r3, #16
 80043e2:	4618      	mov	r0, r3
 80043e4:	f000 fe60 	bl	80050a8 <xTaskRemoveFromEventList>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d007      	beq.n	80043fe <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80043ee:	4b54      	ldr	r3, [pc, #336]	; (8004540 <xQueueSemaphoreTake+0x214>)
 80043f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043f4:	601a      	str	r2, [r3, #0]
 80043f6:	f3bf 8f4f 	dsb	sy
 80043fa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80043fe:	f001 fb91 	bl	8005b24 <vPortExitCritical>
				return pdPASS;
 8004402:	2301      	movs	r3, #1
 8004404:	e097      	b.n	8004536 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d111      	bne.n	8004430 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800440c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800440e:	2b00      	cmp	r3, #0
 8004410:	d00a      	beq.n	8004428 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8004412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004416:	f383 8811 	msr	BASEPRI, r3
 800441a:	f3bf 8f6f 	isb	sy
 800441e:	f3bf 8f4f 	dsb	sy
 8004422:	617b      	str	r3, [r7, #20]
}
 8004424:	bf00      	nop
 8004426:	e7fe      	b.n	8004426 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004428:	f001 fb7c 	bl	8005b24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800442c:	2300      	movs	r3, #0
 800442e:	e082      	b.n	8004536 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004432:	2b00      	cmp	r3, #0
 8004434:	d106      	bne.n	8004444 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004436:	f107 030c 	add.w	r3, r7, #12
 800443a:	4618      	mov	r0, r3
 800443c:	f000 fe96 	bl	800516c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004440:	2301      	movs	r3, #1
 8004442:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004444:	f001 fb6e 	bl	8005b24 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004448:	f000 fc4c 	bl	8004ce4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800444c:	f001 fb3a 	bl	8005ac4 <vPortEnterCritical>
 8004450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004452:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004456:	b25b      	sxtb	r3, r3
 8004458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800445c:	d103      	bne.n	8004466 <xQueueSemaphoreTake+0x13a>
 800445e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004468:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800446c:	b25b      	sxtb	r3, r3
 800446e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004472:	d103      	bne.n	800447c <xQueueSemaphoreTake+0x150>
 8004474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004476:	2200      	movs	r2, #0
 8004478:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800447c:	f001 fb52 	bl	8005b24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004480:	463a      	mov	r2, r7
 8004482:	f107 030c 	add.w	r3, r7, #12
 8004486:	4611      	mov	r1, r2
 8004488:	4618      	mov	r0, r3
 800448a:	f000 fe85 	bl	8005198 <xTaskCheckForTimeOut>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d132      	bne.n	80044fa <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004494:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004496:	f000 f9cf 	bl	8004838 <prvIsQueueEmpty>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d026      	beq.n	80044ee <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80044a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d109      	bne.n	80044bc <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80044a8:	f001 fb0c 	bl	8005ac4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80044ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 ffd3 	bl	800545c <xTaskPriorityInherit>
 80044b6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80044b8:	f001 fb34 	bl	8005b24 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80044bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044be:	3324      	adds	r3, #36	; 0x24
 80044c0:	683a      	ldr	r2, [r7, #0]
 80044c2:	4611      	mov	r1, r2
 80044c4:	4618      	mov	r0, r3
 80044c6:	f000 fdcb 	bl	8005060 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80044ca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80044cc:	f000 f962 	bl	8004794 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80044d0:	f000 fc16 	bl	8004d00 <xTaskResumeAll>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	f47f af68 	bne.w	80043ac <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80044dc:	4b18      	ldr	r3, [pc, #96]	; (8004540 <xQueueSemaphoreTake+0x214>)
 80044de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	f3bf 8f4f 	dsb	sy
 80044e8:	f3bf 8f6f 	isb	sy
 80044ec:	e75e      	b.n	80043ac <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80044ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80044f0:	f000 f950 	bl	8004794 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80044f4:	f000 fc04 	bl	8004d00 <xTaskResumeAll>
 80044f8:	e758      	b.n	80043ac <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80044fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80044fc:	f000 f94a 	bl	8004794 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004500:	f000 fbfe 	bl	8004d00 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004504:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004506:	f000 f997 	bl	8004838 <prvIsQueueEmpty>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	f43f af4d 	beq.w	80043ac <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004514:	2b00      	cmp	r3, #0
 8004516:	d00d      	beq.n	8004534 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8004518:	f001 fad4 	bl	8005ac4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800451c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800451e:	f000 f891 	bl	8004644 <prvGetDisinheritPriorityAfterTimeout>
 8004522:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800452a:	4618      	mov	r0, r3
 800452c:	f001 f892 	bl	8005654 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004530:	f001 faf8 	bl	8005b24 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004534:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004536:	4618      	mov	r0, r3
 8004538:	3738      	adds	r7, #56	; 0x38
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	e000ed04 	.word	0xe000ed04

08004544 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b08e      	sub	sp, #56	; 0x38
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004556:	2b00      	cmp	r3, #0
 8004558:	d10a      	bne.n	8004570 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800455a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800455e:	f383 8811 	msr	BASEPRI, r3
 8004562:	f3bf 8f6f 	isb	sy
 8004566:	f3bf 8f4f 	dsb	sy
 800456a:	623b      	str	r3, [r7, #32]
}
 800456c:	bf00      	nop
 800456e:	e7fe      	b.n	800456e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d103      	bne.n	800457e <xQueueReceiveFromISR+0x3a>
 8004576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	2b00      	cmp	r3, #0
 800457c:	d101      	bne.n	8004582 <xQueueReceiveFromISR+0x3e>
 800457e:	2301      	movs	r3, #1
 8004580:	e000      	b.n	8004584 <xQueueReceiveFromISR+0x40>
 8004582:	2300      	movs	r3, #0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d10a      	bne.n	800459e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8004588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800458c:	f383 8811 	msr	BASEPRI, r3
 8004590:	f3bf 8f6f 	isb	sy
 8004594:	f3bf 8f4f 	dsb	sy
 8004598:	61fb      	str	r3, [r7, #28]
}
 800459a:	bf00      	nop
 800459c:	e7fe      	b.n	800459c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800459e:	f001 fb73 	bl	8005c88 <vPortValidateInterruptPriority>
	__asm volatile
 80045a2:	f3ef 8211 	mrs	r2, BASEPRI
 80045a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045aa:	f383 8811 	msr	BASEPRI, r3
 80045ae:	f3bf 8f6f 	isb	sy
 80045b2:	f3bf 8f4f 	dsb	sy
 80045b6:	61ba      	str	r2, [r7, #24]
 80045b8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80045ba:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80045bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80045be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045c2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80045c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d02f      	beq.n	800462a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80045ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80045d4:	68b9      	ldr	r1, [r7, #8]
 80045d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045d8:	f000 f8b6 	bl	8004748 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80045dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045de:	1e5a      	subs	r2, r3, #1
 80045e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80045e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80045e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ec:	d112      	bne.n	8004614 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80045ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d016      	beq.n	8004624 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80045f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045f8:	3310      	adds	r3, #16
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 fd54 	bl	80050a8 <xTaskRemoveFromEventList>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d00e      	beq.n	8004624 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d00b      	beq.n	8004624 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	601a      	str	r2, [r3, #0]
 8004612:	e007      	b.n	8004624 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004614:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004618:	3301      	adds	r3, #1
 800461a:	b2db      	uxtb	r3, r3
 800461c:	b25a      	sxtb	r2, r3
 800461e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004620:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004624:	2301      	movs	r3, #1
 8004626:	637b      	str	r3, [r7, #52]	; 0x34
 8004628:	e001      	b.n	800462e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800462a:	2300      	movs	r3, #0
 800462c:	637b      	str	r3, [r7, #52]	; 0x34
 800462e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004630:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	f383 8811 	msr	BASEPRI, r3
}
 8004638:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800463a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800463c:	4618      	mov	r0, r3
 800463e:	3738      	adds	r7, #56	; 0x38
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}

08004644 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004650:	2b00      	cmp	r3, #0
 8004652:	d006      	beq.n	8004662 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f1c3 0307 	rsb	r3, r3, #7
 800465e:	60fb      	str	r3, [r7, #12]
 8004660:	e001      	b.n	8004666 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004662:	2300      	movs	r3, #0
 8004664:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004666:	68fb      	ldr	r3, [r7, #12]
	}
 8004668:	4618      	mov	r0, r3
 800466a:	3714      	adds	r7, #20
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004680:	2300      	movs	r3, #0
 8004682:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004688:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10d      	bne.n	80046ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d14d      	bne.n	8004736 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	4618      	mov	r0, r3
 80046a0:	f000 ff52 	bl	8005548 <xTaskPriorityDisinherit>
 80046a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	609a      	str	r2, [r3, #8]
 80046ac:	e043      	b.n	8004736 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d119      	bne.n	80046e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6858      	ldr	r0, [r3, #4]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046bc:	461a      	mov	r2, r3
 80046be:	68b9      	ldr	r1, [r7, #8]
 80046c0:	f001 ff25 	bl	800650e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	685a      	ldr	r2, [r3, #4]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046cc:	441a      	add	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d32b      	bcc.n	8004736 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	605a      	str	r2, [r3, #4]
 80046e6:	e026      	b.n	8004736 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	68d8      	ldr	r0, [r3, #12]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f0:	461a      	mov	r2, r3
 80046f2:	68b9      	ldr	r1, [r7, #8]
 80046f4:	f001 ff0b 	bl	800650e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	68da      	ldr	r2, [r3, #12]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004700:	425b      	negs	r3, r3
 8004702:	441a      	add	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	68da      	ldr	r2, [r3, #12]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	429a      	cmp	r2, r3
 8004712:	d207      	bcs.n	8004724 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	689a      	ldr	r2, [r3, #8]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471c:	425b      	negs	r3, r3
 800471e:	441a      	add	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2b02      	cmp	r3, #2
 8004728:	d105      	bne.n	8004736 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d002      	beq.n	8004736 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	3b01      	subs	r3, #1
 8004734:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	1c5a      	adds	r2, r3, #1
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800473e:	697b      	ldr	r3, [r7, #20]
}
 8004740:	4618      	mov	r0, r3
 8004742:	3718      	adds	r7, #24
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}

08004748 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b082      	sub	sp, #8
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004756:	2b00      	cmp	r3, #0
 8004758:	d018      	beq.n	800478c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	68da      	ldr	r2, [r3, #12]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	441a      	add	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	68da      	ldr	r2, [r3, #12]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	429a      	cmp	r2, r3
 8004772:	d303      	bcc.n	800477c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	68d9      	ldr	r1, [r3, #12]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004784:	461a      	mov	r2, r3
 8004786:	6838      	ldr	r0, [r7, #0]
 8004788:	f001 fec1 	bl	800650e <memcpy>
	}
}
 800478c:	bf00      	nop
 800478e:	3708      	adds	r7, #8
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800479c:	f001 f992 	bl	8005ac4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80047a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80047a8:	e011      	b.n	80047ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d012      	beq.n	80047d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	3324      	adds	r3, #36	; 0x24
 80047b6:	4618      	mov	r0, r3
 80047b8:	f000 fc76 	bl	80050a8 <xTaskRemoveFromEventList>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d001      	beq.n	80047c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80047c2:	f000 fd4b 	bl	800525c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80047c6:	7bfb      	ldrb	r3, [r7, #15]
 80047c8:	3b01      	subs	r3, #1
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80047ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	dce9      	bgt.n	80047aa <prvUnlockQueue+0x16>
 80047d6:	e000      	b.n	80047da <prvUnlockQueue+0x46>
					break;
 80047d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	22ff      	movs	r2, #255	; 0xff
 80047de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80047e2:	f001 f99f 	bl	8005b24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80047e6:	f001 f96d 	bl	8005ac4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80047f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80047f2:	e011      	b.n	8004818 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	691b      	ldr	r3, [r3, #16]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d012      	beq.n	8004822 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	3310      	adds	r3, #16
 8004800:	4618      	mov	r0, r3
 8004802:	f000 fc51 	bl	80050a8 <xTaskRemoveFromEventList>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800480c:	f000 fd26 	bl	800525c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004810:	7bbb      	ldrb	r3, [r7, #14]
 8004812:	3b01      	subs	r3, #1
 8004814:	b2db      	uxtb	r3, r3
 8004816:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004818:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800481c:	2b00      	cmp	r3, #0
 800481e:	dce9      	bgt.n	80047f4 <prvUnlockQueue+0x60>
 8004820:	e000      	b.n	8004824 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004822:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	22ff      	movs	r2, #255	; 0xff
 8004828:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800482c:	f001 f97a 	bl	8005b24 <vPortExitCritical>
}
 8004830:	bf00      	nop
 8004832:	3710      	adds	r7, #16
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004840:	f001 f940 	bl	8005ac4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004848:	2b00      	cmp	r3, #0
 800484a:	d102      	bne.n	8004852 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800484c:	2301      	movs	r3, #1
 800484e:	60fb      	str	r3, [r7, #12]
 8004850:	e001      	b.n	8004856 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004852:	2300      	movs	r3, #0
 8004854:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004856:	f001 f965 	bl	8005b24 <vPortExitCritical>

	return xReturn;
 800485a:	68fb      	ldr	r3, [r7, #12]
}
 800485c:	4618      	mov	r0, r3
 800485e:	3710      	adds	r7, #16
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800486c:	f001 f92a 	bl	8005ac4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004878:	429a      	cmp	r2, r3
 800487a:	d102      	bne.n	8004882 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800487c:	2301      	movs	r3, #1
 800487e:	60fb      	str	r3, [r7, #12]
 8004880:	e001      	b.n	8004886 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004882:	2300      	movs	r3, #0
 8004884:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004886:	f001 f94d 	bl	8005b24 <vPortExitCritical>

	return xReturn;
 800488a:	68fb      	ldr	r3, [r7, #12]
}
 800488c:	4618      	mov	r0, r3
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004894:	b580      	push	{r7, lr}
 8004896:	b08e      	sub	sp, #56	; 0x38
 8004898:	af04      	add	r7, sp, #16
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]
 80048a0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80048a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10a      	bne.n	80048be <xTaskCreateStatic+0x2a>
	__asm volatile
 80048a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ac:	f383 8811 	msr	BASEPRI, r3
 80048b0:	f3bf 8f6f 	isb	sy
 80048b4:	f3bf 8f4f 	dsb	sy
 80048b8:	623b      	str	r3, [r7, #32]
}
 80048ba:	bf00      	nop
 80048bc:	e7fe      	b.n	80048bc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80048be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d10a      	bne.n	80048da <xTaskCreateStatic+0x46>
	__asm volatile
 80048c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048c8:	f383 8811 	msr	BASEPRI, r3
 80048cc:	f3bf 8f6f 	isb	sy
 80048d0:	f3bf 8f4f 	dsb	sy
 80048d4:	61fb      	str	r3, [r7, #28]
}
 80048d6:	bf00      	nop
 80048d8:	e7fe      	b.n	80048d8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80048da:	2354      	movs	r3, #84	; 0x54
 80048dc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	2b54      	cmp	r3, #84	; 0x54
 80048e2:	d00a      	beq.n	80048fa <xTaskCreateStatic+0x66>
	__asm volatile
 80048e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e8:	f383 8811 	msr	BASEPRI, r3
 80048ec:	f3bf 8f6f 	isb	sy
 80048f0:	f3bf 8f4f 	dsb	sy
 80048f4:	61bb      	str	r3, [r7, #24]
}
 80048f6:	bf00      	nop
 80048f8:	e7fe      	b.n	80048f8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80048fa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80048fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d01e      	beq.n	8004940 <xTaskCreateStatic+0xac>
 8004902:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004904:	2b00      	cmp	r3, #0
 8004906:	d01b      	beq.n	8004940 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800490a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800490c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004910:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004914:	2202      	movs	r2, #2
 8004916:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800491a:	2300      	movs	r3, #0
 800491c:	9303      	str	r3, [sp, #12]
 800491e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004920:	9302      	str	r3, [sp, #8]
 8004922:	f107 0314 	add.w	r3, r7, #20
 8004926:	9301      	str	r3, [sp, #4]
 8004928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	68b9      	ldr	r1, [r7, #8]
 8004932:	68f8      	ldr	r0, [r7, #12]
 8004934:	f000 f850 	bl	80049d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004938:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800493a:	f000 f8d5 	bl	8004ae8 <prvAddNewTaskToReadyList>
 800493e:	e001      	b.n	8004944 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004940:	2300      	movs	r3, #0
 8004942:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004944:	697b      	ldr	r3, [r7, #20]
	}
 8004946:	4618      	mov	r0, r3
 8004948:	3728      	adds	r7, #40	; 0x28
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800494e:	b580      	push	{r7, lr}
 8004950:	b08c      	sub	sp, #48	; 0x30
 8004952:	af04      	add	r7, sp, #16
 8004954:	60f8      	str	r0, [r7, #12]
 8004956:	60b9      	str	r1, [r7, #8]
 8004958:	603b      	str	r3, [r7, #0]
 800495a:	4613      	mov	r3, r2
 800495c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800495e:	88fb      	ldrh	r3, [r7, #6]
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	4618      	mov	r0, r3
 8004964:	f001 f9d0 	bl	8005d08 <pvPortMalloc>
 8004968:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d00e      	beq.n	800498e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004970:	2054      	movs	r0, #84	; 0x54
 8004972:	f001 f9c9 	bl	8005d08 <pvPortMalloc>
 8004976:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d003      	beq.n	8004986 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	697a      	ldr	r2, [r7, #20]
 8004982:	631a      	str	r2, [r3, #48]	; 0x30
 8004984:	e005      	b.n	8004992 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004986:	6978      	ldr	r0, [r7, #20]
 8004988:	f001 fa8a 	bl	8005ea0 <vPortFree>
 800498c:	e001      	b.n	8004992 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800498e:	2300      	movs	r3, #0
 8004990:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d017      	beq.n	80049c8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004998:	69fb      	ldr	r3, [r7, #28]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80049a0:	88fa      	ldrh	r2, [r7, #6]
 80049a2:	2300      	movs	r3, #0
 80049a4:	9303      	str	r3, [sp, #12]
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	9302      	str	r3, [sp, #8]
 80049aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049ac:	9301      	str	r3, [sp, #4]
 80049ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b0:	9300      	str	r3, [sp, #0]
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	68b9      	ldr	r1, [r7, #8]
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	f000 f80e 	bl	80049d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80049bc:	69f8      	ldr	r0, [r7, #28]
 80049be:	f000 f893 	bl	8004ae8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80049c2:	2301      	movs	r3, #1
 80049c4:	61bb      	str	r3, [r7, #24]
 80049c6:	e002      	b.n	80049ce <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80049c8:	f04f 33ff 	mov.w	r3, #4294967295
 80049cc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80049ce:	69bb      	ldr	r3, [r7, #24]
	}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3720      	adds	r7, #32
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b088      	sub	sp, #32
 80049dc:	af00      	add	r7, sp, #0
 80049de:	60f8      	str	r0, [r7, #12]
 80049e0:	60b9      	str	r1, [r7, #8]
 80049e2:	607a      	str	r2, [r7, #4]
 80049e4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80049e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80049f0:	3b01      	subs	r3, #1
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	4413      	add	r3, r2
 80049f6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	f023 0307 	bic.w	r3, r3, #7
 80049fe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	f003 0307 	and.w	r3, r3, #7
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d00a      	beq.n	8004a20 <prvInitialiseNewTask+0x48>
	__asm volatile
 8004a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a0e:	f383 8811 	msr	BASEPRI, r3
 8004a12:	f3bf 8f6f 	isb	sy
 8004a16:	f3bf 8f4f 	dsb	sy
 8004a1a:	617b      	str	r3, [r7, #20]
}
 8004a1c:	bf00      	nop
 8004a1e:	e7fe      	b.n	8004a1e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d01f      	beq.n	8004a66 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a26:	2300      	movs	r3, #0
 8004a28:	61fb      	str	r3, [r7, #28]
 8004a2a:	e012      	b.n	8004a52 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004a2c:	68ba      	ldr	r2, [r7, #8]
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	4413      	add	r3, r2
 8004a32:	7819      	ldrb	r1, [r3, #0]
 8004a34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	4413      	add	r3, r2
 8004a3a:	3334      	adds	r3, #52	; 0x34
 8004a3c:	460a      	mov	r2, r1
 8004a3e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004a40:	68ba      	ldr	r2, [r7, #8]
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	4413      	add	r3, r2
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d006      	beq.n	8004a5a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	3301      	adds	r3, #1
 8004a50:	61fb      	str	r3, [r7, #28]
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	2b0f      	cmp	r3, #15
 8004a56:	d9e9      	bls.n	8004a2c <prvInitialiseNewTask+0x54>
 8004a58:	e000      	b.n	8004a5c <prvInitialiseNewTask+0x84>
			{
				break;
 8004a5a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a64:	e003      	b.n	8004a6e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a70:	2b06      	cmp	r3, #6
 8004a72:	d901      	bls.n	8004a78 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004a74:	2306      	movs	r3, #6
 8004a76:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004a7c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004a82:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a86:	2200      	movs	r2, #0
 8004a88:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a8c:	3304      	adds	r3, #4
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f7fe ff2c 	bl	80038ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a96:	3318      	adds	r3, #24
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f7fe ff27 	bl	80038ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004aa2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aa6:	f1c3 0207 	rsb	r2, r3, #7
 8004aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aac:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ab0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ab2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004ac2:	683a      	ldr	r2, [r7, #0]
 8004ac4:	68f9      	ldr	r1, [r7, #12]
 8004ac6:	69b8      	ldr	r0, [r7, #24]
 8004ac8:	f000 fecc 	bl	8005864 <pxPortInitialiseStack>
 8004acc:	4602      	mov	r2, r0
 8004ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ad0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d002      	beq.n	8004ade <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ada:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004adc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ade:	bf00      	nop
 8004ae0:	3720      	adds	r7, #32
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
	...

08004ae8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004af0:	f000 ffe8 	bl	8005ac4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004af4:	4b2a      	ldr	r3, [pc, #168]	; (8004ba0 <prvAddNewTaskToReadyList+0xb8>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	3301      	adds	r3, #1
 8004afa:	4a29      	ldr	r2, [pc, #164]	; (8004ba0 <prvAddNewTaskToReadyList+0xb8>)
 8004afc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004afe:	4b29      	ldr	r3, [pc, #164]	; (8004ba4 <prvAddNewTaskToReadyList+0xbc>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d109      	bne.n	8004b1a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004b06:	4a27      	ldr	r2, [pc, #156]	; (8004ba4 <prvAddNewTaskToReadyList+0xbc>)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004b0c:	4b24      	ldr	r3, [pc, #144]	; (8004ba0 <prvAddNewTaskToReadyList+0xb8>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d110      	bne.n	8004b36 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004b14:	f000 fbc6 	bl	80052a4 <prvInitialiseTaskLists>
 8004b18:	e00d      	b.n	8004b36 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004b1a:	4b23      	ldr	r3, [pc, #140]	; (8004ba8 <prvAddNewTaskToReadyList+0xc0>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d109      	bne.n	8004b36 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004b22:	4b20      	ldr	r3, [pc, #128]	; (8004ba4 <prvAddNewTaskToReadyList+0xbc>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d802      	bhi.n	8004b36 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004b30:	4a1c      	ldr	r2, [pc, #112]	; (8004ba4 <prvAddNewTaskToReadyList+0xbc>)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004b36:	4b1d      	ldr	r3, [pc, #116]	; (8004bac <prvAddNewTaskToReadyList+0xc4>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	4a1b      	ldr	r2, [pc, #108]	; (8004bac <prvAddNewTaskToReadyList+0xc4>)
 8004b3e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b44:	2201      	movs	r2, #1
 8004b46:	409a      	lsls	r2, r3
 8004b48:	4b19      	ldr	r3, [pc, #100]	; (8004bb0 <prvAddNewTaskToReadyList+0xc8>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	4a18      	ldr	r2, [pc, #96]	; (8004bb0 <prvAddNewTaskToReadyList+0xc8>)
 8004b50:	6013      	str	r3, [r2, #0]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b56:	4613      	mov	r3, r2
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	4413      	add	r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	4a15      	ldr	r2, [pc, #84]	; (8004bb4 <prvAddNewTaskToReadyList+0xcc>)
 8004b60:	441a      	add	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	3304      	adds	r3, #4
 8004b66:	4619      	mov	r1, r3
 8004b68:	4610      	mov	r0, r2
 8004b6a:	f7fe fecc 	bl	8003906 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004b6e:	f000 ffd9 	bl	8005b24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004b72:	4b0d      	ldr	r3, [pc, #52]	; (8004ba8 <prvAddNewTaskToReadyList+0xc0>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00e      	beq.n	8004b98 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004b7a:	4b0a      	ldr	r3, [pc, #40]	; (8004ba4 <prvAddNewTaskToReadyList+0xbc>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d207      	bcs.n	8004b98 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004b88:	4b0b      	ldr	r3, [pc, #44]	; (8004bb8 <prvAddNewTaskToReadyList+0xd0>)
 8004b8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b8e:	601a      	str	r2, [r3, #0]
 8004b90:	f3bf 8f4f 	dsb	sy
 8004b94:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b98:	bf00      	nop
 8004b9a:	3708      	adds	r7, #8
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}
 8004ba0:	200004b4 	.word	0x200004b4
 8004ba4:	200003b4 	.word	0x200003b4
 8004ba8:	200004c0 	.word	0x200004c0
 8004bac:	200004d0 	.word	0x200004d0
 8004bb0:	200004bc 	.word	0x200004bc
 8004bb4:	200003b8 	.word	0x200003b8
 8004bb8:	e000ed04 	.word	0xe000ed04

08004bbc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d017      	beq.n	8004bfe <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004bce:	4b13      	ldr	r3, [pc, #76]	; (8004c1c <vTaskDelay+0x60>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00a      	beq.n	8004bec <vTaskDelay+0x30>
	__asm volatile
 8004bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bda:	f383 8811 	msr	BASEPRI, r3
 8004bde:	f3bf 8f6f 	isb	sy
 8004be2:	f3bf 8f4f 	dsb	sy
 8004be6:	60bb      	str	r3, [r7, #8]
}
 8004be8:	bf00      	nop
 8004bea:	e7fe      	b.n	8004bea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004bec:	f000 f87a 	bl	8004ce4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004bf0:	2100      	movs	r1, #0
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 fdd0 	bl	8005798 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004bf8:	f000 f882 	bl	8004d00 <xTaskResumeAll>
 8004bfc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d107      	bne.n	8004c14 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004c04:	4b06      	ldr	r3, [pc, #24]	; (8004c20 <vTaskDelay+0x64>)
 8004c06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c0a:	601a      	str	r2, [r3, #0]
 8004c0c:	f3bf 8f4f 	dsb	sy
 8004c10:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004c14:	bf00      	nop
 8004c16:	3710      	adds	r7, #16
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	200004dc 	.word	0x200004dc
 8004c20:	e000ed04 	.word	0xe000ed04

08004c24 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b08a      	sub	sp, #40	; 0x28
 8004c28:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004c32:	463a      	mov	r2, r7
 8004c34:	1d39      	adds	r1, r7, #4
 8004c36:	f107 0308 	add.w	r3, r7, #8
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f7fc f8b4 	bl	8000da8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004c40:	6839      	ldr	r1, [r7, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	9202      	str	r2, [sp, #8]
 8004c48:	9301      	str	r3, [sp, #4]
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	9300      	str	r3, [sp, #0]
 8004c4e:	2300      	movs	r3, #0
 8004c50:	460a      	mov	r2, r1
 8004c52:	491e      	ldr	r1, [pc, #120]	; (8004ccc <vTaskStartScheduler+0xa8>)
 8004c54:	481e      	ldr	r0, [pc, #120]	; (8004cd0 <vTaskStartScheduler+0xac>)
 8004c56:	f7ff fe1d 	bl	8004894 <xTaskCreateStatic>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	4a1d      	ldr	r2, [pc, #116]	; (8004cd4 <vTaskStartScheduler+0xb0>)
 8004c5e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004c60:	4b1c      	ldr	r3, [pc, #112]	; (8004cd4 <vTaskStartScheduler+0xb0>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d002      	beq.n	8004c6e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	617b      	str	r3, [r7, #20]
 8004c6c:	e001      	b.n	8004c72 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d116      	bne.n	8004ca6 <vTaskStartScheduler+0x82>
	__asm volatile
 8004c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c7c:	f383 8811 	msr	BASEPRI, r3
 8004c80:	f3bf 8f6f 	isb	sy
 8004c84:	f3bf 8f4f 	dsb	sy
 8004c88:	613b      	str	r3, [r7, #16]
}
 8004c8a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004c8c:	4b12      	ldr	r3, [pc, #72]	; (8004cd8 <vTaskStartScheduler+0xb4>)
 8004c8e:	f04f 32ff 	mov.w	r2, #4294967295
 8004c92:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004c94:	4b11      	ldr	r3, [pc, #68]	; (8004cdc <vTaskStartScheduler+0xb8>)
 8004c96:	2201      	movs	r2, #1
 8004c98:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004c9a:	4b11      	ldr	r3, [pc, #68]	; (8004ce0 <vTaskStartScheduler+0xbc>)
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004ca0:	f000 fe6e 	bl	8005980 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004ca4:	e00e      	b.n	8004cc4 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cac:	d10a      	bne.n	8004cc4 <vTaskStartScheduler+0xa0>
	__asm volatile
 8004cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb2:	f383 8811 	msr	BASEPRI, r3
 8004cb6:	f3bf 8f6f 	isb	sy
 8004cba:	f3bf 8f4f 	dsb	sy
 8004cbe:	60fb      	str	r3, [r7, #12]
}
 8004cc0:	bf00      	nop
 8004cc2:	e7fe      	b.n	8004cc2 <vTaskStartScheduler+0x9e>
}
 8004cc4:	bf00      	nop
 8004cc6:	3718      	adds	r7, #24
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}
 8004ccc:	0800727c 	.word	0x0800727c
 8004cd0:	08005275 	.word	0x08005275
 8004cd4:	200004d8 	.word	0x200004d8
 8004cd8:	200004d4 	.word	0x200004d4
 8004cdc:	200004c0 	.word	0x200004c0
 8004ce0:	200004b8 	.word	0x200004b8

08004ce4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004ce8:	4b04      	ldr	r3, [pc, #16]	; (8004cfc <vTaskSuspendAll+0x18>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	3301      	adds	r3, #1
 8004cee:	4a03      	ldr	r2, [pc, #12]	; (8004cfc <vTaskSuspendAll+0x18>)
 8004cf0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004cf2:	bf00      	nop
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr
 8004cfc:	200004dc 	.word	0x200004dc

08004d00 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004d06:	2300      	movs	r3, #0
 8004d08:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004d0e:	4b41      	ldr	r3, [pc, #260]	; (8004e14 <xTaskResumeAll+0x114>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d10a      	bne.n	8004d2c <xTaskResumeAll+0x2c>
	__asm volatile
 8004d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d1a:	f383 8811 	msr	BASEPRI, r3
 8004d1e:	f3bf 8f6f 	isb	sy
 8004d22:	f3bf 8f4f 	dsb	sy
 8004d26:	603b      	str	r3, [r7, #0]
}
 8004d28:	bf00      	nop
 8004d2a:	e7fe      	b.n	8004d2a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004d2c:	f000 feca 	bl	8005ac4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004d30:	4b38      	ldr	r3, [pc, #224]	; (8004e14 <xTaskResumeAll+0x114>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	3b01      	subs	r3, #1
 8004d36:	4a37      	ldr	r2, [pc, #220]	; (8004e14 <xTaskResumeAll+0x114>)
 8004d38:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d3a:	4b36      	ldr	r3, [pc, #216]	; (8004e14 <xTaskResumeAll+0x114>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d161      	bne.n	8004e06 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004d42:	4b35      	ldr	r3, [pc, #212]	; (8004e18 <xTaskResumeAll+0x118>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d05d      	beq.n	8004e06 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d4a:	e02e      	b.n	8004daa <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d4c:	4b33      	ldr	r3, [pc, #204]	; (8004e1c <xTaskResumeAll+0x11c>)
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	3318      	adds	r3, #24
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f7fe fe31 	bl	80039c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	3304      	adds	r3, #4
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7fe fe2c 	bl	80039c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	409a      	lsls	r2, r3
 8004d70:	4b2b      	ldr	r3, [pc, #172]	; (8004e20 <xTaskResumeAll+0x120>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	4a2a      	ldr	r2, [pc, #168]	; (8004e20 <xTaskResumeAll+0x120>)
 8004d78:	6013      	str	r3, [r2, #0]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d7e:	4613      	mov	r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4413      	add	r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	4a27      	ldr	r2, [pc, #156]	; (8004e24 <xTaskResumeAll+0x124>)
 8004d88:	441a      	add	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	3304      	adds	r3, #4
 8004d8e:	4619      	mov	r1, r3
 8004d90:	4610      	mov	r0, r2
 8004d92:	f7fe fdb8 	bl	8003906 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d9a:	4b23      	ldr	r3, [pc, #140]	; (8004e28 <xTaskResumeAll+0x128>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d302      	bcc.n	8004daa <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004da4:	4b21      	ldr	r3, [pc, #132]	; (8004e2c <xTaskResumeAll+0x12c>)
 8004da6:	2201      	movs	r2, #1
 8004da8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004daa:	4b1c      	ldr	r3, [pc, #112]	; (8004e1c <xTaskResumeAll+0x11c>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1cc      	bne.n	8004d4c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d001      	beq.n	8004dbc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004db8:	f000 fb12 	bl	80053e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004dbc:	4b1c      	ldr	r3, [pc, #112]	; (8004e30 <xTaskResumeAll+0x130>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d010      	beq.n	8004dea <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004dc8:	f000 f836 	bl	8004e38 <xTaskIncrementTick>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d002      	beq.n	8004dd8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004dd2:	4b16      	ldr	r3, [pc, #88]	; (8004e2c <xTaskResumeAll+0x12c>)
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d1f1      	bne.n	8004dc8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004de4:	4b12      	ldr	r3, [pc, #72]	; (8004e30 <xTaskResumeAll+0x130>)
 8004de6:	2200      	movs	r2, #0
 8004de8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004dea:	4b10      	ldr	r3, [pc, #64]	; (8004e2c <xTaskResumeAll+0x12c>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d009      	beq.n	8004e06 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004df2:	2301      	movs	r3, #1
 8004df4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004df6:	4b0f      	ldr	r3, [pc, #60]	; (8004e34 <xTaskResumeAll+0x134>)
 8004df8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dfc:	601a      	str	r2, [r3, #0]
 8004dfe:	f3bf 8f4f 	dsb	sy
 8004e02:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004e06:	f000 fe8d 	bl	8005b24 <vPortExitCritical>

	return xAlreadyYielded;
 8004e0a:	68bb      	ldr	r3, [r7, #8]
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3710      	adds	r7, #16
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	200004dc 	.word	0x200004dc
 8004e18:	200004b4 	.word	0x200004b4
 8004e1c:	20000474 	.word	0x20000474
 8004e20:	200004bc 	.word	0x200004bc
 8004e24:	200003b8 	.word	0x200003b8
 8004e28:	200003b4 	.word	0x200003b4
 8004e2c:	200004c8 	.word	0x200004c8
 8004e30:	200004c4 	.word	0x200004c4
 8004e34:	e000ed04 	.word	0xe000ed04

08004e38 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b086      	sub	sp, #24
 8004e3c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e42:	4b4e      	ldr	r3, [pc, #312]	; (8004f7c <xTaskIncrementTick+0x144>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	f040 808e 	bne.w	8004f68 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004e4c:	4b4c      	ldr	r3, [pc, #304]	; (8004f80 <xTaskIncrementTick+0x148>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	3301      	adds	r3, #1
 8004e52:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004e54:	4a4a      	ldr	r2, [pc, #296]	; (8004f80 <xTaskIncrementTick+0x148>)
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d120      	bne.n	8004ea2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004e60:	4b48      	ldr	r3, [pc, #288]	; (8004f84 <xTaskIncrementTick+0x14c>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00a      	beq.n	8004e80 <xTaskIncrementTick+0x48>
	__asm volatile
 8004e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e6e:	f383 8811 	msr	BASEPRI, r3
 8004e72:	f3bf 8f6f 	isb	sy
 8004e76:	f3bf 8f4f 	dsb	sy
 8004e7a:	603b      	str	r3, [r7, #0]
}
 8004e7c:	bf00      	nop
 8004e7e:	e7fe      	b.n	8004e7e <xTaskIncrementTick+0x46>
 8004e80:	4b40      	ldr	r3, [pc, #256]	; (8004f84 <xTaskIncrementTick+0x14c>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	60fb      	str	r3, [r7, #12]
 8004e86:	4b40      	ldr	r3, [pc, #256]	; (8004f88 <xTaskIncrementTick+0x150>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a3e      	ldr	r2, [pc, #248]	; (8004f84 <xTaskIncrementTick+0x14c>)
 8004e8c:	6013      	str	r3, [r2, #0]
 8004e8e:	4a3e      	ldr	r2, [pc, #248]	; (8004f88 <xTaskIncrementTick+0x150>)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6013      	str	r3, [r2, #0]
 8004e94:	4b3d      	ldr	r3, [pc, #244]	; (8004f8c <xTaskIncrementTick+0x154>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	3301      	adds	r3, #1
 8004e9a:	4a3c      	ldr	r2, [pc, #240]	; (8004f8c <xTaskIncrementTick+0x154>)
 8004e9c:	6013      	str	r3, [r2, #0]
 8004e9e:	f000 fa9f 	bl	80053e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004ea2:	4b3b      	ldr	r3, [pc, #236]	; (8004f90 <xTaskIncrementTick+0x158>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	693a      	ldr	r2, [r7, #16]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d348      	bcc.n	8004f3e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004eac:	4b35      	ldr	r3, [pc, #212]	; (8004f84 <xTaskIncrementTick+0x14c>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d104      	bne.n	8004ec0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004eb6:	4b36      	ldr	r3, [pc, #216]	; (8004f90 <xTaskIncrementTick+0x158>)
 8004eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8004ebc:	601a      	str	r2, [r3, #0]
					break;
 8004ebe:	e03e      	b.n	8004f3e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ec0:	4b30      	ldr	r3, [pc, #192]	; (8004f84 <xTaskIncrementTick+0x14c>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68db      	ldr	r3, [r3, #12]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d203      	bcs.n	8004ee0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004ed8:	4a2d      	ldr	r2, [pc, #180]	; (8004f90 <xTaskIncrementTick+0x158>)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004ede:	e02e      	b.n	8004f3e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	3304      	adds	r3, #4
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f7fe fd6b 	bl	80039c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d004      	beq.n	8004efc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	3318      	adds	r3, #24
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f7fe fd62 	bl	80039c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f00:	2201      	movs	r2, #1
 8004f02:	409a      	lsls	r2, r3
 8004f04:	4b23      	ldr	r3, [pc, #140]	; (8004f94 <xTaskIncrementTick+0x15c>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	4a22      	ldr	r2, [pc, #136]	; (8004f94 <xTaskIncrementTick+0x15c>)
 8004f0c:	6013      	str	r3, [r2, #0]
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f12:	4613      	mov	r3, r2
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	4413      	add	r3, r2
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	4a1f      	ldr	r2, [pc, #124]	; (8004f98 <xTaskIncrementTick+0x160>)
 8004f1c:	441a      	add	r2, r3
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	3304      	adds	r3, #4
 8004f22:	4619      	mov	r1, r3
 8004f24:	4610      	mov	r0, r2
 8004f26:	f7fe fcee 	bl	8003906 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f2e:	4b1b      	ldr	r3, [pc, #108]	; (8004f9c <xTaskIncrementTick+0x164>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d3b9      	bcc.n	8004eac <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f3c:	e7b6      	b.n	8004eac <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004f3e:	4b17      	ldr	r3, [pc, #92]	; (8004f9c <xTaskIncrementTick+0x164>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f44:	4914      	ldr	r1, [pc, #80]	; (8004f98 <xTaskIncrementTick+0x160>)
 8004f46:	4613      	mov	r3, r2
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	4413      	add	r3, r2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	440b      	add	r3, r1
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d901      	bls.n	8004f5a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004f56:	2301      	movs	r3, #1
 8004f58:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004f5a:	4b11      	ldr	r3, [pc, #68]	; (8004fa0 <xTaskIncrementTick+0x168>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d007      	beq.n	8004f72 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004f62:	2301      	movs	r3, #1
 8004f64:	617b      	str	r3, [r7, #20]
 8004f66:	e004      	b.n	8004f72 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004f68:	4b0e      	ldr	r3, [pc, #56]	; (8004fa4 <xTaskIncrementTick+0x16c>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	4a0d      	ldr	r2, [pc, #52]	; (8004fa4 <xTaskIncrementTick+0x16c>)
 8004f70:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004f72:	697b      	ldr	r3, [r7, #20]
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3718      	adds	r7, #24
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	200004dc 	.word	0x200004dc
 8004f80:	200004b8 	.word	0x200004b8
 8004f84:	2000046c 	.word	0x2000046c
 8004f88:	20000470 	.word	0x20000470
 8004f8c:	200004cc 	.word	0x200004cc
 8004f90:	200004d4 	.word	0x200004d4
 8004f94:	200004bc 	.word	0x200004bc
 8004f98:	200003b8 	.word	0x200003b8
 8004f9c:	200003b4 	.word	0x200003b4
 8004fa0:	200004c8 	.word	0x200004c8
 8004fa4:	200004c4 	.word	0x200004c4

08004fa8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b087      	sub	sp, #28
 8004fac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004fae:	4b27      	ldr	r3, [pc, #156]	; (800504c <vTaskSwitchContext+0xa4>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d003      	beq.n	8004fbe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004fb6:	4b26      	ldr	r3, [pc, #152]	; (8005050 <vTaskSwitchContext+0xa8>)
 8004fb8:	2201      	movs	r2, #1
 8004fba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004fbc:	e03f      	b.n	800503e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8004fbe:	4b24      	ldr	r3, [pc, #144]	; (8005050 <vTaskSwitchContext+0xa8>)
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fc4:	4b23      	ldr	r3, [pc, #140]	; (8005054 <vTaskSwitchContext+0xac>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	fab3 f383 	clz	r3, r3
 8004fd0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004fd2:	7afb      	ldrb	r3, [r7, #11]
 8004fd4:	f1c3 031f 	rsb	r3, r3, #31
 8004fd8:	617b      	str	r3, [r7, #20]
 8004fda:	491f      	ldr	r1, [pc, #124]	; (8005058 <vTaskSwitchContext+0xb0>)
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	4413      	add	r3, r2
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	440b      	add	r3, r1
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10a      	bne.n	8005004 <vTaskSwitchContext+0x5c>
	__asm volatile
 8004fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ff2:	f383 8811 	msr	BASEPRI, r3
 8004ff6:	f3bf 8f6f 	isb	sy
 8004ffa:	f3bf 8f4f 	dsb	sy
 8004ffe:	607b      	str	r3, [r7, #4]
}
 8005000:	bf00      	nop
 8005002:	e7fe      	b.n	8005002 <vTaskSwitchContext+0x5a>
 8005004:	697a      	ldr	r2, [r7, #20]
 8005006:	4613      	mov	r3, r2
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	4413      	add	r3, r2
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	4a12      	ldr	r2, [pc, #72]	; (8005058 <vTaskSwitchContext+0xb0>)
 8005010:	4413      	add	r3, r2
 8005012:	613b      	str	r3, [r7, #16]
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	685a      	ldr	r2, [r3, #4]
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	605a      	str	r2, [r3, #4]
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	3308      	adds	r3, #8
 8005026:	429a      	cmp	r2, r3
 8005028:	d104      	bne.n	8005034 <vTaskSwitchContext+0x8c>
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	685a      	ldr	r2, [r3, #4]
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	605a      	str	r2, [r3, #4]
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	4a08      	ldr	r2, [pc, #32]	; (800505c <vTaskSwitchContext+0xb4>)
 800503c:	6013      	str	r3, [r2, #0]
}
 800503e:	bf00      	nop
 8005040:	371c      	adds	r7, #28
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	200004dc 	.word	0x200004dc
 8005050:	200004c8 	.word	0x200004c8
 8005054:	200004bc 	.word	0x200004bc
 8005058:	200003b8 	.word	0x200003b8
 800505c:	200003b4 	.word	0x200003b4

08005060 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d10a      	bne.n	8005086 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005074:	f383 8811 	msr	BASEPRI, r3
 8005078:	f3bf 8f6f 	isb	sy
 800507c:	f3bf 8f4f 	dsb	sy
 8005080:	60fb      	str	r3, [r7, #12]
}
 8005082:	bf00      	nop
 8005084:	e7fe      	b.n	8005084 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005086:	4b07      	ldr	r3, [pc, #28]	; (80050a4 <vTaskPlaceOnEventList+0x44>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	3318      	adds	r3, #24
 800508c:	4619      	mov	r1, r3
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f7fe fc5d 	bl	800394e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005094:	2101      	movs	r1, #1
 8005096:	6838      	ldr	r0, [r7, #0]
 8005098:	f000 fb7e 	bl	8005798 <prvAddCurrentTaskToDelayedList>
}
 800509c:	bf00      	nop
 800509e:	3710      	adds	r7, #16
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	200003b4 	.word	0x200003b4

080050a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b086      	sub	sp, #24
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	68db      	ldr	r3, [r3, #12]
 80050b6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d10a      	bne.n	80050d4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80050be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c2:	f383 8811 	msr	BASEPRI, r3
 80050c6:	f3bf 8f6f 	isb	sy
 80050ca:	f3bf 8f4f 	dsb	sy
 80050ce:	60fb      	str	r3, [r7, #12]
}
 80050d0:	bf00      	nop
 80050d2:	e7fe      	b.n	80050d2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	3318      	adds	r3, #24
 80050d8:	4618      	mov	r0, r3
 80050da:	f7fe fc71 	bl	80039c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050de:	4b1d      	ldr	r3, [pc, #116]	; (8005154 <xTaskRemoveFromEventList+0xac>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d11c      	bne.n	8005120 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	3304      	adds	r3, #4
 80050ea:	4618      	mov	r0, r3
 80050ec:	f7fe fc68 	bl	80039c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050f4:	2201      	movs	r2, #1
 80050f6:	409a      	lsls	r2, r3
 80050f8:	4b17      	ldr	r3, [pc, #92]	; (8005158 <xTaskRemoveFromEventList+0xb0>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	4a16      	ldr	r2, [pc, #88]	; (8005158 <xTaskRemoveFromEventList+0xb0>)
 8005100:	6013      	str	r3, [r2, #0]
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005106:	4613      	mov	r3, r2
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	4413      	add	r3, r2
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4a13      	ldr	r2, [pc, #76]	; (800515c <xTaskRemoveFromEventList+0xb4>)
 8005110:	441a      	add	r2, r3
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	3304      	adds	r3, #4
 8005116:	4619      	mov	r1, r3
 8005118:	4610      	mov	r0, r2
 800511a:	f7fe fbf4 	bl	8003906 <vListInsertEnd>
 800511e:	e005      	b.n	800512c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	3318      	adds	r3, #24
 8005124:	4619      	mov	r1, r3
 8005126:	480e      	ldr	r0, [pc, #56]	; (8005160 <xTaskRemoveFromEventList+0xb8>)
 8005128:	f7fe fbed 	bl	8003906 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005130:	4b0c      	ldr	r3, [pc, #48]	; (8005164 <xTaskRemoveFromEventList+0xbc>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005136:	429a      	cmp	r2, r3
 8005138:	d905      	bls.n	8005146 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800513a:	2301      	movs	r3, #1
 800513c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800513e:	4b0a      	ldr	r3, [pc, #40]	; (8005168 <xTaskRemoveFromEventList+0xc0>)
 8005140:	2201      	movs	r2, #1
 8005142:	601a      	str	r2, [r3, #0]
 8005144:	e001      	b.n	800514a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005146:	2300      	movs	r3, #0
 8005148:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800514a:	697b      	ldr	r3, [r7, #20]
}
 800514c:	4618      	mov	r0, r3
 800514e:	3718      	adds	r7, #24
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	200004dc 	.word	0x200004dc
 8005158:	200004bc 	.word	0x200004bc
 800515c:	200003b8 	.word	0x200003b8
 8005160:	20000474 	.word	0x20000474
 8005164:	200003b4 	.word	0x200003b4
 8005168:	200004c8 	.word	0x200004c8

0800516c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005174:	4b06      	ldr	r3, [pc, #24]	; (8005190 <vTaskInternalSetTimeOutState+0x24>)
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800517c:	4b05      	ldr	r3, [pc, #20]	; (8005194 <vTaskInternalSetTimeOutState+0x28>)
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	605a      	str	r2, [r3, #4]
}
 8005184:	bf00      	nop
 8005186:	370c      	adds	r7, #12
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr
 8005190:	200004cc 	.word	0x200004cc
 8005194:	200004b8 	.word	0x200004b8

08005198 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b088      	sub	sp, #32
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d10a      	bne.n	80051be <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80051a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ac:	f383 8811 	msr	BASEPRI, r3
 80051b0:	f3bf 8f6f 	isb	sy
 80051b4:	f3bf 8f4f 	dsb	sy
 80051b8:	613b      	str	r3, [r7, #16]
}
 80051ba:	bf00      	nop
 80051bc:	e7fe      	b.n	80051bc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d10a      	bne.n	80051da <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80051c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c8:	f383 8811 	msr	BASEPRI, r3
 80051cc:	f3bf 8f6f 	isb	sy
 80051d0:	f3bf 8f4f 	dsb	sy
 80051d4:	60fb      	str	r3, [r7, #12]
}
 80051d6:	bf00      	nop
 80051d8:	e7fe      	b.n	80051d8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80051da:	f000 fc73 	bl	8005ac4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80051de:	4b1d      	ldr	r3, [pc, #116]	; (8005254 <xTaskCheckForTimeOut+0xbc>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	69ba      	ldr	r2, [r7, #24]
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f6:	d102      	bne.n	80051fe <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80051f8:	2300      	movs	r3, #0
 80051fa:	61fb      	str	r3, [r7, #28]
 80051fc:	e023      	b.n	8005246 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	4b15      	ldr	r3, [pc, #84]	; (8005258 <xTaskCheckForTimeOut+0xc0>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	429a      	cmp	r2, r3
 8005208:	d007      	beq.n	800521a <xTaskCheckForTimeOut+0x82>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	69ba      	ldr	r2, [r7, #24]
 8005210:	429a      	cmp	r2, r3
 8005212:	d302      	bcc.n	800521a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005214:	2301      	movs	r3, #1
 8005216:	61fb      	str	r3, [r7, #28]
 8005218:	e015      	b.n	8005246 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	697a      	ldr	r2, [r7, #20]
 8005220:	429a      	cmp	r2, r3
 8005222:	d20b      	bcs.n	800523c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	1ad2      	subs	r2, r2, r3
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	f7ff ff9b 	bl	800516c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005236:	2300      	movs	r3, #0
 8005238:	61fb      	str	r3, [r7, #28]
 800523a:	e004      	b.n	8005246 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	2200      	movs	r2, #0
 8005240:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005242:	2301      	movs	r3, #1
 8005244:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005246:	f000 fc6d 	bl	8005b24 <vPortExitCritical>

	return xReturn;
 800524a:	69fb      	ldr	r3, [r7, #28]
}
 800524c:	4618      	mov	r0, r3
 800524e:	3720      	adds	r7, #32
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}
 8005254:	200004b8 	.word	0x200004b8
 8005258:	200004cc 	.word	0x200004cc

0800525c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800525c:	b480      	push	{r7}
 800525e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005260:	4b03      	ldr	r3, [pc, #12]	; (8005270 <vTaskMissedYield+0x14>)
 8005262:	2201      	movs	r2, #1
 8005264:	601a      	str	r2, [r3, #0]
}
 8005266:	bf00      	nop
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr
 8005270:	200004c8 	.word	0x200004c8

08005274 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800527c:	f000 f852 	bl	8005324 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005280:	4b06      	ldr	r3, [pc, #24]	; (800529c <prvIdleTask+0x28>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2b01      	cmp	r3, #1
 8005286:	d9f9      	bls.n	800527c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005288:	4b05      	ldr	r3, [pc, #20]	; (80052a0 <prvIdleTask+0x2c>)
 800528a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800528e:	601a      	str	r2, [r3, #0]
 8005290:	f3bf 8f4f 	dsb	sy
 8005294:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005298:	e7f0      	b.n	800527c <prvIdleTask+0x8>
 800529a:	bf00      	nop
 800529c:	200003b8 	.word	0x200003b8
 80052a0:	e000ed04 	.word	0xe000ed04

080052a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b082      	sub	sp, #8
 80052a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80052aa:	2300      	movs	r3, #0
 80052ac:	607b      	str	r3, [r7, #4]
 80052ae:	e00c      	b.n	80052ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80052b0:	687a      	ldr	r2, [r7, #4]
 80052b2:	4613      	mov	r3, r2
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	4413      	add	r3, r2
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	4a12      	ldr	r2, [pc, #72]	; (8005304 <prvInitialiseTaskLists+0x60>)
 80052bc:	4413      	add	r3, r2
 80052be:	4618      	mov	r0, r3
 80052c0:	f7fe faf4 	bl	80038ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	3301      	adds	r3, #1
 80052c8:	607b      	str	r3, [r7, #4]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2b06      	cmp	r3, #6
 80052ce:	d9ef      	bls.n	80052b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80052d0:	480d      	ldr	r0, [pc, #52]	; (8005308 <prvInitialiseTaskLists+0x64>)
 80052d2:	f7fe faeb 	bl	80038ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80052d6:	480d      	ldr	r0, [pc, #52]	; (800530c <prvInitialiseTaskLists+0x68>)
 80052d8:	f7fe fae8 	bl	80038ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80052dc:	480c      	ldr	r0, [pc, #48]	; (8005310 <prvInitialiseTaskLists+0x6c>)
 80052de:	f7fe fae5 	bl	80038ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80052e2:	480c      	ldr	r0, [pc, #48]	; (8005314 <prvInitialiseTaskLists+0x70>)
 80052e4:	f7fe fae2 	bl	80038ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80052e8:	480b      	ldr	r0, [pc, #44]	; (8005318 <prvInitialiseTaskLists+0x74>)
 80052ea:	f7fe fadf 	bl	80038ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80052ee:	4b0b      	ldr	r3, [pc, #44]	; (800531c <prvInitialiseTaskLists+0x78>)
 80052f0:	4a05      	ldr	r2, [pc, #20]	; (8005308 <prvInitialiseTaskLists+0x64>)
 80052f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80052f4:	4b0a      	ldr	r3, [pc, #40]	; (8005320 <prvInitialiseTaskLists+0x7c>)
 80052f6:	4a05      	ldr	r2, [pc, #20]	; (800530c <prvInitialiseTaskLists+0x68>)
 80052f8:	601a      	str	r2, [r3, #0]
}
 80052fa:	bf00      	nop
 80052fc:	3708      	adds	r7, #8
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	200003b8 	.word	0x200003b8
 8005308:	20000444 	.word	0x20000444
 800530c:	20000458 	.word	0x20000458
 8005310:	20000474 	.word	0x20000474
 8005314:	20000488 	.word	0x20000488
 8005318:	200004a0 	.word	0x200004a0
 800531c:	2000046c 	.word	0x2000046c
 8005320:	20000470 	.word	0x20000470

08005324 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800532a:	e019      	b.n	8005360 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800532c:	f000 fbca 	bl	8005ac4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005330:	4b10      	ldr	r3, [pc, #64]	; (8005374 <prvCheckTasksWaitingTermination+0x50>)
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	3304      	adds	r3, #4
 800533c:	4618      	mov	r0, r3
 800533e:	f7fe fb3f 	bl	80039c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005342:	4b0d      	ldr	r3, [pc, #52]	; (8005378 <prvCheckTasksWaitingTermination+0x54>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	3b01      	subs	r3, #1
 8005348:	4a0b      	ldr	r2, [pc, #44]	; (8005378 <prvCheckTasksWaitingTermination+0x54>)
 800534a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800534c:	4b0b      	ldr	r3, [pc, #44]	; (800537c <prvCheckTasksWaitingTermination+0x58>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	3b01      	subs	r3, #1
 8005352:	4a0a      	ldr	r2, [pc, #40]	; (800537c <prvCheckTasksWaitingTermination+0x58>)
 8005354:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005356:	f000 fbe5 	bl	8005b24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f810 	bl	8005380 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005360:	4b06      	ldr	r3, [pc, #24]	; (800537c <prvCheckTasksWaitingTermination+0x58>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1e1      	bne.n	800532c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005368:	bf00      	nop
 800536a:	bf00      	nop
 800536c:	3708      	adds	r7, #8
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	20000488 	.word	0x20000488
 8005378:	200004b4 	.word	0x200004b4
 800537c:	2000049c 	.word	0x2000049c

08005380 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800538e:	2b00      	cmp	r3, #0
 8005390:	d108      	bne.n	80053a4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005396:	4618      	mov	r0, r3
 8005398:	f000 fd82 	bl	8005ea0 <vPortFree>
				vPortFree( pxTCB );
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 fd7f 	bl	8005ea0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80053a2:	e018      	b.n	80053d6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d103      	bne.n	80053b6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 fd76 	bl	8005ea0 <vPortFree>
	}
 80053b4:	e00f      	b.n	80053d6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053bc:	2b02      	cmp	r3, #2
 80053be:	d00a      	beq.n	80053d6 <prvDeleteTCB+0x56>
	__asm volatile
 80053c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c4:	f383 8811 	msr	BASEPRI, r3
 80053c8:	f3bf 8f6f 	isb	sy
 80053cc:	f3bf 8f4f 	dsb	sy
 80053d0:	60fb      	str	r3, [r7, #12]
}
 80053d2:	bf00      	nop
 80053d4:	e7fe      	b.n	80053d4 <prvDeleteTCB+0x54>
	}
 80053d6:	bf00      	nop
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
	...

080053e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053e6:	4b0c      	ldr	r3, [pc, #48]	; (8005418 <prvResetNextTaskUnblockTime+0x38>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d104      	bne.n	80053fa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80053f0:	4b0a      	ldr	r3, [pc, #40]	; (800541c <prvResetNextTaskUnblockTime+0x3c>)
 80053f2:	f04f 32ff 	mov.w	r2, #4294967295
 80053f6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80053f8:	e008      	b.n	800540c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053fa:	4b07      	ldr	r3, [pc, #28]	; (8005418 <prvResetNextTaskUnblockTime+0x38>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	4a04      	ldr	r2, [pc, #16]	; (800541c <prvResetNextTaskUnblockTime+0x3c>)
 800540a:	6013      	str	r3, [r2, #0]
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr
 8005418:	2000046c 	.word	0x2000046c
 800541c:	200004d4 	.word	0x200004d4

08005420 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005420:	b480      	push	{r7}
 8005422:	b083      	sub	sp, #12
 8005424:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005426:	4b0b      	ldr	r3, [pc, #44]	; (8005454 <xTaskGetSchedulerState+0x34>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d102      	bne.n	8005434 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800542e:	2301      	movs	r3, #1
 8005430:	607b      	str	r3, [r7, #4]
 8005432:	e008      	b.n	8005446 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005434:	4b08      	ldr	r3, [pc, #32]	; (8005458 <xTaskGetSchedulerState+0x38>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d102      	bne.n	8005442 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800543c:	2302      	movs	r3, #2
 800543e:	607b      	str	r3, [r7, #4]
 8005440:	e001      	b.n	8005446 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005442:	2300      	movs	r3, #0
 8005444:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005446:	687b      	ldr	r3, [r7, #4]
	}
 8005448:	4618      	mov	r0, r3
 800544a:	370c      	adds	r7, #12
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr
 8005454:	200004c0 	.word	0x200004c0
 8005458:	200004dc 	.word	0x200004dc

0800545c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005468:	2300      	movs	r3, #0
 800546a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d05e      	beq.n	8005530 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005476:	4b31      	ldr	r3, [pc, #196]	; (800553c <xTaskPriorityInherit+0xe0>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547c:	429a      	cmp	r2, r3
 800547e:	d24e      	bcs.n	800551e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	699b      	ldr	r3, [r3, #24]
 8005484:	2b00      	cmp	r3, #0
 8005486:	db06      	blt.n	8005496 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005488:	4b2c      	ldr	r3, [pc, #176]	; (800553c <xTaskPriorityInherit+0xe0>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800548e:	f1c3 0207 	rsb	r2, r3, #7
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	6959      	ldr	r1, [r3, #20]
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800549e:	4613      	mov	r3, r2
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	4413      	add	r3, r2
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	4a26      	ldr	r2, [pc, #152]	; (8005540 <xTaskPriorityInherit+0xe4>)
 80054a8:	4413      	add	r3, r2
 80054aa:	4299      	cmp	r1, r3
 80054ac:	d12f      	bne.n	800550e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	3304      	adds	r3, #4
 80054b2:	4618      	mov	r0, r3
 80054b4:	f7fe fa84 	bl	80039c0 <uxListRemove>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d10a      	bne.n	80054d4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054c2:	2201      	movs	r2, #1
 80054c4:	fa02 f303 	lsl.w	r3, r2, r3
 80054c8:	43da      	mvns	r2, r3
 80054ca:	4b1e      	ldr	r3, [pc, #120]	; (8005544 <xTaskPriorityInherit+0xe8>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4013      	ands	r3, r2
 80054d0:	4a1c      	ldr	r2, [pc, #112]	; (8005544 <xTaskPriorityInherit+0xe8>)
 80054d2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80054d4:	4b19      	ldr	r3, [pc, #100]	; (800553c <xTaskPriorityInherit+0xe0>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e2:	2201      	movs	r2, #1
 80054e4:	409a      	lsls	r2, r3
 80054e6:	4b17      	ldr	r3, [pc, #92]	; (8005544 <xTaskPriorityInherit+0xe8>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	4a15      	ldr	r2, [pc, #84]	; (8005544 <xTaskPriorityInherit+0xe8>)
 80054ee:	6013      	str	r3, [r2, #0]
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054f4:	4613      	mov	r3, r2
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	4413      	add	r3, r2
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	4a10      	ldr	r2, [pc, #64]	; (8005540 <xTaskPriorityInherit+0xe4>)
 80054fe:	441a      	add	r2, r3
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	3304      	adds	r3, #4
 8005504:	4619      	mov	r1, r3
 8005506:	4610      	mov	r0, r2
 8005508:	f7fe f9fd 	bl	8003906 <vListInsertEnd>
 800550c:	e004      	b.n	8005518 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800550e:	4b0b      	ldr	r3, [pc, #44]	; (800553c <xTaskPriorityInherit+0xe0>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005518:	2301      	movs	r3, #1
 800551a:	60fb      	str	r3, [r7, #12]
 800551c:	e008      	b.n	8005530 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005522:	4b06      	ldr	r3, [pc, #24]	; (800553c <xTaskPriorityInherit+0xe0>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005528:	429a      	cmp	r2, r3
 800552a:	d201      	bcs.n	8005530 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800552c:	2301      	movs	r3, #1
 800552e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005530:	68fb      	ldr	r3, [r7, #12]
	}
 8005532:	4618      	mov	r0, r3
 8005534:	3710      	adds	r7, #16
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	200003b4 	.word	0x200003b4
 8005540:	200003b8 	.word	0x200003b8
 8005544:	200004bc 	.word	0x200004bc

08005548 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005548:	b580      	push	{r7, lr}
 800554a:	b086      	sub	sp, #24
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005554:	2300      	movs	r3, #0
 8005556:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d06e      	beq.n	800563c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800555e:	4b3a      	ldr	r3, [pc, #232]	; (8005648 <xTaskPriorityDisinherit+0x100>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	429a      	cmp	r2, r3
 8005566:	d00a      	beq.n	800557e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800556c:	f383 8811 	msr	BASEPRI, r3
 8005570:	f3bf 8f6f 	isb	sy
 8005574:	f3bf 8f4f 	dsb	sy
 8005578:	60fb      	str	r3, [r7, #12]
}
 800557a:	bf00      	nop
 800557c:	e7fe      	b.n	800557c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10a      	bne.n	800559c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800558a:	f383 8811 	msr	BASEPRI, r3
 800558e:	f3bf 8f6f 	isb	sy
 8005592:	f3bf 8f4f 	dsb	sy
 8005596:	60bb      	str	r3, [r7, #8]
}
 8005598:	bf00      	nop
 800559a:	e7fe      	b.n	800559a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055a0:	1e5a      	subs	r2, r3, #1
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ae:	429a      	cmp	r2, r3
 80055b0:	d044      	beq.n	800563c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d140      	bne.n	800563c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	3304      	adds	r3, #4
 80055be:	4618      	mov	r0, r3
 80055c0:	f7fe f9fe 	bl	80039c0 <uxListRemove>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d115      	bne.n	80055f6 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055ce:	491f      	ldr	r1, [pc, #124]	; (800564c <xTaskPriorityDisinherit+0x104>)
 80055d0:	4613      	mov	r3, r2
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	4413      	add	r3, r2
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	440b      	add	r3, r1
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d10a      	bne.n	80055f6 <xTaskPriorityDisinherit+0xae>
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e4:	2201      	movs	r2, #1
 80055e6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ea:	43da      	mvns	r2, r3
 80055ec:	4b18      	ldr	r3, [pc, #96]	; (8005650 <xTaskPriorityDisinherit+0x108>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4013      	ands	r3, r2
 80055f2:	4a17      	ldr	r2, [pc, #92]	; (8005650 <xTaskPriorityDisinherit+0x108>)
 80055f4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005602:	f1c3 0207 	rsb	r2, r3, #7
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800560e:	2201      	movs	r2, #1
 8005610:	409a      	lsls	r2, r3
 8005612:	4b0f      	ldr	r3, [pc, #60]	; (8005650 <xTaskPriorityDisinherit+0x108>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4313      	orrs	r3, r2
 8005618:	4a0d      	ldr	r2, [pc, #52]	; (8005650 <xTaskPriorityDisinherit+0x108>)
 800561a:	6013      	str	r3, [r2, #0]
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005620:	4613      	mov	r3, r2
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	4413      	add	r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4a08      	ldr	r2, [pc, #32]	; (800564c <xTaskPriorityDisinherit+0x104>)
 800562a:	441a      	add	r2, r3
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	3304      	adds	r3, #4
 8005630:	4619      	mov	r1, r3
 8005632:	4610      	mov	r0, r2
 8005634:	f7fe f967 	bl	8003906 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005638:	2301      	movs	r3, #1
 800563a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800563c:	697b      	ldr	r3, [r7, #20]
	}
 800563e:	4618      	mov	r0, r3
 8005640:	3718      	adds	r7, #24
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	200003b4 	.word	0x200003b4
 800564c:	200003b8 	.word	0x200003b8
 8005650:	200004bc 	.word	0x200004bc

08005654 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005654:	b580      	push	{r7, lr}
 8005656:	b088      	sub	sp, #32
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005662:	2301      	movs	r3, #1
 8005664:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d077      	beq.n	800575c <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10a      	bne.n	800568a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8005674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005678:	f383 8811 	msr	BASEPRI, r3
 800567c:	f3bf 8f6f 	isb	sy
 8005680:	f3bf 8f4f 	dsb	sy
 8005684:	60fb      	str	r3, [r7, #12]
}
 8005686:	bf00      	nop
 8005688:	e7fe      	b.n	8005688 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800568a:	69bb      	ldr	r3, [r7, #24]
 800568c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800568e:	683a      	ldr	r2, [r7, #0]
 8005690:	429a      	cmp	r2, r3
 8005692:	d902      	bls.n	800569a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	61fb      	str	r3, [r7, #28]
 8005698:	e002      	b.n	80056a0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800569a:	69bb      	ldr	r3, [r7, #24]
 800569c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800569e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80056a0:	69bb      	ldr	r3, [r7, #24]
 80056a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a4:	69fa      	ldr	r2, [r7, #28]
 80056a6:	429a      	cmp	r2, r3
 80056a8:	d058      	beq.n	800575c <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056ae:	697a      	ldr	r2, [r7, #20]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d153      	bne.n	800575c <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80056b4:	4b2b      	ldr	r3, [pc, #172]	; (8005764 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	69ba      	ldr	r2, [r7, #24]
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d10a      	bne.n	80056d4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80056be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056c2:	f383 8811 	msr	BASEPRI, r3
 80056c6:	f3bf 8f6f 	isb	sy
 80056ca:	f3bf 8f4f 	dsb	sy
 80056ce:	60bb      	str	r3, [r7, #8]
}
 80056d0:	bf00      	nop
 80056d2:	e7fe      	b.n	80056d2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	69fa      	ldr	r2, [r7, #28]
 80056de:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	699b      	ldr	r3, [r3, #24]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	db04      	blt.n	80056f2 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	f1c3 0207 	rsb	r2, r3, #7
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	6959      	ldr	r1, [r3, #20]
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	4613      	mov	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	4413      	add	r3, r2
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	4a19      	ldr	r2, [pc, #100]	; (8005768 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005702:	4413      	add	r3, r2
 8005704:	4299      	cmp	r1, r3
 8005706:	d129      	bne.n	800575c <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005708:	69bb      	ldr	r3, [r7, #24]
 800570a:	3304      	adds	r3, #4
 800570c:	4618      	mov	r0, r3
 800570e:	f7fe f957 	bl	80039c0 <uxListRemove>
 8005712:	4603      	mov	r3, r0
 8005714:	2b00      	cmp	r3, #0
 8005716:	d10a      	bne.n	800572e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800571c:	2201      	movs	r2, #1
 800571e:	fa02 f303 	lsl.w	r3, r2, r3
 8005722:	43da      	mvns	r2, r3
 8005724:	4b11      	ldr	r3, [pc, #68]	; (800576c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4013      	ands	r3, r2
 800572a:	4a10      	ldr	r2, [pc, #64]	; (800576c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800572c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005732:	2201      	movs	r2, #1
 8005734:	409a      	lsls	r2, r3
 8005736:	4b0d      	ldr	r3, [pc, #52]	; (800576c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4313      	orrs	r3, r2
 800573c:	4a0b      	ldr	r2, [pc, #44]	; (800576c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800573e:	6013      	str	r3, [r2, #0]
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005744:	4613      	mov	r3, r2
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	4413      	add	r3, r2
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	4a06      	ldr	r2, [pc, #24]	; (8005768 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800574e:	441a      	add	r2, r3
 8005750:	69bb      	ldr	r3, [r7, #24]
 8005752:	3304      	adds	r3, #4
 8005754:	4619      	mov	r1, r3
 8005756:	4610      	mov	r0, r2
 8005758:	f7fe f8d5 	bl	8003906 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800575c:	bf00      	nop
 800575e:	3720      	adds	r7, #32
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}
 8005764:	200003b4 	.word	0x200003b4
 8005768:	200003b8 	.word	0x200003b8
 800576c:	200004bc 	.word	0x200004bc

08005770 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005770:	b480      	push	{r7}
 8005772:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005774:	4b07      	ldr	r3, [pc, #28]	; (8005794 <pvTaskIncrementMutexHeldCount+0x24>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d004      	beq.n	8005786 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800577c:	4b05      	ldr	r3, [pc, #20]	; (8005794 <pvTaskIncrementMutexHeldCount+0x24>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005782:	3201      	adds	r2, #1
 8005784:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8005786:	4b03      	ldr	r3, [pc, #12]	; (8005794 <pvTaskIncrementMutexHeldCount+0x24>)
 8005788:	681b      	ldr	r3, [r3, #0]
	}
 800578a:	4618      	mov	r0, r3
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr
 8005794:	200003b4 	.word	0x200003b4

08005798 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80057a2:	4b29      	ldr	r3, [pc, #164]	; (8005848 <prvAddCurrentTaskToDelayedList+0xb0>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80057a8:	4b28      	ldr	r3, [pc, #160]	; (800584c <prvAddCurrentTaskToDelayedList+0xb4>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	3304      	adds	r3, #4
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7fe f906 	bl	80039c0 <uxListRemove>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d10b      	bne.n	80057d2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80057ba:	4b24      	ldr	r3, [pc, #144]	; (800584c <prvAddCurrentTaskToDelayedList+0xb4>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c0:	2201      	movs	r2, #1
 80057c2:	fa02 f303 	lsl.w	r3, r2, r3
 80057c6:	43da      	mvns	r2, r3
 80057c8:	4b21      	ldr	r3, [pc, #132]	; (8005850 <prvAddCurrentTaskToDelayedList+0xb8>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4013      	ands	r3, r2
 80057ce:	4a20      	ldr	r2, [pc, #128]	; (8005850 <prvAddCurrentTaskToDelayedList+0xb8>)
 80057d0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d8:	d10a      	bne.n	80057f0 <prvAddCurrentTaskToDelayedList+0x58>
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d007      	beq.n	80057f0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80057e0:	4b1a      	ldr	r3, [pc, #104]	; (800584c <prvAddCurrentTaskToDelayedList+0xb4>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	3304      	adds	r3, #4
 80057e6:	4619      	mov	r1, r3
 80057e8:	481a      	ldr	r0, [pc, #104]	; (8005854 <prvAddCurrentTaskToDelayedList+0xbc>)
 80057ea:	f7fe f88c 	bl	8003906 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80057ee:	e026      	b.n	800583e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4413      	add	r3, r2
 80057f6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80057f8:	4b14      	ldr	r3, [pc, #80]	; (800584c <prvAddCurrentTaskToDelayedList+0xb4>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68ba      	ldr	r2, [r7, #8]
 80057fe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005800:	68ba      	ldr	r2, [r7, #8]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	429a      	cmp	r2, r3
 8005806:	d209      	bcs.n	800581c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005808:	4b13      	ldr	r3, [pc, #76]	; (8005858 <prvAddCurrentTaskToDelayedList+0xc0>)
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	4b0f      	ldr	r3, [pc, #60]	; (800584c <prvAddCurrentTaskToDelayedList+0xb4>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	3304      	adds	r3, #4
 8005812:	4619      	mov	r1, r3
 8005814:	4610      	mov	r0, r2
 8005816:	f7fe f89a 	bl	800394e <vListInsert>
}
 800581a:	e010      	b.n	800583e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800581c:	4b0f      	ldr	r3, [pc, #60]	; (800585c <prvAddCurrentTaskToDelayedList+0xc4>)
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	4b0a      	ldr	r3, [pc, #40]	; (800584c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	3304      	adds	r3, #4
 8005826:	4619      	mov	r1, r3
 8005828:	4610      	mov	r0, r2
 800582a:	f7fe f890 	bl	800394e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800582e:	4b0c      	ldr	r3, [pc, #48]	; (8005860 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68ba      	ldr	r2, [r7, #8]
 8005834:	429a      	cmp	r2, r3
 8005836:	d202      	bcs.n	800583e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005838:	4a09      	ldr	r2, [pc, #36]	; (8005860 <prvAddCurrentTaskToDelayedList+0xc8>)
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	6013      	str	r3, [r2, #0]
}
 800583e:	bf00      	nop
 8005840:	3710      	adds	r7, #16
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	200004b8 	.word	0x200004b8
 800584c:	200003b4 	.word	0x200003b4
 8005850:	200004bc 	.word	0x200004bc
 8005854:	200004a0 	.word	0x200004a0
 8005858:	20000470 	.word	0x20000470
 800585c:	2000046c 	.word	0x2000046c
 8005860:	200004d4 	.word	0x200004d4

08005864 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005864:	b480      	push	{r7}
 8005866:	b085      	sub	sp, #20
 8005868:	af00      	add	r7, sp, #0
 800586a:	60f8      	str	r0, [r7, #12]
 800586c:	60b9      	str	r1, [r7, #8]
 800586e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	3b04      	subs	r3, #4
 8005874:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800587c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	3b04      	subs	r3, #4
 8005882:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	f023 0201 	bic.w	r2, r3, #1
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	3b04      	subs	r3, #4
 8005892:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005894:	4a0c      	ldr	r2, [pc, #48]	; (80058c8 <pxPortInitialiseStack+0x64>)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	3b14      	subs	r3, #20
 800589e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	3b04      	subs	r3, #4
 80058aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f06f 0202 	mvn.w	r2, #2
 80058b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	3b20      	subs	r3, #32
 80058b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80058ba:	68fb      	ldr	r3, [r7, #12]
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3714      	adds	r7, #20
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr
 80058c8:	080058cd 	.word	0x080058cd

080058cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80058d2:	2300      	movs	r3, #0
 80058d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80058d6:	4b12      	ldr	r3, [pc, #72]	; (8005920 <prvTaskExitError+0x54>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058de:	d00a      	beq.n	80058f6 <prvTaskExitError+0x2a>
	__asm volatile
 80058e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e4:	f383 8811 	msr	BASEPRI, r3
 80058e8:	f3bf 8f6f 	isb	sy
 80058ec:	f3bf 8f4f 	dsb	sy
 80058f0:	60fb      	str	r3, [r7, #12]
}
 80058f2:	bf00      	nop
 80058f4:	e7fe      	b.n	80058f4 <prvTaskExitError+0x28>
	__asm volatile
 80058f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058fa:	f383 8811 	msr	BASEPRI, r3
 80058fe:	f3bf 8f6f 	isb	sy
 8005902:	f3bf 8f4f 	dsb	sy
 8005906:	60bb      	str	r3, [r7, #8]
}
 8005908:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800590a:	bf00      	nop
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d0fc      	beq.n	800590c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005912:	bf00      	nop
 8005914:	bf00      	nop
 8005916:	3714      	adds	r7, #20
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr
 8005920:	2000000c 	.word	0x2000000c
	...

08005930 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005930:	4b07      	ldr	r3, [pc, #28]	; (8005950 <pxCurrentTCBConst2>)
 8005932:	6819      	ldr	r1, [r3, #0]
 8005934:	6808      	ldr	r0, [r1, #0]
 8005936:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800593a:	f380 8809 	msr	PSP, r0
 800593e:	f3bf 8f6f 	isb	sy
 8005942:	f04f 0000 	mov.w	r0, #0
 8005946:	f380 8811 	msr	BASEPRI, r0
 800594a:	4770      	bx	lr
 800594c:	f3af 8000 	nop.w

08005950 <pxCurrentTCBConst2>:
 8005950:	200003b4 	.word	0x200003b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005954:	bf00      	nop
 8005956:	bf00      	nop

08005958 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005958:	4808      	ldr	r0, [pc, #32]	; (800597c <prvPortStartFirstTask+0x24>)
 800595a:	6800      	ldr	r0, [r0, #0]
 800595c:	6800      	ldr	r0, [r0, #0]
 800595e:	f380 8808 	msr	MSP, r0
 8005962:	f04f 0000 	mov.w	r0, #0
 8005966:	f380 8814 	msr	CONTROL, r0
 800596a:	b662      	cpsie	i
 800596c:	b661      	cpsie	f
 800596e:	f3bf 8f4f 	dsb	sy
 8005972:	f3bf 8f6f 	isb	sy
 8005976:	df00      	svc	0
 8005978:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800597a:	bf00      	nop
 800597c:	e000ed08 	.word	0xe000ed08

08005980 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b086      	sub	sp, #24
 8005984:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005986:	4b46      	ldr	r3, [pc, #280]	; (8005aa0 <xPortStartScheduler+0x120>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a46      	ldr	r2, [pc, #280]	; (8005aa4 <xPortStartScheduler+0x124>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d10a      	bne.n	80059a6 <xPortStartScheduler+0x26>
	__asm volatile
 8005990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005994:	f383 8811 	msr	BASEPRI, r3
 8005998:	f3bf 8f6f 	isb	sy
 800599c:	f3bf 8f4f 	dsb	sy
 80059a0:	613b      	str	r3, [r7, #16]
}
 80059a2:	bf00      	nop
 80059a4:	e7fe      	b.n	80059a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80059a6:	4b3e      	ldr	r3, [pc, #248]	; (8005aa0 <xPortStartScheduler+0x120>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a3f      	ldr	r2, [pc, #252]	; (8005aa8 <xPortStartScheduler+0x128>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d10a      	bne.n	80059c6 <xPortStartScheduler+0x46>
	__asm volatile
 80059b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b4:	f383 8811 	msr	BASEPRI, r3
 80059b8:	f3bf 8f6f 	isb	sy
 80059bc:	f3bf 8f4f 	dsb	sy
 80059c0:	60fb      	str	r3, [r7, #12]
}
 80059c2:	bf00      	nop
 80059c4:	e7fe      	b.n	80059c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80059c6:	4b39      	ldr	r3, [pc, #228]	; (8005aac <xPortStartScheduler+0x12c>)
 80059c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	22ff      	movs	r2, #255	; 0xff
 80059d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	781b      	ldrb	r3, [r3, #0]
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80059e0:	78fb      	ldrb	r3, [r7, #3]
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80059e8:	b2da      	uxtb	r2, r3
 80059ea:	4b31      	ldr	r3, [pc, #196]	; (8005ab0 <xPortStartScheduler+0x130>)
 80059ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80059ee:	4b31      	ldr	r3, [pc, #196]	; (8005ab4 <xPortStartScheduler+0x134>)
 80059f0:	2207      	movs	r2, #7
 80059f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80059f4:	e009      	b.n	8005a0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80059f6:	4b2f      	ldr	r3, [pc, #188]	; (8005ab4 <xPortStartScheduler+0x134>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	3b01      	subs	r3, #1
 80059fc:	4a2d      	ldr	r2, [pc, #180]	; (8005ab4 <xPortStartScheduler+0x134>)
 80059fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005a00:	78fb      	ldrb	r3, [r7, #3]
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	005b      	lsls	r3, r3, #1
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a0a:	78fb      	ldrb	r3, [r7, #3]
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a12:	2b80      	cmp	r3, #128	; 0x80
 8005a14:	d0ef      	beq.n	80059f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005a16:	4b27      	ldr	r3, [pc, #156]	; (8005ab4 <xPortStartScheduler+0x134>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f1c3 0307 	rsb	r3, r3, #7
 8005a1e:	2b04      	cmp	r3, #4
 8005a20:	d00a      	beq.n	8005a38 <xPortStartScheduler+0xb8>
	__asm volatile
 8005a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a26:	f383 8811 	msr	BASEPRI, r3
 8005a2a:	f3bf 8f6f 	isb	sy
 8005a2e:	f3bf 8f4f 	dsb	sy
 8005a32:	60bb      	str	r3, [r7, #8]
}
 8005a34:	bf00      	nop
 8005a36:	e7fe      	b.n	8005a36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005a38:	4b1e      	ldr	r3, [pc, #120]	; (8005ab4 <xPortStartScheduler+0x134>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	021b      	lsls	r3, r3, #8
 8005a3e:	4a1d      	ldr	r2, [pc, #116]	; (8005ab4 <xPortStartScheduler+0x134>)
 8005a40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005a42:	4b1c      	ldr	r3, [pc, #112]	; (8005ab4 <xPortStartScheduler+0x134>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005a4a:	4a1a      	ldr	r2, [pc, #104]	; (8005ab4 <xPortStartScheduler+0x134>)
 8005a4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	b2da      	uxtb	r2, r3
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005a56:	4b18      	ldr	r3, [pc, #96]	; (8005ab8 <xPortStartScheduler+0x138>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a17      	ldr	r2, [pc, #92]	; (8005ab8 <xPortStartScheduler+0x138>)
 8005a5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005a60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005a62:	4b15      	ldr	r3, [pc, #84]	; (8005ab8 <xPortStartScheduler+0x138>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a14      	ldr	r2, [pc, #80]	; (8005ab8 <xPortStartScheduler+0x138>)
 8005a68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005a6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005a6e:	f000 f8dd 	bl	8005c2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005a72:	4b12      	ldr	r3, [pc, #72]	; (8005abc <xPortStartScheduler+0x13c>)
 8005a74:	2200      	movs	r2, #0
 8005a76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005a78:	f000 f8fc 	bl	8005c74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005a7c:	4b10      	ldr	r3, [pc, #64]	; (8005ac0 <xPortStartScheduler+0x140>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a0f      	ldr	r2, [pc, #60]	; (8005ac0 <xPortStartScheduler+0x140>)
 8005a82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005a86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005a88:	f7ff ff66 	bl	8005958 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005a8c:	f7ff fa8c 	bl	8004fa8 <vTaskSwitchContext>
	prvTaskExitError();
 8005a90:	f7ff ff1c 	bl	80058cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3718      	adds	r7, #24
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	e000ed00 	.word	0xe000ed00
 8005aa4:	410fc271 	.word	0x410fc271
 8005aa8:	410fc270 	.word	0x410fc270
 8005aac:	e000e400 	.word	0xe000e400
 8005ab0:	200004e0 	.word	0x200004e0
 8005ab4:	200004e4 	.word	0x200004e4
 8005ab8:	e000ed20 	.word	0xe000ed20
 8005abc:	2000000c 	.word	0x2000000c
 8005ac0:	e000ef34 	.word	0xe000ef34

08005ac4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
	__asm volatile
 8005aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ace:	f383 8811 	msr	BASEPRI, r3
 8005ad2:	f3bf 8f6f 	isb	sy
 8005ad6:	f3bf 8f4f 	dsb	sy
 8005ada:	607b      	str	r3, [r7, #4]
}
 8005adc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005ade:	4b0f      	ldr	r3, [pc, #60]	; (8005b1c <vPortEnterCritical+0x58>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	3301      	adds	r3, #1
 8005ae4:	4a0d      	ldr	r2, [pc, #52]	; (8005b1c <vPortEnterCritical+0x58>)
 8005ae6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005ae8:	4b0c      	ldr	r3, [pc, #48]	; (8005b1c <vPortEnterCritical+0x58>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d10f      	bne.n	8005b10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005af0:	4b0b      	ldr	r3, [pc, #44]	; (8005b20 <vPortEnterCritical+0x5c>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d00a      	beq.n	8005b10 <vPortEnterCritical+0x4c>
	__asm volatile
 8005afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005afe:	f383 8811 	msr	BASEPRI, r3
 8005b02:	f3bf 8f6f 	isb	sy
 8005b06:	f3bf 8f4f 	dsb	sy
 8005b0a:	603b      	str	r3, [r7, #0]
}
 8005b0c:	bf00      	nop
 8005b0e:	e7fe      	b.n	8005b0e <vPortEnterCritical+0x4a>
	}
}
 8005b10:	bf00      	nop
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr
 8005b1c:	2000000c 	.word	0x2000000c
 8005b20:	e000ed04 	.word	0xe000ed04

08005b24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005b2a:	4b12      	ldr	r3, [pc, #72]	; (8005b74 <vPortExitCritical+0x50>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d10a      	bne.n	8005b48 <vPortExitCritical+0x24>
	__asm volatile
 8005b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b36:	f383 8811 	msr	BASEPRI, r3
 8005b3a:	f3bf 8f6f 	isb	sy
 8005b3e:	f3bf 8f4f 	dsb	sy
 8005b42:	607b      	str	r3, [r7, #4]
}
 8005b44:	bf00      	nop
 8005b46:	e7fe      	b.n	8005b46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005b48:	4b0a      	ldr	r3, [pc, #40]	; (8005b74 <vPortExitCritical+0x50>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	4a09      	ldr	r2, [pc, #36]	; (8005b74 <vPortExitCritical+0x50>)
 8005b50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005b52:	4b08      	ldr	r3, [pc, #32]	; (8005b74 <vPortExitCritical+0x50>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d105      	bne.n	8005b66 <vPortExitCritical+0x42>
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	f383 8811 	msr	BASEPRI, r3
}
 8005b64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005b66:	bf00      	nop
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	2000000c 	.word	0x2000000c
	...

08005b80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005b80:	f3ef 8009 	mrs	r0, PSP
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	4b15      	ldr	r3, [pc, #84]	; (8005be0 <pxCurrentTCBConst>)
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	f01e 0f10 	tst.w	lr, #16
 8005b90:	bf08      	it	eq
 8005b92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005b96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b9a:	6010      	str	r0, [r2, #0]
 8005b9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005ba0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005ba4:	f380 8811 	msr	BASEPRI, r0
 8005ba8:	f3bf 8f4f 	dsb	sy
 8005bac:	f3bf 8f6f 	isb	sy
 8005bb0:	f7ff f9fa 	bl	8004fa8 <vTaskSwitchContext>
 8005bb4:	f04f 0000 	mov.w	r0, #0
 8005bb8:	f380 8811 	msr	BASEPRI, r0
 8005bbc:	bc09      	pop	{r0, r3}
 8005bbe:	6819      	ldr	r1, [r3, #0]
 8005bc0:	6808      	ldr	r0, [r1, #0]
 8005bc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bc6:	f01e 0f10 	tst.w	lr, #16
 8005bca:	bf08      	it	eq
 8005bcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005bd0:	f380 8809 	msr	PSP, r0
 8005bd4:	f3bf 8f6f 	isb	sy
 8005bd8:	4770      	bx	lr
 8005bda:	bf00      	nop
 8005bdc:	f3af 8000 	nop.w

08005be0 <pxCurrentTCBConst>:
 8005be0:	200003b4 	.word	0x200003b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005be4:	bf00      	nop
 8005be6:	bf00      	nop

08005be8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b082      	sub	sp, #8
 8005bec:	af00      	add	r7, sp, #0
	__asm volatile
 8005bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bf2:	f383 8811 	msr	BASEPRI, r3
 8005bf6:	f3bf 8f6f 	isb	sy
 8005bfa:	f3bf 8f4f 	dsb	sy
 8005bfe:	607b      	str	r3, [r7, #4]
}
 8005c00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005c02:	f7ff f919 	bl	8004e38 <xTaskIncrementTick>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d003      	beq.n	8005c14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005c0c:	4b06      	ldr	r3, [pc, #24]	; (8005c28 <xPortSysTickHandler+0x40>)
 8005c0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c12:	601a      	str	r2, [r3, #0]
 8005c14:	2300      	movs	r3, #0
 8005c16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	f383 8811 	msr	BASEPRI, r3
}
 8005c1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005c20:	bf00      	nop
 8005c22:	3708      	adds	r7, #8
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	e000ed04 	.word	0xe000ed04

08005c2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005c30:	4b0b      	ldr	r3, [pc, #44]	; (8005c60 <vPortSetupTimerInterrupt+0x34>)
 8005c32:	2200      	movs	r2, #0
 8005c34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005c36:	4b0b      	ldr	r3, [pc, #44]	; (8005c64 <vPortSetupTimerInterrupt+0x38>)
 8005c38:	2200      	movs	r2, #0
 8005c3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005c3c:	4b0a      	ldr	r3, [pc, #40]	; (8005c68 <vPortSetupTimerInterrupt+0x3c>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a0a      	ldr	r2, [pc, #40]	; (8005c6c <vPortSetupTimerInterrupt+0x40>)
 8005c42:	fba2 2303 	umull	r2, r3, r2, r3
 8005c46:	099b      	lsrs	r3, r3, #6
 8005c48:	4a09      	ldr	r2, [pc, #36]	; (8005c70 <vPortSetupTimerInterrupt+0x44>)
 8005c4a:	3b01      	subs	r3, #1
 8005c4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005c4e:	4b04      	ldr	r3, [pc, #16]	; (8005c60 <vPortSetupTimerInterrupt+0x34>)
 8005c50:	2207      	movs	r2, #7
 8005c52:	601a      	str	r2, [r3, #0]
}
 8005c54:	bf00      	nop
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr
 8005c5e:	bf00      	nop
 8005c60:	e000e010 	.word	0xe000e010
 8005c64:	e000e018 	.word	0xe000e018
 8005c68:	20000000 	.word	0x20000000
 8005c6c:	10624dd3 	.word	0x10624dd3
 8005c70:	e000e014 	.word	0xe000e014

08005c74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005c74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005c84 <vPortEnableVFP+0x10>
 8005c78:	6801      	ldr	r1, [r0, #0]
 8005c7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005c7e:	6001      	str	r1, [r0, #0]
 8005c80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005c82:	bf00      	nop
 8005c84:	e000ed88 	.word	0xe000ed88

08005c88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005c8e:	f3ef 8305 	mrs	r3, IPSR
 8005c92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2b0f      	cmp	r3, #15
 8005c98:	d914      	bls.n	8005cc4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005c9a:	4a17      	ldr	r2, [pc, #92]	; (8005cf8 <vPortValidateInterruptPriority+0x70>)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	4413      	add	r3, r2
 8005ca0:	781b      	ldrb	r3, [r3, #0]
 8005ca2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005ca4:	4b15      	ldr	r3, [pc, #84]	; (8005cfc <vPortValidateInterruptPriority+0x74>)
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	7afa      	ldrb	r2, [r7, #11]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d20a      	bcs.n	8005cc4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8005cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb2:	f383 8811 	msr	BASEPRI, r3
 8005cb6:	f3bf 8f6f 	isb	sy
 8005cba:	f3bf 8f4f 	dsb	sy
 8005cbe:	607b      	str	r3, [r7, #4]
}
 8005cc0:	bf00      	nop
 8005cc2:	e7fe      	b.n	8005cc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005cc4:	4b0e      	ldr	r3, [pc, #56]	; (8005d00 <vPortValidateInterruptPriority+0x78>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005ccc:	4b0d      	ldr	r3, [pc, #52]	; (8005d04 <vPortValidateInterruptPriority+0x7c>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d90a      	bls.n	8005cea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd8:	f383 8811 	msr	BASEPRI, r3
 8005cdc:	f3bf 8f6f 	isb	sy
 8005ce0:	f3bf 8f4f 	dsb	sy
 8005ce4:	603b      	str	r3, [r7, #0]
}
 8005ce6:	bf00      	nop
 8005ce8:	e7fe      	b.n	8005ce8 <vPortValidateInterruptPriority+0x60>
	}
 8005cea:	bf00      	nop
 8005cec:	3714      	adds	r7, #20
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr
 8005cf6:	bf00      	nop
 8005cf8:	e000e3f0 	.word	0xe000e3f0
 8005cfc:	200004e0 	.word	0x200004e0
 8005d00:	e000ed0c 	.word	0xe000ed0c
 8005d04:	200004e4 	.word	0x200004e4

08005d08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b08a      	sub	sp, #40	; 0x28
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005d10:	2300      	movs	r3, #0
 8005d12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005d14:	f7fe ffe6 	bl	8004ce4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005d18:	4b5b      	ldr	r3, [pc, #364]	; (8005e88 <pvPortMalloc+0x180>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d101      	bne.n	8005d24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005d20:	f000 f920 	bl	8005f64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005d24:	4b59      	ldr	r3, [pc, #356]	; (8005e8c <pvPortMalloc+0x184>)
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	f040 8093 	bne.w	8005e58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d01d      	beq.n	8005d74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005d38:	2208      	movs	r2, #8
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4413      	add	r3, r2
 8005d3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f003 0307 	and.w	r3, r3, #7
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d014      	beq.n	8005d74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f023 0307 	bic.w	r3, r3, #7
 8005d50:	3308      	adds	r3, #8
 8005d52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f003 0307 	and.w	r3, r3, #7
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00a      	beq.n	8005d74 <pvPortMalloc+0x6c>
	__asm volatile
 8005d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d62:	f383 8811 	msr	BASEPRI, r3
 8005d66:	f3bf 8f6f 	isb	sy
 8005d6a:	f3bf 8f4f 	dsb	sy
 8005d6e:	617b      	str	r3, [r7, #20]
}
 8005d70:	bf00      	nop
 8005d72:	e7fe      	b.n	8005d72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d06e      	beq.n	8005e58 <pvPortMalloc+0x150>
 8005d7a:	4b45      	ldr	r3, [pc, #276]	; (8005e90 <pvPortMalloc+0x188>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	687a      	ldr	r2, [r7, #4]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d869      	bhi.n	8005e58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005d84:	4b43      	ldr	r3, [pc, #268]	; (8005e94 <pvPortMalloc+0x18c>)
 8005d86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005d88:	4b42      	ldr	r3, [pc, #264]	; (8005e94 <pvPortMalloc+0x18c>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005d8e:	e004      	b.n	8005d9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d903      	bls.n	8005dac <pvPortMalloc+0xa4>
 8005da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d1f1      	bne.n	8005d90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005dac:	4b36      	ldr	r3, [pc, #216]	; (8005e88 <pvPortMalloc+0x180>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d050      	beq.n	8005e58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005db6:	6a3b      	ldr	r3, [r7, #32]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2208      	movs	r2, #8
 8005dbc:	4413      	add	r3, r2
 8005dbe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	6a3b      	ldr	r3, [r7, #32]
 8005dc6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dca:	685a      	ldr	r2, [r3, #4]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	1ad2      	subs	r2, r2, r3
 8005dd0:	2308      	movs	r3, #8
 8005dd2:	005b      	lsls	r3, r3, #1
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d91f      	bls.n	8005e18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005dd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4413      	add	r3, r2
 8005dde:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005de0:	69bb      	ldr	r3, [r7, #24]
 8005de2:	f003 0307 	and.w	r3, r3, #7
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d00a      	beq.n	8005e00 <pvPortMalloc+0xf8>
	__asm volatile
 8005dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dee:	f383 8811 	msr	BASEPRI, r3
 8005df2:	f3bf 8f6f 	isb	sy
 8005df6:	f3bf 8f4f 	dsb	sy
 8005dfa:	613b      	str	r3, [r7, #16]
}
 8005dfc:	bf00      	nop
 8005dfe:	e7fe      	b.n	8005dfe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e02:	685a      	ldr	r2, [r3, #4]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	1ad2      	subs	r2, r2, r3
 8005e08:	69bb      	ldr	r3, [r7, #24]
 8005e0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005e12:	69b8      	ldr	r0, [r7, #24]
 8005e14:	f000 f908 	bl	8006028 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005e18:	4b1d      	ldr	r3, [pc, #116]	; (8005e90 <pvPortMalloc+0x188>)
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	4a1b      	ldr	r2, [pc, #108]	; (8005e90 <pvPortMalloc+0x188>)
 8005e24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005e26:	4b1a      	ldr	r3, [pc, #104]	; (8005e90 <pvPortMalloc+0x188>)
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	4b1b      	ldr	r3, [pc, #108]	; (8005e98 <pvPortMalloc+0x190>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d203      	bcs.n	8005e3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005e32:	4b17      	ldr	r3, [pc, #92]	; (8005e90 <pvPortMalloc+0x188>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a18      	ldr	r2, [pc, #96]	; (8005e98 <pvPortMalloc+0x190>)
 8005e38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3c:	685a      	ldr	r2, [r3, #4]
 8005e3e:	4b13      	ldr	r3, [pc, #76]	; (8005e8c <pvPortMalloc+0x184>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	431a      	orrs	r2, r3
 8005e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005e4e:	4b13      	ldr	r3, [pc, #76]	; (8005e9c <pvPortMalloc+0x194>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	3301      	adds	r3, #1
 8005e54:	4a11      	ldr	r2, [pc, #68]	; (8005e9c <pvPortMalloc+0x194>)
 8005e56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005e58:	f7fe ff52 	bl	8004d00 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e5c:	69fb      	ldr	r3, [r7, #28]
 8005e5e:	f003 0307 	and.w	r3, r3, #7
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00a      	beq.n	8005e7c <pvPortMalloc+0x174>
	__asm volatile
 8005e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e6a:	f383 8811 	msr	BASEPRI, r3
 8005e6e:	f3bf 8f6f 	isb	sy
 8005e72:	f3bf 8f4f 	dsb	sy
 8005e76:	60fb      	str	r3, [r7, #12]
}
 8005e78:	bf00      	nop
 8005e7a:	e7fe      	b.n	8005e7a <pvPortMalloc+0x172>
	return pvReturn;
 8005e7c:	69fb      	ldr	r3, [r7, #28]
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3728      	adds	r7, #40	; 0x28
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	200040f0 	.word	0x200040f0
 8005e8c:	20004104 	.word	0x20004104
 8005e90:	200040f4 	.word	0x200040f4
 8005e94:	200040e8 	.word	0x200040e8
 8005e98:	200040f8 	.word	0x200040f8
 8005e9c:	200040fc 	.word	0x200040fc

08005ea0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b086      	sub	sp, #24
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d04d      	beq.n	8005f4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005eb2:	2308      	movs	r3, #8
 8005eb4:	425b      	negs	r3, r3
 8005eb6:	697a      	ldr	r2, [r7, #20]
 8005eb8:	4413      	add	r3, r2
 8005eba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	685a      	ldr	r2, [r3, #4]
 8005ec4:	4b24      	ldr	r3, [pc, #144]	; (8005f58 <vPortFree+0xb8>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4013      	ands	r3, r2
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d10a      	bne.n	8005ee4 <vPortFree+0x44>
	__asm volatile
 8005ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ed2:	f383 8811 	msr	BASEPRI, r3
 8005ed6:	f3bf 8f6f 	isb	sy
 8005eda:	f3bf 8f4f 	dsb	sy
 8005ede:	60fb      	str	r3, [r7, #12]
}
 8005ee0:	bf00      	nop
 8005ee2:	e7fe      	b.n	8005ee2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d00a      	beq.n	8005f02 <vPortFree+0x62>
	__asm volatile
 8005eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ef0:	f383 8811 	msr	BASEPRI, r3
 8005ef4:	f3bf 8f6f 	isb	sy
 8005ef8:	f3bf 8f4f 	dsb	sy
 8005efc:	60bb      	str	r3, [r7, #8]
}
 8005efe:	bf00      	nop
 8005f00:	e7fe      	b.n	8005f00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	685a      	ldr	r2, [r3, #4]
 8005f06:	4b14      	ldr	r3, [pc, #80]	; (8005f58 <vPortFree+0xb8>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d01e      	beq.n	8005f4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d11a      	bne.n	8005f4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	685a      	ldr	r2, [r3, #4]
 8005f1c:	4b0e      	ldr	r3, [pc, #56]	; (8005f58 <vPortFree+0xb8>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	43db      	mvns	r3, r3
 8005f22:	401a      	ands	r2, r3
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005f28:	f7fe fedc 	bl	8004ce4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	4b0a      	ldr	r3, [pc, #40]	; (8005f5c <vPortFree+0xbc>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4413      	add	r3, r2
 8005f36:	4a09      	ldr	r2, [pc, #36]	; (8005f5c <vPortFree+0xbc>)
 8005f38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005f3a:	6938      	ldr	r0, [r7, #16]
 8005f3c:	f000 f874 	bl	8006028 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005f40:	4b07      	ldr	r3, [pc, #28]	; (8005f60 <vPortFree+0xc0>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	3301      	adds	r3, #1
 8005f46:	4a06      	ldr	r2, [pc, #24]	; (8005f60 <vPortFree+0xc0>)
 8005f48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005f4a:	f7fe fed9 	bl	8004d00 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005f4e:	bf00      	nop
 8005f50:	3718      	adds	r7, #24
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	20004104 	.word	0x20004104
 8005f5c:	200040f4 	.word	0x200040f4
 8005f60:	20004100 	.word	0x20004100

08005f64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005f64:	b480      	push	{r7}
 8005f66:	b085      	sub	sp, #20
 8005f68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005f6a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005f6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005f70:	4b27      	ldr	r3, [pc, #156]	; (8006010 <prvHeapInit+0xac>)
 8005f72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f003 0307 	and.w	r3, r3, #7
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00c      	beq.n	8005f98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	3307      	adds	r3, #7
 8005f82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f023 0307 	bic.w	r3, r3, #7
 8005f8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005f8c:	68ba      	ldr	r2, [r7, #8]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	4a1f      	ldr	r2, [pc, #124]	; (8006010 <prvHeapInit+0xac>)
 8005f94:	4413      	add	r3, r2
 8005f96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005f9c:	4a1d      	ldr	r2, [pc, #116]	; (8006014 <prvHeapInit+0xb0>)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005fa2:	4b1c      	ldr	r3, [pc, #112]	; (8006014 <prvHeapInit+0xb0>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	68ba      	ldr	r2, [r7, #8]
 8005fac:	4413      	add	r3, r2
 8005fae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005fb0:	2208      	movs	r2, #8
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	1a9b      	subs	r3, r3, r2
 8005fb6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f023 0307 	bic.w	r3, r3, #7
 8005fbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	4a15      	ldr	r2, [pc, #84]	; (8006018 <prvHeapInit+0xb4>)
 8005fc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005fc6:	4b14      	ldr	r3, [pc, #80]	; (8006018 <prvHeapInit+0xb4>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005fce:	4b12      	ldr	r3, [pc, #72]	; (8006018 <prvHeapInit+0xb4>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	68fa      	ldr	r2, [r7, #12]
 8005fde:	1ad2      	subs	r2, r2, r3
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005fe4:	4b0c      	ldr	r3, [pc, #48]	; (8006018 <prvHeapInit+0xb4>)
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	4a0a      	ldr	r2, [pc, #40]	; (800601c <prvHeapInit+0xb8>)
 8005ff2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	4a09      	ldr	r2, [pc, #36]	; (8006020 <prvHeapInit+0xbc>)
 8005ffa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005ffc:	4b09      	ldr	r3, [pc, #36]	; (8006024 <prvHeapInit+0xc0>)
 8005ffe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006002:	601a      	str	r2, [r3, #0]
}
 8006004:	bf00      	nop
 8006006:	3714      	adds	r7, #20
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr
 8006010:	200004e8 	.word	0x200004e8
 8006014:	200040e8 	.word	0x200040e8
 8006018:	200040f0 	.word	0x200040f0
 800601c:	200040f8 	.word	0x200040f8
 8006020:	200040f4 	.word	0x200040f4
 8006024:	20004104 	.word	0x20004104

08006028 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006028:	b480      	push	{r7}
 800602a:	b085      	sub	sp, #20
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006030:	4b28      	ldr	r3, [pc, #160]	; (80060d4 <prvInsertBlockIntoFreeList+0xac>)
 8006032:	60fb      	str	r3, [r7, #12]
 8006034:	e002      	b.n	800603c <prvInsertBlockIntoFreeList+0x14>
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	60fb      	str	r3, [r7, #12]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	429a      	cmp	r2, r3
 8006044:	d8f7      	bhi.n	8006036 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	68ba      	ldr	r2, [r7, #8]
 8006050:	4413      	add	r3, r2
 8006052:	687a      	ldr	r2, [r7, #4]
 8006054:	429a      	cmp	r2, r3
 8006056:	d108      	bne.n	800606a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	685a      	ldr	r2, [r3, #4]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	441a      	add	r2, r3
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	68ba      	ldr	r2, [r7, #8]
 8006074:	441a      	add	r2, r3
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	429a      	cmp	r2, r3
 800607c:	d118      	bne.n	80060b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	4b15      	ldr	r3, [pc, #84]	; (80060d8 <prvInsertBlockIntoFreeList+0xb0>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	429a      	cmp	r2, r3
 8006088:	d00d      	beq.n	80060a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685a      	ldr	r2, [r3, #4]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	441a      	add	r2, r3
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	601a      	str	r2, [r3, #0]
 80060a4:	e008      	b.n	80060b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80060a6:	4b0c      	ldr	r3, [pc, #48]	; (80060d8 <prvInsertBlockIntoFreeList+0xb0>)
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	601a      	str	r2, [r3, #0]
 80060ae:	e003      	b.n	80060b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80060b8:	68fa      	ldr	r2, [r7, #12]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d002      	beq.n	80060c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	687a      	ldr	r2, [r7, #4]
 80060c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060c6:	bf00      	nop
 80060c8:	3714      	adds	r7, #20
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop
 80060d4:	200040e8 	.word	0x200040e8
 80060d8:	200040f0 	.word	0x200040f0

080060dc <srand>:
 80060dc:	b538      	push	{r3, r4, r5, lr}
 80060de:	4b10      	ldr	r3, [pc, #64]	; (8006120 <srand+0x44>)
 80060e0:	681d      	ldr	r5, [r3, #0]
 80060e2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80060e4:	4604      	mov	r4, r0
 80060e6:	b9b3      	cbnz	r3, 8006116 <srand+0x3a>
 80060e8:	2018      	movs	r0, #24
 80060ea:	f000 fa89 	bl	8006600 <malloc>
 80060ee:	4602      	mov	r2, r0
 80060f0:	6328      	str	r0, [r5, #48]	; 0x30
 80060f2:	b920      	cbnz	r0, 80060fe <srand+0x22>
 80060f4:	4b0b      	ldr	r3, [pc, #44]	; (8006124 <srand+0x48>)
 80060f6:	480c      	ldr	r0, [pc, #48]	; (8006128 <srand+0x4c>)
 80060f8:	2146      	movs	r1, #70	; 0x46
 80060fa:	f000 fa17 	bl	800652c <__assert_func>
 80060fe:	490b      	ldr	r1, [pc, #44]	; (800612c <srand+0x50>)
 8006100:	4b0b      	ldr	r3, [pc, #44]	; (8006130 <srand+0x54>)
 8006102:	e9c0 1300 	strd	r1, r3, [r0]
 8006106:	4b0b      	ldr	r3, [pc, #44]	; (8006134 <srand+0x58>)
 8006108:	6083      	str	r3, [r0, #8]
 800610a:	230b      	movs	r3, #11
 800610c:	8183      	strh	r3, [r0, #12]
 800610e:	2100      	movs	r1, #0
 8006110:	2001      	movs	r0, #1
 8006112:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006116:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8006118:	2200      	movs	r2, #0
 800611a:	611c      	str	r4, [r3, #16]
 800611c:	615a      	str	r2, [r3, #20]
 800611e:	bd38      	pop	{r3, r4, r5, pc}
 8006120:	20000068 	.word	0x20000068
 8006124:	08007294 	.word	0x08007294
 8006128:	080072ab 	.word	0x080072ab
 800612c:	abcd330e 	.word	0xabcd330e
 8006130:	e66d1234 	.word	0xe66d1234
 8006134:	0005deec 	.word	0x0005deec

08006138 <rand>:
 8006138:	4b16      	ldr	r3, [pc, #88]	; (8006194 <rand+0x5c>)
 800613a:	b510      	push	{r4, lr}
 800613c:	681c      	ldr	r4, [r3, #0]
 800613e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006140:	b9b3      	cbnz	r3, 8006170 <rand+0x38>
 8006142:	2018      	movs	r0, #24
 8006144:	f000 fa5c 	bl	8006600 <malloc>
 8006148:	4602      	mov	r2, r0
 800614a:	6320      	str	r0, [r4, #48]	; 0x30
 800614c:	b920      	cbnz	r0, 8006158 <rand+0x20>
 800614e:	4b12      	ldr	r3, [pc, #72]	; (8006198 <rand+0x60>)
 8006150:	4812      	ldr	r0, [pc, #72]	; (800619c <rand+0x64>)
 8006152:	2152      	movs	r1, #82	; 0x52
 8006154:	f000 f9ea 	bl	800652c <__assert_func>
 8006158:	4911      	ldr	r1, [pc, #68]	; (80061a0 <rand+0x68>)
 800615a:	4b12      	ldr	r3, [pc, #72]	; (80061a4 <rand+0x6c>)
 800615c:	e9c0 1300 	strd	r1, r3, [r0]
 8006160:	4b11      	ldr	r3, [pc, #68]	; (80061a8 <rand+0x70>)
 8006162:	6083      	str	r3, [r0, #8]
 8006164:	230b      	movs	r3, #11
 8006166:	8183      	strh	r3, [r0, #12]
 8006168:	2100      	movs	r1, #0
 800616a:	2001      	movs	r0, #1
 800616c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006170:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006172:	480e      	ldr	r0, [pc, #56]	; (80061ac <rand+0x74>)
 8006174:	690b      	ldr	r3, [r1, #16]
 8006176:	694c      	ldr	r4, [r1, #20]
 8006178:	4a0d      	ldr	r2, [pc, #52]	; (80061b0 <rand+0x78>)
 800617a:	4358      	muls	r0, r3
 800617c:	fb02 0004 	mla	r0, r2, r4, r0
 8006180:	fba3 3202 	umull	r3, r2, r3, r2
 8006184:	3301      	adds	r3, #1
 8006186:	eb40 0002 	adc.w	r0, r0, r2
 800618a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800618e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006192:	bd10      	pop	{r4, pc}
 8006194:	20000068 	.word	0x20000068
 8006198:	08007294 	.word	0x08007294
 800619c:	080072ab 	.word	0x080072ab
 80061a0:	abcd330e 	.word	0xabcd330e
 80061a4:	e66d1234 	.word	0xe66d1234
 80061a8:	0005deec 	.word	0x0005deec
 80061ac:	5851f42d 	.word	0x5851f42d
 80061b0:	4c957f2d 	.word	0x4c957f2d

080061b4 <std>:
 80061b4:	2300      	movs	r3, #0
 80061b6:	b510      	push	{r4, lr}
 80061b8:	4604      	mov	r4, r0
 80061ba:	e9c0 3300 	strd	r3, r3, [r0]
 80061be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061c2:	6083      	str	r3, [r0, #8]
 80061c4:	8181      	strh	r1, [r0, #12]
 80061c6:	6643      	str	r3, [r0, #100]	; 0x64
 80061c8:	81c2      	strh	r2, [r0, #14]
 80061ca:	6183      	str	r3, [r0, #24]
 80061cc:	4619      	mov	r1, r3
 80061ce:	2208      	movs	r2, #8
 80061d0:	305c      	adds	r0, #92	; 0x5c
 80061d2:	f000 f8f4 	bl	80063be <memset>
 80061d6:	4b0d      	ldr	r3, [pc, #52]	; (800620c <std+0x58>)
 80061d8:	6263      	str	r3, [r4, #36]	; 0x24
 80061da:	4b0d      	ldr	r3, [pc, #52]	; (8006210 <std+0x5c>)
 80061dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80061de:	4b0d      	ldr	r3, [pc, #52]	; (8006214 <std+0x60>)
 80061e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80061e2:	4b0d      	ldr	r3, [pc, #52]	; (8006218 <std+0x64>)
 80061e4:	6323      	str	r3, [r4, #48]	; 0x30
 80061e6:	4b0d      	ldr	r3, [pc, #52]	; (800621c <std+0x68>)
 80061e8:	6224      	str	r4, [r4, #32]
 80061ea:	429c      	cmp	r4, r3
 80061ec:	d006      	beq.n	80061fc <std+0x48>
 80061ee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80061f2:	4294      	cmp	r4, r2
 80061f4:	d002      	beq.n	80061fc <std+0x48>
 80061f6:	33d0      	adds	r3, #208	; 0xd0
 80061f8:	429c      	cmp	r4, r3
 80061fa:	d105      	bne.n	8006208 <std+0x54>
 80061fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006204:	f000 b980 	b.w	8006508 <__retarget_lock_init_recursive>
 8006208:	bd10      	pop	{r4, pc}
 800620a:	bf00      	nop
 800620c:	08006339 	.word	0x08006339
 8006210:	0800635b 	.word	0x0800635b
 8006214:	08006393 	.word	0x08006393
 8006218:	080063b7 	.word	0x080063b7
 800621c:	20004108 	.word	0x20004108

08006220 <stdio_exit_handler>:
 8006220:	4a02      	ldr	r2, [pc, #8]	; (800622c <stdio_exit_handler+0xc>)
 8006222:	4903      	ldr	r1, [pc, #12]	; (8006230 <stdio_exit_handler+0x10>)
 8006224:	4803      	ldr	r0, [pc, #12]	; (8006234 <stdio_exit_handler+0x14>)
 8006226:	f000 b869 	b.w	80062fc <_fwalk_sglue>
 800622a:	bf00      	nop
 800622c:	20000010 	.word	0x20000010
 8006230:	08006875 	.word	0x08006875
 8006234:	2000001c 	.word	0x2000001c

08006238 <cleanup_stdio>:
 8006238:	6841      	ldr	r1, [r0, #4]
 800623a:	4b0c      	ldr	r3, [pc, #48]	; (800626c <cleanup_stdio+0x34>)
 800623c:	4299      	cmp	r1, r3
 800623e:	b510      	push	{r4, lr}
 8006240:	4604      	mov	r4, r0
 8006242:	d001      	beq.n	8006248 <cleanup_stdio+0x10>
 8006244:	f000 fb16 	bl	8006874 <_fflush_r>
 8006248:	68a1      	ldr	r1, [r4, #8]
 800624a:	4b09      	ldr	r3, [pc, #36]	; (8006270 <cleanup_stdio+0x38>)
 800624c:	4299      	cmp	r1, r3
 800624e:	d002      	beq.n	8006256 <cleanup_stdio+0x1e>
 8006250:	4620      	mov	r0, r4
 8006252:	f000 fb0f 	bl	8006874 <_fflush_r>
 8006256:	68e1      	ldr	r1, [r4, #12]
 8006258:	4b06      	ldr	r3, [pc, #24]	; (8006274 <cleanup_stdio+0x3c>)
 800625a:	4299      	cmp	r1, r3
 800625c:	d004      	beq.n	8006268 <cleanup_stdio+0x30>
 800625e:	4620      	mov	r0, r4
 8006260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006264:	f000 bb06 	b.w	8006874 <_fflush_r>
 8006268:	bd10      	pop	{r4, pc}
 800626a:	bf00      	nop
 800626c:	20004108 	.word	0x20004108
 8006270:	20004170 	.word	0x20004170
 8006274:	200041d8 	.word	0x200041d8

08006278 <global_stdio_init.part.0>:
 8006278:	b510      	push	{r4, lr}
 800627a:	4b0b      	ldr	r3, [pc, #44]	; (80062a8 <global_stdio_init.part.0+0x30>)
 800627c:	4c0b      	ldr	r4, [pc, #44]	; (80062ac <global_stdio_init.part.0+0x34>)
 800627e:	4a0c      	ldr	r2, [pc, #48]	; (80062b0 <global_stdio_init.part.0+0x38>)
 8006280:	601a      	str	r2, [r3, #0]
 8006282:	4620      	mov	r0, r4
 8006284:	2200      	movs	r2, #0
 8006286:	2104      	movs	r1, #4
 8006288:	f7ff ff94 	bl	80061b4 <std>
 800628c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006290:	2201      	movs	r2, #1
 8006292:	2109      	movs	r1, #9
 8006294:	f7ff ff8e 	bl	80061b4 <std>
 8006298:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800629c:	2202      	movs	r2, #2
 800629e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062a2:	2112      	movs	r1, #18
 80062a4:	f7ff bf86 	b.w	80061b4 <std>
 80062a8:	20004240 	.word	0x20004240
 80062ac:	20004108 	.word	0x20004108
 80062b0:	08006221 	.word	0x08006221

080062b4 <__sfp_lock_acquire>:
 80062b4:	4801      	ldr	r0, [pc, #4]	; (80062bc <__sfp_lock_acquire+0x8>)
 80062b6:	f000 b928 	b.w	800650a <__retarget_lock_acquire_recursive>
 80062ba:	bf00      	nop
 80062bc:	20004249 	.word	0x20004249

080062c0 <__sfp_lock_release>:
 80062c0:	4801      	ldr	r0, [pc, #4]	; (80062c8 <__sfp_lock_release+0x8>)
 80062c2:	f000 b923 	b.w	800650c <__retarget_lock_release_recursive>
 80062c6:	bf00      	nop
 80062c8:	20004249 	.word	0x20004249

080062cc <__sinit>:
 80062cc:	b510      	push	{r4, lr}
 80062ce:	4604      	mov	r4, r0
 80062d0:	f7ff fff0 	bl	80062b4 <__sfp_lock_acquire>
 80062d4:	6a23      	ldr	r3, [r4, #32]
 80062d6:	b11b      	cbz	r3, 80062e0 <__sinit+0x14>
 80062d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062dc:	f7ff bff0 	b.w	80062c0 <__sfp_lock_release>
 80062e0:	4b04      	ldr	r3, [pc, #16]	; (80062f4 <__sinit+0x28>)
 80062e2:	6223      	str	r3, [r4, #32]
 80062e4:	4b04      	ldr	r3, [pc, #16]	; (80062f8 <__sinit+0x2c>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d1f5      	bne.n	80062d8 <__sinit+0xc>
 80062ec:	f7ff ffc4 	bl	8006278 <global_stdio_init.part.0>
 80062f0:	e7f2      	b.n	80062d8 <__sinit+0xc>
 80062f2:	bf00      	nop
 80062f4:	08006239 	.word	0x08006239
 80062f8:	20004240 	.word	0x20004240

080062fc <_fwalk_sglue>:
 80062fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006300:	4607      	mov	r7, r0
 8006302:	4688      	mov	r8, r1
 8006304:	4614      	mov	r4, r2
 8006306:	2600      	movs	r6, #0
 8006308:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800630c:	f1b9 0901 	subs.w	r9, r9, #1
 8006310:	d505      	bpl.n	800631e <_fwalk_sglue+0x22>
 8006312:	6824      	ldr	r4, [r4, #0]
 8006314:	2c00      	cmp	r4, #0
 8006316:	d1f7      	bne.n	8006308 <_fwalk_sglue+0xc>
 8006318:	4630      	mov	r0, r6
 800631a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800631e:	89ab      	ldrh	r3, [r5, #12]
 8006320:	2b01      	cmp	r3, #1
 8006322:	d907      	bls.n	8006334 <_fwalk_sglue+0x38>
 8006324:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006328:	3301      	adds	r3, #1
 800632a:	d003      	beq.n	8006334 <_fwalk_sglue+0x38>
 800632c:	4629      	mov	r1, r5
 800632e:	4638      	mov	r0, r7
 8006330:	47c0      	blx	r8
 8006332:	4306      	orrs	r6, r0
 8006334:	3568      	adds	r5, #104	; 0x68
 8006336:	e7e9      	b.n	800630c <_fwalk_sglue+0x10>

08006338 <__sread>:
 8006338:	b510      	push	{r4, lr}
 800633a:	460c      	mov	r4, r1
 800633c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006340:	f000 f894 	bl	800646c <_read_r>
 8006344:	2800      	cmp	r0, #0
 8006346:	bfab      	itete	ge
 8006348:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800634a:	89a3      	ldrhlt	r3, [r4, #12]
 800634c:	181b      	addge	r3, r3, r0
 800634e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006352:	bfac      	ite	ge
 8006354:	6563      	strge	r3, [r4, #84]	; 0x54
 8006356:	81a3      	strhlt	r3, [r4, #12]
 8006358:	bd10      	pop	{r4, pc}

0800635a <__swrite>:
 800635a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800635e:	461f      	mov	r7, r3
 8006360:	898b      	ldrh	r3, [r1, #12]
 8006362:	05db      	lsls	r3, r3, #23
 8006364:	4605      	mov	r5, r0
 8006366:	460c      	mov	r4, r1
 8006368:	4616      	mov	r6, r2
 800636a:	d505      	bpl.n	8006378 <__swrite+0x1e>
 800636c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006370:	2302      	movs	r3, #2
 8006372:	2200      	movs	r2, #0
 8006374:	f000 f868 	bl	8006448 <_lseek_r>
 8006378:	89a3      	ldrh	r3, [r4, #12]
 800637a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800637e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006382:	81a3      	strh	r3, [r4, #12]
 8006384:	4632      	mov	r2, r6
 8006386:	463b      	mov	r3, r7
 8006388:	4628      	mov	r0, r5
 800638a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800638e:	f000 b87f 	b.w	8006490 <_write_r>

08006392 <__sseek>:
 8006392:	b510      	push	{r4, lr}
 8006394:	460c      	mov	r4, r1
 8006396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800639a:	f000 f855 	bl	8006448 <_lseek_r>
 800639e:	1c43      	adds	r3, r0, #1
 80063a0:	89a3      	ldrh	r3, [r4, #12]
 80063a2:	bf15      	itete	ne
 80063a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80063a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80063aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80063ae:	81a3      	strheq	r3, [r4, #12]
 80063b0:	bf18      	it	ne
 80063b2:	81a3      	strhne	r3, [r4, #12]
 80063b4:	bd10      	pop	{r4, pc}

080063b6 <__sclose>:
 80063b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063ba:	f000 b823 	b.w	8006404 <_close_r>

080063be <memset>:
 80063be:	4402      	add	r2, r0
 80063c0:	4603      	mov	r3, r0
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d100      	bne.n	80063c8 <memset+0xa>
 80063c6:	4770      	bx	lr
 80063c8:	f803 1b01 	strb.w	r1, [r3], #1
 80063cc:	e7f9      	b.n	80063c2 <memset+0x4>
	...

080063d0 <time>:
 80063d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80063d2:	4b0b      	ldr	r3, [pc, #44]	; (8006400 <time+0x30>)
 80063d4:	2200      	movs	r2, #0
 80063d6:	4669      	mov	r1, sp
 80063d8:	4604      	mov	r4, r0
 80063da:	6818      	ldr	r0, [r3, #0]
 80063dc:	f000 f822 	bl	8006424 <_gettimeofday_r>
 80063e0:	2800      	cmp	r0, #0
 80063e2:	bfbe      	ittt	lt
 80063e4:	f04f 32ff 	movlt.w	r2, #4294967295
 80063e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80063ec:	e9cd 2300 	strdlt	r2, r3, [sp]
 80063f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063f4:	b10c      	cbz	r4, 80063fa <time+0x2a>
 80063f6:	e9c4 0100 	strd	r0, r1, [r4]
 80063fa:	b004      	add	sp, #16
 80063fc:	bd10      	pop	{r4, pc}
 80063fe:	bf00      	nop
 8006400:	20000068 	.word	0x20000068

08006404 <_close_r>:
 8006404:	b538      	push	{r3, r4, r5, lr}
 8006406:	4d06      	ldr	r5, [pc, #24]	; (8006420 <_close_r+0x1c>)
 8006408:	2300      	movs	r3, #0
 800640a:	4604      	mov	r4, r0
 800640c:	4608      	mov	r0, r1
 800640e:	602b      	str	r3, [r5, #0]
 8006410:	f7fb fae2 	bl	80019d8 <_close>
 8006414:	1c43      	adds	r3, r0, #1
 8006416:	d102      	bne.n	800641e <_close_r+0x1a>
 8006418:	682b      	ldr	r3, [r5, #0]
 800641a:	b103      	cbz	r3, 800641e <_close_r+0x1a>
 800641c:	6023      	str	r3, [r4, #0]
 800641e:	bd38      	pop	{r3, r4, r5, pc}
 8006420:	20004244 	.word	0x20004244

08006424 <_gettimeofday_r>:
 8006424:	b538      	push	{r3, r4, r5, lr}
 8006426:	4d07      	ldr	r5, [pc, #28]	; (8006444 <_gettimeofday_r+0x20>)
 8006428:	2300      	movs	r3, #0
 800642a:	4604      	mov	r4, r0
 800642c:	4608      	mov	r0, r1
 800642e:	4611      	mov	r1, r2
 8006430:	602b      	str	r3, [r5, #0]
 8006432:	f000 fea1 	bl	8007178 <_gettimeofday>
 8006436:	1c43      	adds	r3, r0, #1
 8006438:	d102      	bne.n	8006440 <_gettimeofday_r+0x1c>
 800643a:	682b      	ldr	r3, [r5, #0]
 800643c:	b103      	cbz	r3, 8006440 <_gettimeofday_r+0x1c>
 800643e:	6023      	str	r3, [r4, #0]
 8006440:	bd38      	pop	{r3, r4, r5, pc}
 8006442:	bf00      	nop
 8006444:	20004244 	.word	0x20004244

08006448 <_lseek_r>:
 8006448:	b538      	push	{r3, r4, r5, lr}
 800644a:	4d07      	ldr	r5, [pc, #28]	; (8006468 <_lseek_r+0x20>)
 800644c:	4604      	mov	r4, r0
 800644e:	4608      	mov	r0, r1
 8006450:	4611      	mov	r1, r2
 8006452:	2200      	movs	r2, #0
 8006454:	602a      	str	r2, [r5, #0]
 8006456:	461a      	mov	r2, r3
 8006458:	f7fb fae5 	bl	8001a26 <_lseek>
 800645c:	1c43      	adds	r3, r0, #1
 800645e:	d102      	bne.n	8006466 <_lseek_r+0x1e>
 8006460:	682b      	ldr	r3, [r5, #0]
 8006462:	b103      	cbz	r3, 8006466 <_lseek_r+0x1e>
 8006464:	6023      	str	r3, [r4, #0]
 8006466:	bd38      	pop	{r3, r4, r5, pc}
 8006468:	20004244 	.word	0x20004244

0800646c <_read_r>:
 800646c:	b538      	push	{r3, r4, r5, lr}
 800646e:	4d07      	ldr	r5, [pc, #28]	; (800648c <_read_r+0x20>)
 8006470:	4604      	mov	r4, r0
 8006472:	4608      	mov	r0, r1
 8006474:	4611      	mov	r1, r2
 8006476:	2200      	movs	r2, #0
 8006478:	602a      	str	r2, [r5, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	f7fb fa73 	bl	8001966 <_read>
 8006480:	1c43      	adds	r3, r0, #1
 8006482:	d102      	bne.n	800648a <_read_r+0x1e>
 8006484:	682b      	ldr	r3, [r5, #0]
 8006486:	b103      	cbz	r3, 800648a <_read_r+0x1e>
 8006488:	6023      	str	r3, [r4, #0]
 800648a:	bd38      	pop	{r3, r4, r5, pc}
 800648c:	20004244 	.word	0x20004244

08006490 <_write_r>:
 8006490:	b538      	push	{r3, r4, r5, lr}
 8006492:	4d07      	ldr	r5, [pc, #28]	; (80064b0 <_write_r+0x20>)
 8006494:	4604      	mov	r4, r0
 8006496:	4608      	mov	r0, r1
 8006498:	4611      	mov	r1, r2
 800649a:	2200      	movs	r2, #0
 800649c:	602a      	str	r2, [r5, #0]
 800649e:	461a      	mov	r2, r3
 80064a0:	f7fb fa7e 	bl	80019a0 <_write>
 80064a4:	1c43      	adds	r3, r0, #1
 80064a6:	d102      	bne.n	80064ae <_write_r+0x1e>
 80064a8:	682b      	ldr	r3, [r5, #0]
 80064aa:	b103      	cbz	r3, 80064ae <_write_r+0x1e>
 80064ac:	6023      	str	r3, [r4, #0]
 80064ae:	bd38      	pop	{r3, r4, r5, pc}
 80064b0:	20004244 	.word	0x20004244

080064b4 <__errno>:
 80064b4:	4b01      	ldr	r3, [pc, #4]	; (80064bc <__errno+0x8>)
 80064b6:	6818      	ldr	r0, [r3, #0]
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop
 80064bc:	20000068 	.word	0x20000068

080064c0 <__libc_init_array>:
 80064c0:	b570      	push	{r4, r5, r6, lr}
 80064c2:	4d0d      	ldr	r5, [pc, #52]	; (80064f8 <__libc_init_array+0x38>)
 80064c4:	4c0d      	ldr	r4, [pc, #52]	; (80064fc <__libc_init_array+0x3c>)
 80064c6:	1b64      	subs	r4, r4, r5
 80064c8:	10a4      	asrs	r4, r4, #2
 80064ca:	2600      	movs	r6, #0
 80064cc:	42a6      	cmp	r6, r4
 80064ce:	d109      	bne.n	80064e4 <__libc_init_array+0x24>
 80064d0:	4d0b      	ldr	r5, [pc, #44]	; (8006500 <__libc_init_array+0x40>)
 80064d2:	4c0c      	ldr	r4, [pc, #48]	; (8006504 <__libc_init_array+0x44>)
 80064d4:	f000 fe58 	bl	8007188 <_init>
 80064d8:	1b64      	subs	r4, r4, r5
 80064da:	10a4      	asrs	r4, r4, #2
 80064dc:	2600      	movs	r6, #0
 80064de:	42a6      	cmp	r6, r4
 80064e0:	d105      	bne.n	80064ee <__libc_init_array+0x2e>
 80064e2:	bd70      	pop	{r4, r5, r6, pc}
 80064e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80064e8:	4798      	blx	r3
 80064ea:	3601      	adds	r6, #1
 80064ec:	e7ee      	b.n	80064cc <__libc_init_array+0xc>
 80064ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80064f2:	4798      	blx	r3
 80064f4:	3601      	adds	r6, #1
 80064f6:	e7f2      	b.n	80064de <__libc_init_array+0x1e>
 80064f8:	0800737c 	.word	0x0800737c
 80064fc:	0800737c 	.word	0x0800737c
 8006500:	0800737c 	.word	0x0800737c
 8006504:	08007380 	.word	0x08007380

08006508 <__retarget_lock_init_recursive>:
 8006508:	4770      	bx	lr

0800650a <__retarget_lock_acquire_recursive>:
 800650a:	4770      	bx	lr

0800650c <__retarget_lock_release_recursive>:
 800650c:	4770      	bx	lr

0800650e <memcpy>:
 800650e:	440a      	add	r2, r1
 8006510:	4291      	cmp	r1, r2
 8006512:	f100 33ff 	add.w	r3, r0, #4294967295
 8006516:	d100      	bne.n	800651a <memcpy+0xc>
 8006518:	4770      	bx	lr
 800651a:	b510      	push	{r4, lr}
 800651c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006520:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006524:	4291      	cmp	r1, r2
 8006526:	d1f9      	bne.n	800651c <memcpy+0xe>
 8006528:	bd10      	pop	{r4, pc}
	...

0800652c <__assert_func>:
 800652c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800652e:	4614      	mov	r4, r2
 8006530:	461a      	mov	r2, r3
 8006532:	4b09      	ldr	r3, [pc, #36]	; (8006558 <__assert_func+0x2c>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4605      	mov	r5, r0
 8006538:	68d8      	ldr	r0, [r3, #12]
 800653a:	b14c      	cbz	r4, 8006550 <__assert_func+0x24>
 800653c:	4b07      	ldr	r3, [pc, #28]	; (800655c <__assert_func+0x30>)
 800653e:	9100      	str	r1, [sp, #0]
 8006540:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006544:	4906      	ldr	r1, [pc, #24]	; (8006560 <__assert_func+0x34>)
 8006546:	462b      	mov	r3, r5
 8006548:	f000 f9bc 	bl	80068c4 <fiprintf>
 800654c:	f000 f9dc 	bl	8006908 <abort>
 8006550:	4b04      	ldr	r3, [pc, #16]	; (8006564 <__assert_func+0x38>)
 8006552:	461c      	mov	r4, r3
 8006554:	e7f3      	b.n	800653e <__assert_func+0x12>
 8006556:	bf00      	nop
 8006558:	20000068 	.word	0x20000068
 800655c:	08007303 	.word	0x08007303
 8006560:	08007310 	.word	0x08007310
 8006564:	0800733e 	.word	0x0800733e

08006568 <_free_r>:
 8006568:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800656a:	2900      	cmp	r1, #0
 800656c:	d044      	beq.n	80065f8 <_free_r+0x90>
 800656e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006572:	9001      	str	r0, [sp, #4]
 8006574:	2b00      	cmp	r3, #0
 8006576:	f1a1 0404 	sub.w	r4, r1, #4
 800657a:	bfb8      	it	lt
 800657c:	18e4      	addlt	r4, r4, r3
 800657e:	f000 f8e7 	bl	8006750 <__malloc_lock>
 8006582:	4a1e      	ldr	r2, [pc, #120]	; (80065fc <_free_r+0x94>)
 8006584:	9801      	ldr	r0, [sp, #4]
 8006586:	6813      	ldr	r3, [r2, #0]
 8006588:	b933      	cbnz	r3, 8006598 <_free_r+0x30>
 800658a:	6063      	str	r3, [r4, #4]
 800658c:	6014      	str	r4, [r2, #0]
 800658e:	b003      	add	sp, #12
 8006590:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006594:	f000 b8e2 	b.w	800675c <__malloc_unlock>
 8006598:	42a3      	cmp	r3, r4
 800659a:	d908      	bls.n	80065ae <_free_r+0x46>
 800659c:	6825      	ldr	r5, [r4, #0]
 800659e:	1961      	adds	r1, r4, r5
 80065a0:	428b      	cmp	r3, r1
 80065a2:	bf01      	itttt	eq
 80065a4:	6819      	ldreq	r1, [r3, #0]
 80065a6:	685b      	ldreq	r3, [r3, #4]
 80065a8:	1949      	addeq	r1, r1, r5
 80065aa:	6021      	streq	r1, [r4, #0]
 80065ac:	e7ed      	b.n	800658a <_free_r+0x22>
 80065ae:	461a      	mov	r2, r3
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	b10b      	cbz	r3, 80065b8 <_free_r+0x50>
 80065b4:	42a3      	cmp	r3, r4
 80065b6:	d9fa      	bls.n	80065ae <_free_r+0x46>
 80065b8:	6811      	ldr	r1, [r2, #0]
 80065ba:	1855      	adds	r5, r2, r1
 80065bc:	42a5      	cmp	r5, r4
 80065be:	d10b      	bne.n	80065d8 <_free_r+0x70>
 80065c0:	6824      	ldr	r4, [r4, #0]
 80065c2:	4421      	add	r1, r4
 80065c4:	1854      	adds	r4, r2, r1
 80065c6:	42a3      	cmp	r3, r4
 80065c8:	6011      	str	r1, [r2, #0]
 80065ca:	d1e0      	bne.n	800658e <_free_r+0x26>
 80065cc:	681c      	ldr	r4, [r3, #0]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	6053      	str	r3, [r2, #4]
 80065d2:	440c      	add	r4, r1
 80065d4:	6014      	str	r4, [r2, #0]
 80065d6:	e7da      	b.n	800658e <_free_r+0x26>
 80065d8:	d902      	bls.n	80065e0 <_free_r+0x78>
 80065da:	230c      	movs	r3, #12
 80065dc:	6003      	str	r3, [r0, #0]
 80065de:	e7d6      	b.n	800658e <_free_r+0x26>
 80065e0:	6825      	ldr	r5, [r4, #0]
 80065e2:	1961      	adds	r1, r4, r5
 80065e4:	428b      	cmp	r3, r1
 80065e6:	bf04      	itt	eq
 80065e8:	6819      	ldreq	r1, [r3, #0]
 80065ea:	685b      	ldreq	r3, [r3, #4]
 80065ec:	6063      	str	r3, [r4, #4]
 80065ee:	bf04      	itt	eq
 80065f0:	1949      	addeq	r1, r1, r5
 80065f2:	6021      	streq	r1, [r4, #0]
 80065f4:	6054      	str	r4, [r2, #4]
 80065f6:	e7ca      	b.n	800658e <_free_r+0x26>
 80065f8:	b003      	add	sp, #12
 80065fa:	bd30      	pop	{r4, r5, pc}
 80065fc:	2000424c 	.word	0x2000424c

08006600 <malloc>:
 8006600:	4b02      	ldr	r3, [pc, #8]	; (800660c <malloc+0xc>)
 8006602:	4601      	mov	r1, r0
 8006604:	6818      	ldr	r0, [r3, #0]
 8006606:	f000 b823 	b.w	8006650 <_malloc_r>
 800660a:	bf00      	nop
 800660c:	20000068 	.word	0x20000068

08006610 <sbrk_aligned>:
 8006610:	b570      	push	{r4, r5, r6, lr}
 8006612:	4e0e      	ldr	r6, [pc, #56]	; (800664c <sbrk_aligned+0x3c>)
 8006614:	460c      	mov	r4, r1
 8006616:	6831      	ldr	r1, [r6, #0]
 8006618:	4605      	mov	r5, r0
 800661a:	b911      	cbnz	r1, 8006622 <sbrk_aligned+0x12>
 800661c:	f000 f964 	bl	80068e8 <_sbrk_r>
 8006620:	6030      	str	r0, [r6, #0]
 8006622:	4621      	mov	r1, r4
 8006624:	4628      	mov	r0, r5
 8006626:	f000 f95f 	bl	80068e8 <_sbrk_r>
 800662a:	1c43      	adds	r3, r0, #1
 800662c:	d00a      	beq.n	8006644 <sbrk_aligned+0x34>
 800662e:	1cc4      	adds	r4, r0, #3
 8006630:	f024 0403 	bic.w	r4, r4, #3
 8006634:	42a0      	cmp	r0, r4
 8006636:	d007      	beq.n	8006648 <sbrk_aligned+0x38>
 8006638:	1a21      	subs	r1, r4, r0
 800663a:	4628      	mov	r0, r5
 800663c:	f000 f954 	bl	80068e8 <_sbrk_r>
 8006640:	3001      	adds	r0, #1
 8006642:	d101      	bne.n	8006648 <sbrk_aligned+0x38>
 8006644:	f04f 34ff 	mov.w	r4, #4294967295
 8006648:	4620      	mov	r0, r4
 800664a:	bd70      	pop	{r4, r5, r6, pc}
 800664c:	20004250 	.word	0x20004250

08006650 <_malloc_r>:
 8006650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006654:	1ccd      	adds	r5, r1, #3
 8006656:	f025 0503 	bic.w	r5, r5, #3
 800665a:	3508      	adds	r5, #8
 800665c:	2d0c      	cmp	r5, #12
 800665e:	bf38      	it	cc
 8006660:	250c      	movcc	r5, #12
 8006662:	2d00      	cmp	r5, #0
 8006664:	4607      	mov	r7, r0
 8006666:	db01      	blt.n	800666c <_malloc_r+0x1c>
 8006668:	42a9      	cmp	r1, r5
 800666a:	d905      	bls.n	8006678 <_malloc_r+0x28>
 800666c:	230c      	movs	r3, #12
 800666e:	603b      	str	r3, [r7, #0]
 8006670:	2600      	movs	r6, #0
 8006672:	4630      	mov	r0, r6
 8006674:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006678:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800674c <_malloc_r+0xfc>
 800667c:	f000 f868 	bl	8006750 <__malloc_lock>
 8006680:	f8d8 3000 	ldr.w	r3, [r8]
 8006684:	461c      	mov	r4, r3
 8006686:	bb5c      	cbnz	r4, 80066e0 <_malloc_r+0x90>
 8006688:	4629      	mov	r1, r5
 800668a:	4638      	mov	r0, r7
 800668c:	f7ff ffc0 	bl	8006610 <sbrk_aligned>
 8006690:	1c43      	adds	r3, r0, #1
 8006692:	4604      	mov	r4, r0
 8006694:	d155      	bne.n	8006742 <_malloc_r+0xf2>
 8006696:	f8d8 4000 	ldr.w	r4, [r8]
 800669a:	4626      	mov	r6, r4
 800669c:	2e00      	cmp	r6, #0
 800669e:	d145      	bne.n	800672c <_malloc_r+0xdc>
 80066a0:	2c00      	cmp	r4, #0
 80066a2:	d048      	beq.n	8006736 <_malloc_r+0xe6>
 80066a4:	6823      	ldr	r3, [r4, #0]
 80066a6:	4631      	mov	r1, r6
 80066a8:	4638      	mov	r0, r7
 80066aa:	eb04 0903 	add.w	r9, r4, r3
 80066ae:	f000 f91b 	bl	80068e8 <_sbrk_r>
 80066b2:	4581      	cmp	r9, r0
 80066b4:	d13f      	bne.n	8006736 <_malloc_r+0xe6>
 80066b6:	6821      	ldr	r1, [r4, #0]
 80066b8:	1a6d      	subs	r5, r5, r1
 80066ba:	4629      	mov	r1, r5
 80066bc:	4638      	mov	r0, r7
 80066be:	f7ff ffa7 	bl	8006610 <sbrk_aligned>
 80066c2:	3001      	adds	r0, #1
 80066c4:	d037      	beq.n	8006736 <_malloc_r+0xe6>
 80066c6:	6823      	ldr	r3, [r4, #0]
 80066c8:	442b      	add	r3, r5
 80066ca:	6023      	str	r3, [r4, #0]
 80066cc:	f8d8 3000 	ldr.w	r3, [r8]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d038      	beq.n	8006746 <_malloc_r+0xf6>
 80066d4:	685a      	ldr	r2, [r3, #4]
 80066d6:	42a2      	cmp	r2, r4
 80066d8:	d12b      	bne.n	8006732 <_malloc_r+0xe2>
 80066da:	2200      	movs	r2, #0
 80066dc:	605a      	str	r2, [r3, #4]
 80066de:	e00f      	b.n	8006700 <_malloc_r+0xb0>
 80066e0:	6822      	ldr	r2, [r4, #0]
 80066e2:	1b52      	subs	r2, r2, r5
 80066e4:	d41f      	bmi.n	8006726 <_malloc_r+0xd6>
 80066e6:	2a0b      	cmp	r2, #11
 80066e8:	d917      	bls.n	800671a <_malloc_r+0xca>
 80066ea:	1961      	adds	r1, r4, r5
 80066ec:	42a3      	cmp	r3, r4
 80066ee:	6025      	str	r5, [r4, #0]
 80066f0:	bf18      	it	ne
 80066f2:	6059      	strne	r1, [r3, #4]
 80066f4:	6863      	ldr	r3, [r4, #4]
 80066f6:	bf08      	it	eq
 80066f8:	f8c8 1000 	streq.w	r1, [r8]
 80066fc:	5162      	str	r2, [r4, r5]
 80066fe:	604b      	str	r3, [r1, #4]
 8006700:	4638      	mov	r0, r7
 8006702:	f104 060b 	add.w	r6, r4, #11
 8006706:	f000 f829 	bl	800675c <__malloc_unlock>
 800670a:	f026 0607 	bic.w	r6, r6, #7
 800670e:	1d23      	adds	r3, r4, #4
 8006710:	1af2      	subs	r2, r6, r3
 8006712:	d0ae      	beq.n	8006672 <_malloc_r+0x22>
 8006714:	1b9b      	subs	r3, r3, r6
 8006716:	50a3      	str	r3, [r4, r2]
 8006718:	e7ab      	b.n	8006672 <_malloc_r+0x22>
 800671a:	42a3      	cmp	r3, r4
 800671c:	6862      	ldr	r2, [r4, #4]
 800671e:	d1dd      	bne.n	80066dc <_malloc_r+0x8c>
 8006720:	f8c8 2000 	str.w	r2, [r8]
 8006724:	e7ec      	b.n	8006700 <_malloc_r+0xb0>
 8006726:	4623      	mov	r3, r4
 8006728:	6864      	ldr	r4, [r4, #4]
 800672a:	e7ac      	b.n	8006686 <_malloc_r+0x36>
 800672c:	4634      	mov	r4, r6
 800672e:	6876      	ldr	r6, [r6, #4]
 8006730:	e7b4      	b.n	800669c <_malloc_r+0x4c>
 8006732:	4613      	mov	r3, r2
 8006734:	e7cc      	b.n	80066d0 <_malloc_r+0x80>
 8006736:	230c      	movs	r3, #12
 8006738:	603b      	str	r3, [r7, #0]
 800673a:	4638      	mov	r0, r7
 800673c:	f000 f80e 	bl	800675c <__malloc_unlock>
 8006740:	e797      	b.n	8006672 <_malloc_r+0x22>
 8006742:	6025      	str	r5, [r4, #0]
 8006744:	e7dc      	b.n	8006700 <_malloc_r+0xb0>
 8006746:	605b      	str	r3, [r3, #4]
 8006748:	deff      	udf	#255	; 0xff
 800674a:	bf00      	nop
 800674c:	2000424c 	.word	0x2000424c

08006750 <__malloc_lock>:
 8006750:	4801      	ldr	r0, [pc, #4]	; (8006758 <__malloc_lock+0x8>)
 8006752:	f7ff beda 	b.w	800650a <__retarget_lock_acquire_recursive>
 8006756:	bf00      	nop
 8006758:	20004248 	.word	0x20004248

0800675c <__malloc_unlock>:
 800675c:	4801      	ldr	r0, [pc, #4]	; (8006764 <__malloc_unlock+0x8>)
 800675e:	f7ff bed5 	b.w	800650c <__retarget_lock_release_recursive>
 8006762:	bf00      	nop
 8006764:	20004248 	.word	0x20004248

08006768 <__sflush_r>:
 8006768:	898a      	ldrh	r2, [r1, #12]
 800676a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800676e:	4605      	mov	r5, r0
 8006770:	0710      	lsls	r0, r2, #28
 8006772:	460c      	mov	r4, r1
 8006774:	d458      	bmi.n	8006828 <__sflush_r+0xc0>
 8006776:	684b      	ldr	r3, [r1, #4]
 8006778:	2b00      	cmp	r3, #0
 800677a:	dc05      	bgt.n	8006788 <__sflush_r+0x20>
 800677c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800677e:	2b00      	cmp	r3, #0
 8006780:	dc02      	bgt.n	8006788 <__sflush_r+0x20>
 8006782:	2000      	movs	r0, #0
 8006784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006788:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800678a:	2e00      	cmp	r6, #0
 800678c:	d0f9      	beq.n	8006782 <__sflush_r+0x1a>
 800678e:	2300      	movs	r3, #0
 8006790:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006794:	682f      	ldr	r7, [r5, #0]
 8006796:	6a21      	ldr	r1, [r4, #32]
 8006798:	602b      	str	r3, [r5, #0]
 800679a:	d032      	beq.n	8006802 <__sflush_r+0x9a>
 800679c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800679e:	89a3      	ldrh	r3, [r4, #12]
 80067a0:	075a      	lsls	r2, r3, #29
 80067a2:	d505      	bpl.n	80067b0 <__sflush_r+0x48>
 80067a4:	6863      	ldr	r3, [r4, #4]
 80067a6:	1ac0      	subs	r0, r0, r3
 80067a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80067aa:	b10b      	cbz	r3, 80067b0 <__sflush_r+0x48>
 80067ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80067ae:	1ac0      	subs	r0, r0, r3
 80067b0:	2300      	movs	r3, #0
 80067b2:	4602      	mov	r2, r0
 80067b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067b6:	6a21      	ldr	r1, [r4, #32]
 80067b8:	4628      	mov	r0, r5
 80067ba:	47b0      	blx	r6
 80067bc:	1c43      	adds	r3, r0, #1
 80067be:	89a3      	ldrh	r3, [r4, #12]
 80067c0:	d106      	bne.n	80067d0 <__sflush_r+0x68>
 80067c2:	6829      	ldr	r1, [r5, #0]
 80067c4:	291d      	cmp	r1, #29
 80067c6:	d82b      	bhi.n	8006820 <__sflush_r+0xb8>
 80067c8:	4a29      	ldr	r2, [pc, #164]	; (8006870 <__sflush_r+0x108>)
 80067ca:	410a      	asrs	r2, r1
 80067cc:	07d6      	lsls	r6, r2, #31
 80067ce:	d427      	bmi.n	8006820 <__sflush_r+0xb8>
 80067d0:	2200      	movs	r2, #0
 80067d2:	6062      	str	r2, [r4, #4]
 80067d4:	04d9      	lsls	r1, r3, #19
 80067d6:	6922      	ldr	r2, [r4, #16]
 80067d8:	6022      	str	r2, [r4, #0]
 80067da:	d504      	bpl.n	80067e6 <__sflush_r+0x7e>
 80067dc:	1c42      	adds	r2, r0, #1
 80067de:	d101      	bne.n	80067e4 <__sflush_r+0x7c>
 80067e0:	682b      	ldr	r3, [r5, #0]
 80067e2:	b903      	cbnz	r3, 80067e6 <__sflush_r+0x7e>
 80067e4:	6560      	str	r0, [r4, #84]	; 0x54
 80067e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067e8:	602f      	str	r7, [r5, #0]
 80067ea:	2900      	cmp	r1, #0
 80067ec:	d0c9      	beq.n	8006782 <__sflush_r+0x1a>
 80067ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80067f2:	4299      	cmp	r1, r3
 80067f4:	d002      	beq.n	80067fc <__sflush_r+0x94>
 80067f6:	4628      	mov	r0, r5
 80067f8:	f7ff feb6 	bl	8006568 <_free_r>
 80067fc:	2000      	movs	r0, #0
 80067fe:	6360      	str	r0, [r4, #52]	; 0x34
 8006800:	e7c0      	b.n	8006784 <__sflush_r+0x1c>
 8006802:	2301      	movs	r3, #1
 8006804:	4628      	mov	r0, r5
 8006806:	47b0      	blx	r6
 8006808:	1c41      	adds	r1, r0, #1
 800680a:	d1c8      	bne.n	800679e <__sflush_r+0x36>
 800680c:	682b      	ldr	r3, [r5, #0]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d0c5      	beq.n	800679e <__sflush_r+0x36>
 8006812:	2b1d      	cmp	r3, #29
 8006814:	d001      	beq.n	800681a <__sflush_r+0xb2>
 8006816:	2b16      	cmp	r3, #22
 8006818:	d101      	bne.n	800681e <__sflush_r+0xb6>
 800681a:	602f      	str	r7, [r5, #0]
 800681c:	e7b1      	b.n	8006782 <__sflush_r+0x1a>
 800681e:	89a3      	ldrh	r3, [r4, #12]
 8006820:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006824:	81a3      	strh	r3, [r4, #12]
 8006826:	e7ad      	b.n	8006784 <__sflush_r+0x1c>
 8006828:	690f      	ldr	r7, [r1, #16]
 800682a:	2f00      	cmp	r7, #0
 800682c:	d0a9      	beq.n	8006782 <__sflush_r+0x1a>
 800682e:	0793      	lsls	r3, r2, #30
 8006830:	680e      	ldr	r6, [r1, #0]
 8006832:	bf08      	it	eq
 8006834:	694b      	ldreq	r3, [r1, #20]
 8006836:	600f      	str	r7, [r1, #0]
 8006838:	bf18      	it	ne
 800683a:	2300      	movne	r3, #0
 800683c:	eba6 0807 	sub.w	r8, r6, r7
 8006840:	608b      	str	r3, [r1, #8]
 8006842:	f1b8 0f00 	cmp.w	r8, #0
 8006846:	dd9c      	ble.n	8006782 <__sflush_r+0x1a>
 8006848:	6a21      	ldr	r1, [r4, #32]
 800684a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800684c:	4643      	mov	r3, r8
 800684e:	463a      	mov	r2, r7
 8006850:	4628      	mov	r0, r5
 8006852:	47b0      	blx	r6
 8006854:	2800      	cmp	r0, #0
 8006856:	dc06      	bgt.n	8006866 <__sflush_r+0xfe>
 8006858:	89a3      	ldrh	r3, [r4, #12]
 800685a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800685e:	81a3      	strh	r3, [r4, #12]
 8006860:	f04f 30ff 	mov.w	r0, #4294967295
 8006864:	e78e      	b.n	8006784 <__sflush_r+0x1c>
 8006866:	4407      	add	r7, r0
 8006868:	eba8 0800 	sub.w	r8, r8, r0
 800686c:	e7e9      	b.n	8006842 <__sflush_r+0xda>
 800686e:	bf00      	nop
 8006870:	dfbffffe 	.word	0xdfbffffe

08006874 <_fflush_r>:
 8006874:	b538      	push	{r3, r4, r5, lr}
 8006876:	690b      	ldr	r3, [r1, #16]
 8006878:	4605      	mov	r5, r0
 800687a:	460c      	mov	r4, r1
 800687c:	b913      	cbnz	r3, 8006884 <_fflush_r+0x10>
 800687e:	2500      	movs	r5, #0
 8006880:	4628      	mov	r0, r5
 8006882:	bd38      	pop	{r3, r4, r5, pc}
 8006884:	b118      	cbz	r0, 800688e <_fflush_r+0x1a>
 8006886:	6a03      	ldr	r3, [r0, #32]
 8006888:	b90b      	cbnz	r3, 800688e <_fflush_r+0x1a>
 800688a:	f7ff fd1f 	bl	80062cc <__sinit>
 800688e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d0f3      	beq.n	800687e <_fflush_r+0xa>
 8006896:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006898:	07d0      	lsls	r0, r2, #31
 800689a:	d404      	bmi.n	80068a6 <_fflush_r+0x32>
 800689c:	0599      	lsls	r1, r3, #22
 800689e:	d402      	bmi.n	80068a6 <_fflush_r+0x32>
 80068a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80068a2:	f7ff fe32 	bl	800650a <__retarget_lock_acquire_recursive>
 80068a6:	4628      	mov	r0, r5
 80068a8:	4621      	mov	r1, r4
 80068aa:	f7ff ff5d 	bl	8006768 <__sflush_r>
 80068ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80068b0:	07da      	lsls	r2, r3, #31
 80068b2:	4605      	mov	r5, r0
 80068b4:	d4e4      	bmi.n	8006880 <_fflush_r+0xc>
 80068b6:	89a3      	ldrh	r3, [r4, #12]
 80068b8:	059b      	lsls	r3, r3, #22
 80068ba:	d4e1      	bmi.n	8006880 <_fflush_r+0xc>
 80068bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80068be:	f7ff fe25 	bl	800650c <__retarget_lock_release_recursive>
 80068c2:	e7dd      	b.n	8006880 <_fflush_r+0xc>

080068c4 <fiprintf>:
 80068c4:	b40e      	push	{r1, r2, r3}
 80068c6:	b503      	push	{r0, r1, lr}
 80068c8:	4601      	mov	r1, r0
 80068ca:	ab03      	add	r3, sp, #12
 80068cc:	4805      	ldr	r0, [pc, #20]	; (80068e4 <fiprintf+0x20>)
 80068ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80068d2:	6800      	ldr	r0, [r0, #0]
 80068d4:	9301      	str	r3, [sp, #4]
 80068d6:	f000 f847 	bl	8006968 <_vfiprintf_r>
 80068da:	b002      	add	sp, #8
 80068dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80068e0:	b003      	add	sp, #12
 80068e2:	4770      	bx	lr
 80068e4:	20000068 	.word	0x20000068

080068e8 <_sbrk_r>:
 80068e8:	b538      	push	{r3, r4, r5, lr}
 80068ea:	4d06      	ldr	r5, [pc, #24]	; (8006904 <_sbrk_r+0x1c>)
 80068ec:	2300      	movs	r3, #0
 80068ee:	4604      	mov	r4, r0
 80068f0:	4608      	mov	r0, r1
 80068f2:	602b      	str	r3, [r5, #0]
 80068f4:	f7fb f8a4 	bl	8001a40 <_sbrk>
 80068f8:	1c43      	adds	r3, r0, #1
 80068fa:	d102      	bne.n	8006902 <_sbrk_r+0x1a>
 80068fc:	682b      	ldr	r3, [r5, #0]
 80068fe:	b103      	cbz	r3, 8006902 <_sbrk_r+0x1a>
 8006900:	6023      	str	r3, [r4, #0]
 8006902:	bd38      	pop	{r3, r4, r5, pc}
 8006904:	20004244 	.word	0x20004244

08006908 <abort>:
 8006908:	b508      	push	{r3, lr}
 800690a:	2006      	movs	r0, #6
 800690c:	f000 fb94 	bl	8007038 <raise>
 8006910:	2001      	movs	r0, #1
 8006912:	f7fb f81e 	bl	8001952 <_exit>

08006916 <__sfputc_r>:
 8006916:	6893      	ldr	r3, [r2, #8]
 8006918:	3b01      	subs	r3, #1
 800691a:	2b00      	cmp	r3, #0
 800691c:	b410      	push	{r4}
 800691e:	6093      	str	r3, [r2, #8]
 8006920:	da08      	bge.n	8006934 <__sfputc_r+0x1e>
 8006922:	6994      	ldr	r4, [r2, #24]
 8006924:	42a3      	cmp	r3, r4
 8006926:	db01      	blt.n	800692c <__sfputc_r+0x16>
 8006928:	290a      	cmp	r1, #10
 800692a:	d103      	bne.n	8006934 <__sfputc_r+0x1e>
 800692c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006930:	f000 bac4 	b.w	8006ebc <__swbuf_r>
 8006934:	6813      	ldr	r3, [r2, #0]
 8006936:	1c58      	adds	r0, r3, #1
 8006938:	6010      	str	r0, [r2, #0]
 800693a:	7019      	strb	r1, [r3, #0]
 800693c:	4608      	mov	r0, r1
 800693e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006942:	4770      	bx	lr

08006944 <__sfputs_r>:
 8006944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006946:	4606      	mov	r6, r0
 8006948:	460f      	mov	r7, r1
 800694a:	4614      	mov	r4, r2
 800694c:	18d5      	adds	r5, r2, r3
 800694e:	42ac      	cmp	r4, r5
 8006950:	d101      	bne.n	8006956 <__sfputs_r+0x12>
 8006952:	2000      	movs	r0, #0
 8006954:	e007      	b.n	8006966 <__sfputs_r+0x22>
 8006956:	f814 1b01 	ldrb.w	r1, [r4], #1
 800695a:	463a      	mov	r2, r7
 800695c:	4630      	mov	r0, r6
 800695e:	f7ff ffda 	bl	8006916 <__sfputc_r>
 8006962:	1c43      	adds	r3, r0, #1
 8006964:	d1f3      	bne.n	800694e <__sfputs_r+0xa>
 8006966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006968 <_vfiprintf_r>:
 8006968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800696c:	460d      	mov	r5, r1
 800696e:	b09d      	sub	sp, #116	; 0x74
 8006970:	4614      	mov	r4, r2
 8006972:	4698      	mov	r8, r3
 8006974:	4606      	mov	r6, r0
 8006976:	b118      	cbz	r0, 8006980 <_vfiprintf_r+0x18>
 8006978:	6a03      	ldr	r3, [r0, #32]
 800697a:	b90b      	cbnz	r3, 8006980 <_vfiprintf_r+0x18>
 800697c:	f7ff fca6 	bl	80062cc <__sinit>
 8006980:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006982:	07d9      	lsls	r1, r3, #31
 8006984:	d405      	bmi.n	8006992 <_vfiprintf_r+0x2a>
 8006986:	89ab      	ldrh	r3, [r5, #12]
 8006988:	059a      	lsls	r2, r3, #22
 800698a:	d402      	bmi.n	8006992 <_vfiprintf_r+0x2a>
 800698c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800698e:	f7ff fdbc 	bl	800650a <__retarget_lock_acquire_recursive>
 8006992:	89ab      	ldrh	r3, [r5, #12]
 8006994:	071b      	lsls	r3, r3, #28
 8006996:	d501      	bpl.n	800699c <_vfiprintf_r+0x34>
 8006998:	692b      	ldr	r3, [r5, #16]
 800699a:	b99b      	cbnz	r3, 80069c4 <_vfiprintf_r+0x5c>
 800699c:	4629      	mov	r1, r5
 800699e:	4630      	mov	r0, r6
 80069a0:	f000 faca 	bl	8006f38 <__swsetup_r>
 80069a4:	b170      	cbz	r0, 80069c4 <_vfiprintf_r+0x5c>
 80069a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069a8:	07dc      	lsls	r4, r3, #31
 80069aa:	d504      	bpl.n	80069b6 <_vfiprintf_r+0x4e>
 80069ac:	f04f 30ff 	mov.w	r0, #4294967295
 80069b0:	b01d      	add	sp, #116	; 0x74
 80069b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b6:	89ab      	ldrh	r3, [r5, #12]
 80069b8:	0598      	lsls	r0, r3, #22
 80069ba:	d4f7      	bmi.n	80069ac <_vfiprintf_r+0x44>
 80069bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80069be:	f7ff fda5 	bl	800650c <__retarget_lock_release_recursive>
 80069c2:	e7f3      	b.n	80069ac <_vfiprintf_r+0x44>
 80069c4:	2300      	movs	r3, #0
 80069c6:	9309      	str	r3, [sp, #36]	; 0x24
 80069c8:	2320      	movs	r3, #32
 80069ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80069ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80069d2:	2330      	movs	r3, #48	; 0x30
 80069d4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006b88 <_vfiprintf_r+0x220>
 80069d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80069dc:	f04f 0901 	mov.w	r9, #1
 80069e0:	4623      	mov	r3, r4
 80069e2:	469a      	mov	sl, r3
 80069e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069e8:	b10a      	cbz	r2, 80069ee <_vfiprintf_r+0x86>
 80069ea:	2a25      	cmp	r2, #37	; 0x25
 80069ec:	d1f9      	bne.n	80069e2 <_vfiprintf_r+0x7a>
 80069ee:	ebba 0b04 	subs.w	fp, sl, r4
 80069f2:	d00b      	beq.n	8006a0c <_vfiprintf_r+0xa4>
 80069f4:	465b      	mov	r3, fp
 80069f6:	4622      	mov	r2, r4
 80069f8:	4629      	mov	r1, r5
 80069fa:	4630      	mov	r0, r6
 80069fc:	f7ff ffa2 	bl	8006944 <__sfputs_r>
 8006a00:	3001      	adds	r0, #1
 8006a02:	f000 80a9 	beq.w	8006b58 <_vfiprintf_r+0x1f0>
 8006a06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a08:	445a      	add	r2, fp
 8006a0a:	9209      	str	r2, [sp, #36]	; 0x24
 8006a0c:	f89a 3000 	ldrb.w	r3, [sl]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f000 80a1 	beq.w	8006b58 <_vfiprintf_r+0x1f0>
 8006a16:	2300      	movs	r3, #0
 8006a18:	f04f 32ff 	mov.w	r2, #4294967295
 8006a1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a20:	f10a 0a01 	add.w	sl, sl, #1
 8006a24:	9304      	str	r3, [sp, #16]
 8006a26:	9307      	str	r3, [sp, #28]
 8006a28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a2c:	931a      	str	r3, [sp, #104]	; 0x68
 8006a2e:	4654      	mov	r4, sl
 8006a30:	2205      	movs	r2, #5
 8006a32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a36:	4854      	ldr	r0, [pc, #336]	; (8006b88 <_vfiprintf_r+0x220>)
 8006a38:	f7f9 fbca 	bl	80001d0 <memchr>
 8006a3c:	9a04      	ldr	r2, [sp, #16]
 8006a3e:	b9d8      	cbnz	r0, 8006a78 <_vfiprintf_r+0x110>
 8006a40:	06d1      	lsls	r1, r2, #27
 8006a42:	bf44      	itt	mi
 8006a44:	2320      	movmi	r3, #32
 8006a46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a4a:	0713      	lsls	r3, r2, #28
 8006a4c:	bf44      	itt	mi
 8006a4e:	232b      	movmi	r3, #43	; 0x2b
 8006a50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a54:	f89a 3000 	ldrb.w	r3, [sl]
 8006a58:	2b2a      	cmp	r3, #42	; 0x2a
 8006a5a:	d015      	beq.n	8006a88 <_vfiprintf_r+0x120>
 8006a5c:	9a07      	ldr	r2, [sp, #28]
 8006a5e:	4654      	mov	r4, sl
 8006a60:	2000      	movs	r0, #0
 8006a62:	f04f 0c0a 	mov.w	ip, #10
 8006a66:	4621      	mov	r1, r4
 8006a68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a6c:	3b30      	subs	r3, #48	; 0x30
 8006a6e:	2b09      	cmp	r3, #9
 8006a70:	d94d      	bls.n	8006b0e <_vfiprintf_r+0x1a6>
 8006a72:	b1b0      	cbz	r0, 8006aa2 <_vfiprintf_r+0x13a>
 8006a74:	9207      	str	r2, [sp, #28]
 8006a76:	e014      	b.n	8006aa2 <_vfiprintf_r+0x13a>
 8006a78:	eba0 0308 	sub.w	r3, r0, r8
 8006a7c:	fa09 f303 	lsl.w	r3, r9, r3
 8006a80:	4313      	orrs	r3, r2
 8006a82:	9304      	str	r3, [sp, #16]
 8006a84:	46a2      	mov	sl, r4
 8006a86:	e7d2      	b.n	8006a2e <_vfiprintf_r+0xc6>
 8006a88:	9b03      	ldr	r3, [sp, #12]
 8006a8a:	1d19      	adds	r1, r3, #4
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	9103      	str	r1, [sp, #12]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	bfbb      	ittet	lt
 8006a94:	425b      	neglt	r3, r3
 8006a96:	f042 0202 	orrlt.w	r2, r2, #2
 8006a9a:	9307      	strge	r3, [sp, #28]
 8006a9c:	9307      	strlt	r3, [sp, #28]
 8006a9e:	bfb8      	it	lt
 8006aa0:	9204      	strlt	r2, [sp, #16]
 8006aa2:	7823      	ldrb	r3, [r4, #0]
 8006aa4:	2b2e      	cmp	r3, #46	; 0x2e
 8006aa6:	d10c      	bne.n	8006ac2 <_vfiprintf_r+0x15a>
 8006aa8:	7863      	ldrb	r3, [r4, #1]
 8006aaa:	2b2a      	cmp	r3, #42	; 0x2a
 8006aac:	d134      	bne.n	8006b18 <_vfiprintf_r+0x1b0>
 8006aae:	9b03      	ldr	r3, [sp, #12]
 8006ab0:	1d1a      	adds	r2, r3, #4
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	9203      	str	r2, [sp, #12]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	bfb8      	it	lt
 8006aba:	f04f 33ff 	movlt.w	r3, #4294967295
 8006abe:	3402      	adds	r4, #2
 8006ac0:	9305      	str	r3, [sp, #20]
 8006ac2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006b98 <_vfiprintf_r+0x230>
 8006ac6:	7821      	ldrb	r1, [r4, #0]
 8006ac8:	2203      	movs	r2, #3
 8006aca:	4650      	mov	r0, sl
 8006acc:	f7f9 fb80 	bl	80001d0 <memchr>
 8006ad0:	b138      	cbz	r0, 8006ae2 <_vfiprintf_r+0x17a>
 8006ad2:	9b04      	ldr	r3, [sp, #16]
 8006ad4:	eba0 000a 	sub.w	r0, r0, sl
 8006ad8:	2240      	movs	r2, #64	; 0x40
 8006ada:	4082      	lsls	r2, r0
 8006adc:	4313      	orrs	r3, r2
 8006ade:	3401      	adds	r4, #1
 8006ae0:	9304      	str	r3, [sp, #16]
 8006ae2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ae6:	4829      	ldr	r0, [pc, #164]	; (8006b8c <_vfiprintf_r+0x224>)
 8006ae8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006aec:	2206      	movs	r2, #6
 8006aee:	f7f9 fb6f 	bl	80001d0 <memchr>
 8006af2:	2800      	cmp	r0, #0
 8006af4:	d03f      	beq.n	8006b76 <_vfiprintf_r+0x20e>
 8006af6:	4b26      	ldr	r3, [pc, #152]	; (8006b90 <_vfiprintf_r+0x228>)
 8006af8:	bb1b      	cbnz	r3, 8006b42 <_vfiprintf_r+0x1da>
 8006afa:	9b03      	ldr	r3, [sp, #12]
 8006afc:	3307      	adds	r3, #7
 8006afe:	f023 0307 	bic.w	r3, r3, #7
 8006b02:	3308      	adds	r3, #8
 8006b04:	9303      	str	r3, [sp, #12]
 8006b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b08:	443b      	add	r3, r7
 8006b0a:	9309      	str	r3, [sp, #36]	; 0x24
 8006b0c:	e768      	b.n	80069e0 <_vfiprintf_r+0x78>
 8006b0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b12:	460c      	mov	r4, r1
 8006b14:	2001      	movs	r0, #1
 8006b16:	e7a6      	b.n	8006a66 <_vfiprintf_r+0xfe>
 8006b18:	2300      	movs	r3, #0
 8006b1a:	3401      	adds	r4, #1
 8006b1c:	9305      	str	r3, [sp, #20]
 8006b1e:	4619      	mov	r1, r3
 8006b20:	f04f 0c0a 	mov.w	ip, #10
 8006b24:	4620      	mov	r0, r4
 8006b26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b2a:	3a30      	subs	r2, #48	; 0x30
 8006b2c:	2a09      	cmp	r2, #9
 8006b2e:	d903      	bls.n	8006b38 <_vfiprintf_r+0x1d0>
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d0c6      	beq.n	8006ac2 <_vfiprintf_r+0x15a>
 8006b34:	9105      	str	r1, [sp, #20]
 8006b36:	e7c4      	b.n	8006ac2 <_vfiprintf_r+0x15a>
 8006b38:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b3c:	4604      	mov	r4, r0
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e7f0      	b.n	8006b24 <_vfiprintf_r+0x1bc>
 8006b42:	ab03      	add	r3, sp, #12
 8006b44:	9300      	str	r3, [sp, #0]
 8006b46:	462a      	mov	r2, r5
 8006b48:	4b12      	ldr	r3, [pc, #72]	; (8006b94 <_vfiprintf_r+0x22c>)
 8006b4a:	a904      	add	r1, sp, #16
 8006b4c:	4630      	mov	r0, r6
 8006b4e:	f3af 8000 	nop.w
 8006b52:	4607      	mov	r7, r0
 8006b54:	1c78      	adds	r0, r7, #1
 8006b56:	d1d6      	bne.n	8006b06 <_vfiprintf_r+0x19e>
 8006b58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b5a:	07d9      	lsls	r1, r3, #31
 8006b5c:	d405      	bmi.n	8006b6a <_vfiprintf_r+0x202>
 8006b5e:	89ab      	ldrh	r3, [r5, #12]
 8006b60:	059a      	lsls	r2, r3, #22
 8006b62:	d402      	bmi.n	8006b6a <_vfiprintf_r+0x202>
 8006b64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b66:	f7ff fcd1 	bl	800650c <__retarget_lock_release_recursive>
 8006b6a:	89ab      	ldrh	r3, [r5, #12]
 8006b6c:	065b      	lsls	r3, r3, #25
 8006b6e:	f53f af1d 	bmi.w	80069ac <_vfiprintf_r+0x44>
 8006b72:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b74:	e71c      	b.n	80069b0 <_vfiprintf_r+0x48>
 8006b76:	ab03      	add	r3, sp, #12
 8006b78:	9300      	str	r3, [sp, #0]
 8006b7a:	462a      	mov	r2, r5
 8006b7c:	4b05      	ldr	r3, [pc, #20]	; (8006b94 <_vfiprintf_r+0x22c>)
 8006b7e:	a904      	add	r1, sp, #16
 8006b80:	4630      	mov	r0, r6
 8006b82:	f000 f879 	bl	8006c78 <_printf_i>
 8006b86:	e7e4      	b.n	8006b52 <_vfiprintf_r+0x1ea>
 8006b88:	0800733f 	.word	0x0800733f
 8006b8c:	08007349 	.word	0x08007349
 8006b90:	00000000 	.word	0x00000000
 8006b94:	08006945 	.word	0x08006945
 8006b98:	08007345 	.word	0x08007345

08006b9c <_printf_common>:
 8006b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ba0:	4616      	mov	r6, r2
 8006ba2:	4699      	mov	r9, r3
 8006ba4:	688a      	ldr	r2, [r1, #8]
 8006ba6:	690b      	ldr	r3, [r1, #16]
 8006ba8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006bac:	4293      	cmp	r3, r2
 8006bae:	bfb8      	it	lt
 8006bb0:	4613      	movlt	r3, r2
 8006bb2:	6033      	str	r3, [r6, #0]
 8006bb4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006bb8:	4607      	mov	r7, r0
 8006bba:	460c      	mov	r4, r1
 8006bbc:	b10a      	cbz	r2, 8006bc2 <_printf_common+0x26>
 8006bbe:	3301      	adds	r3, #1
 8006bc0:	6033      	str	r3, [r6, #0]
 8006bc2:	6823      	ldr	r3, [r4, #0]
 8006bc4:	0699      	lsls	r1, r3, #26
 8006bc6:	bf42      	ittt	mi
 8006bc8:	6833      	ldrmi	r3, [r6, #0]
 8006bca:	3302      	addmi	r3, #2
 8006bcc:	6033      	strmi	r3, [r6, #0]
 8006bce:	6825      	ldr	r5, [r4, #0]
 8006bd0:	f015 0506 	ands.w	r5, r5, #6
 8006bd4:	d106      	bne.n	8006be4 <_printf_common+0x48>
 8006bd6:	f104 0a19 	add.w	sl, r4, #25
 8006bda:	68e3      	ldr	r3, [r4, #12]
 8006bdc:	6832      	ldr	r2, [r6, #0]
 8006bde:	1a9b      	subs	r3, r3, r2
 8006be0:	42ab      	cmp	r3, r5
 8006be2:	dc26      	bgt.n	8006c32 <_printf_common+0x96>
 8006be4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006be8:	1e13      	subs	r3, r2, #0
 8006bea:	6822      	ldr	r2, [r4, #0]
 8006bec:	bf18      	it	ne
 8006bee:	2301      	movne	r3, #1
 8006bf0:	0692      	lsls	r2, r2, #26
 8006bf2:	d42b      	bmi.n	8006c4c <_printf_common+0xb0>
 8006bf4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006bf8:	4649      	mov	r1, r9
 8006bfa:	4638      	mov	r0, r7
 8006bfc:	47c0      	blx	r8
 8006bfe:	3001      	adds	r0, #1
 8006c00:	d01e      	beq.n	8006c40 <_printf_common+0xa4>
 8006c02:	6823      	ldr	r3, [r4, #0]
 8006c04:	6922      	ldr	r2, [r4, #16]
 8006c06:	f003 0306 	and.w	r3, r3, #6
 8006c0a:	2b04      	cmp	r3, #4
 8006c0c:	bf02      	ittt	eq
 8006c0e:	68e5      	ldreq	r5, [r4, #12]
 8006c10:	6833      	ldreq	r3, [r6, #0]
 8006c12:	1aed      	subeq	r5, r5, r3
 8006c14:	68a3      	ldr	r3, [r4, #8]
 8006c16:	bf0c      	ite	eq
 8006c18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c1c:	2500      	movne	r5, #0
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	bfc4      	itt	gt
 8006c22:	1a9b      	subgt	r3, r3, r2
 8006c24:	18ed      	addgt	r5, r5, r3
 8006c26:	2600      	movs	r6, #0
 8006c28:	341a      	adds	r4, #26
 8006c2a:	42b5      	cmp	r5, r6
 8006c2c:	d11a      	bne.n	8006c64 <_printf_common+0xc8>
 8006c2e:	2000      	movs	r0, #0
 8006c30:	e008      	b.n	8006c44 <_printf_common+0xa8>
 8006c32:	2301      	movs	r3, #1
 8006c34:	4652      	mov	r2, sl
 8006c36:	4649      	mov	r1, r9
 8006c38:	4638      	mov	r0, r7
 8006c3a:	47c0      	blx	r8
 8006c3c:	3001      	adds	r0, #1
 8006c3e:	d103      	bne.n	8006c48 <_printf_common+0xac>
 8006c40:	f04f 30ff 	mov.w	r0, #4294967295
 8006c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c48:	3501      	adds	r5, #1
 8006c4a:	e7c6      	b.n	8006bda <_printf_common+0x3e>
 8006c4c:	18e1      	adds	r1, r4, r3
 8006c4e:	1c5a      	adds	r2, r3, #1
 8006c50:	2030      	movs	r0, #48	; 0x30
 8006c52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006c56:	4422      	add	r2, r4
 8006c58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006c5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c60:	3302      	adds	r3, #2
 8006c62:	e7c7      	b.n	8006bf4 <_printf_common+0x58>
 8006c64:	2301      	movs	r3, #1
 8006c66:	4622      	mov	r2, r4
 8006c68:	4649      	mov	r1, r9
 8006c6a:	4638      	mov	r0, r7
 8006c6c:	47c0      	blx	r8
 8006c6e:	3001      	adds	r0, #1
 8006c70:	d0e6      	beq.n	8006c40 <_printf_common+0xa4>
 8006c72:	3601      	adds	r6, #1
 8006c74:	e7d9      	b.n	8006c2a <_printf_common+0x8e>
	...

08006c78 <_printf_i>:
 8006c78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c7c:	7e0f      	ldrb	r7, [r1, #24]
 8006c7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c80:	2f78      	cmp	r7, #120	; 0x78
 8006c82:	4691      	mov	r9, r2
 8006c84:	4680      	mov	r8, r0
 8006c86:	460c      	mov	r4, r1
 8006c88:	469a      	mov	sl, r3
 8006c8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006c8e:	d807      	bhi.n	8006ca0 <_printf_i+0x28>
 8006c90:	2f62      	cmp	r7, #98	; 0x62
 8006c92:	d80a      	bhi.n	8006caa <_printf_i+0x32>
 8006c94:	2f00      	cmp	r7, #0
 8006c96:	f000 80d4 	beq.w	8006e42 <_printf_i+0x1ca>
 8006c9a:	2f58      	cmp	r7, #88	; 0x58
 8006c9c:	f000 80c0 	beq.w	8006e20 <_printf_i+0x1a8>
 8006ca0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ca4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006ca8:	e03a      	b.n	8006d20 <_printf_i+0xa8>
 8006caa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006cae:	2b15      	cmp	r3, #21
 8006cb0:	d8f6      	bhi.n	8006ca0 <_printf_i+0x28>
 8006cb2:	a101      	add	r1, pc, #4	; (adr r1, 8006cb8 <_printf_i+0x40>)
 8006cb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006cb8:	08006d11 	.word	0x08006d11
 8006cbc:	08006d25 	.word	0x08006d25
 8006cc0:	08006ca1 	.word	0x08006ca1
 8006cc4:	08006ca1 	.word	0x08006ca1
 8006cc8:	08006ca1 	.word	0x08006ca1
 8006ccc:	08006ca1 	.word	0x08006ca1
 8006cd0:	08006d25 	.word	0x08006d25
 8006cd4:	08006ca1 	.word	0x08006ca1
 8006cd8:	08006ca1 	.word	0x08006ca1
 8006cdc:	08006ca1 	.word	0x08006ca1
 8006ce0:	08006ca1 	.word	0x08006ca1
 8006ce4:	08006e29 	.word	0x08006e29
 8006ce8:	08006d51 	.word	0x08006d51
 8006cec:	08006de3 	.word	0x08006de3
 8006cf0:	08006ca1 	.word	0x08006ca1
 8006cf4:	08006ca1 	.word	0x08006ca1
 8006cf8:	08006e4b 	.word	0x08006e4b
 8006cfc:	08006ca1 	.word	0x08006ca1
 8006d00:	08006d51 	.word	0x08006d51
 8006d04:	08006ca1 	.word	0x08006ca1
 8006d08:	08006ca1 	.word	0x08006ca1
 8006d0c:	08006deb 	.word	0x08006deb
 8006d10:	682b      	ldr	r3, [r5, #0]
 8006d12:	1d1a      	adds	r2, r3, #4
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	602a      	str	r2, [r5, #0]
 8006d18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d20:	2301      	movs	r3, #1
 8006d22:	e09f      	b.n	8006e64 <_printf_i+0x1ec>
 8006d24:	6820      	ldr	r0, [r4, #0]
 8006d26:	682b      	ldr	r3, [r5, #0]
 8006d28:	0607      	lsls	r7, r0, #24
 8006d2a:	f103 0104 	add.w	r1, r3, #4
 8006d2e:	6029      	str	r1, [r5, #0]
 8006d30:	d501      	bpl.n	8006d36 <_printf_i+0xbe>
 8006d32:	681e      	ldr	r6, [r3, #0]
 8006d34:	e003      	b.n	8006d3e <_printf_i+0xc6>
 8006d36:	0646      	lsls	r6, r0, #25
 8006d38:	d5fb      	bpl.n	8006d32 <_printf_i+0xba>
 8006d3a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006d3e:	2e00      	cmp	r6, #0
 8006d40:	da03      	bge.n	8006d4a <_printf_i+0xd2>
 8006d42:	232d      	movs	r3, #45	; 0x2d
 8006d44:	4276      	negs	r6, r6
 8006d46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d4a:	485a      	ldr	r0, [pc, #360]	; (8006eb4 <_printf_i+0x23c>)
 8006d4c:	230a      	movs	r3, #10
 8006d4e:	e012      	b.n	8006d76 <_printf_i+0xfe>
 8006d50:	682b      	ldr	r3, [r5, #0]
 8006d52:	6820      	ldr	r0, [r4, #0]
 8006d54:	1d19      	adds	r1, r3, #4
 8006d56:	6029      	str	r1, [r5, #0]
 8006d58:	0605      	lsls	r5, r0, #24
 8006d5a:	d501      	bpl.n	8006d60 <_printf_i+0xe8>
 8006d5c:	681e      	ldr	r6, [r3, #0]
 8006d5e:	e002      	b.n	8006d66 <_printf_i+0xee>
 8006d60:	0641      	lsls	r1, r0, #25
 8006d62:	d5fb      	bpl.n	8006d5c <_printf_i+0xe4>
 8006d64:	881e      	ldrh	r6, [r3, #0]
 8006d66:	4853      	ldr	r0, [pc, #332]	; (8006eb4 <_printf_i+0x23c>)
 8006d68:	2f6f      	cmp	r7, #111	; 0x6f
 8006d6a:	bf0c      	ite	eq
 8006d6c:	2308      	moveq	r3, #8
 8006d6e:	230a      	movne	r3, #10
 8006d70:	2100      	movs	r1, #0
 8006d72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d76:	6865      	ldr	r5, [r4, #4]
 8006d78:	60a5      	str	r5, [r4, #8]
 8006d7a:	2d00      	cmp	r5, #0
 8006d7c:	bfa2      	ittt	ge
 8006d7e:	6821      	ldrge	r1, [r4, #0]
 8006d80:	f021 0104 	bicge.w	r1, r1, #4
 8006d84:	6021      	strge	r1, [r4, #0]
 8006d86:	b90e      	cbnz	r6, 8006d8c <_printf_i+0x114>
 8006d88:	2d00      	cmp	r5, #0
 8006d8a:	d04b      	beq.n	8006e24 <_printf_i+0x1ac>
 8006d8c:	4615      	mov	r5, r2
 8006d8e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006d92:	fb03 6711 	mls	r7, r3, r1, r6
 8006d96:	5dc7      	ldrb	r7, [r0, r7]
 8006d98:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006d9c:	4637      	mov	r7, r6
 8006d9e:	42bb      	cmp	r3, r7
 8006da0:	460e      	mov	r6, r1
 8006da2:	d9f4      	bls.n	8006d8e <_printf_i+0x116>
 8006da4:	2b08      	cmp	r3, #8
 8006da6:	d10b      	bne.n	8006dc0 <_printf_i+0x148>
 8006da8:	6823      	ldr	r3, [r4, #0]
 8006daa:	07de      	lsls	r6, r3, #31
 8006dac:	d508      	bpl.n	8006dc0 <_printf_i+0x148>
 8006dae:	6923      	ldr	r3, [r4, #16]
 8006db0:	6861      	ldr	r1, [r4, #4]
 8006db2:	4299      	cmp	r1, r3
 8006db4:	bfde      	ittt	le
 8006db6:	2330      	movle	r3, #48	; 0x30
 8006db8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006dbc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006dc0:	1b52      	subs	r2, r2, r5
 8006dc2:	6122      	str	r2, [r4, #16]
 8006dc4:	f8cd a000 	str.w	sl, [sp]
 8006dc8:	464b      	mov	r3, r9
 8006dca:	aa03      	add	r2, sp, #12
 8006dcc:	4621      	mov	r1, r4
 8006dce:	4640      	mov	r0, r8
 8006dd0:	f7ff fee4 	bl	8006b9c <_printf_common>
 8006dd4:	3001      	adds	r0, #1
 8006dd6:	d14a      	bne.n	8006e6e <_printf_i+0x1f6>
 8006dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8006ddc:	b004      	add	sp, #16
 8006dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	f043 0320 	orr.w	r3, r3, #32
 8006de8:	6023      	str	r3, [r4, #0]
 8006dea:	4833      	ldr	r0, [pc, #204]	; (8006eb8 <_printf_i+0x240>)
 8006dec:	2778      	movs	r7, #120	; 0x78
 8006dee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006df2:	6823      	ldr	r3, [r4, #0]
 8006df4:	6829      	ldr	r1, [r5, #0]
 8006df6:	061f      	lsls	r7, r3, #24
 8006df8:	f851 6b04 	ldr.w	r6, [r1], #4
 8006dfc:	d402      	bmi.n	8006e04 <_printf_i+0x18c>
 8006dfe:	065f      	lsls	r7, r3, #25
 8006e00:	bf48      	it	mi
 8006e02:	b2b6      	uxthmi	r6, r6
 8006e04:	07df      	lsls	r7, r3, #31
 8006e06:	bf48      	it	mi
 8006e08:	f043 0320 	orrmi.w	r3, r3, #32
 8006e0c:	6029      	str	r1, [r5, #0]
 8006e0e:	bf48      	it	mi
 8006e10:	6023      	strmi	r3, [r4, #0]
 8006e12:	b91e      	cbnz	r6, 8006e1c <_printf_i+0x1a4>
 8006e14:	6823      	ldr	r3, [r4, #0]
 8006e16:	f023 0320 	bic.w	r3, r3, #32
 8006e1a:	6023      	str	r3, [r4, #0]
 8006e1c:	2310      	movs	r3, #16
 8006e1e:	e7a7      	b.n	8006d70 <_printf_i+0xf8>
 8006e20:	4824      	ldr	r0, [pc, #144]	; (8006eb4 <_printf_i+0x23c>)
 8006e22:	e7e4      	b.n	8006dee <_printf_i+0x176>
 8006e24:	4615      	mov	r5, r2
 8006e26:	e7bd      	b.n	8006da4 <_printf_i+0x12c>
 8006e28:	682b      	ldr	r3, [r5, #0]
 8006e2a:	6826      	ldr	r6, [r4, #0]
 8006e2c:	6961      	ldr	r1, [r4, #20]
 8006e2e:	1d18      	adds	r0, r3, #4
 8006e30:	6028      	str	r0, [r5, #0]
 8006e32:	0635      	lsls	r5, r6, #24
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	d501      	bpl.n	8006e3c <_printf_i+0x1c4>
 8006e38:	6019      	str	r1, [r3, #0]
 8006e3a:	e002      	b.n	8006e42 <_printf_i+0x1ca>
 8006e3c:	0670      	lsls	r0, r6, #25
 8006e3e:	d5fb      	bpl.n	8006e38 <_printf_i+0x1c0>
 8006e40:	8019      	strh	r1, [r3, #0]
 8006e42:	2300      	movs	r3, #0
 8006e44:	6123      	str	r3, [r4, #16]
 8006e46:	4615      	mov	r5, r2
 8006e48:	e7bc      	b.n	8006dc4 <_printf_i+0x14c>
 8006e4a:	682b      	ldr	r3, [r5, #0]
 8006e4c:	1d1a      	adds	r2, r3, #4
 8006e4e:	602a      	str	r2, [r5, #0]
 8006e50:	681d      	ldr	r5, [r3, #0]
 8006e52:	6862      	ldr	r2, [r4, #4]
 8006e54:	2100      	movs	r1, #0
 8006e56:	4628      	mov	r0, r5
 8006e58:	f7f9 f9ba 	bl	80001d0 <memchr>
 8006e5c:	b108      	cbz	r0, 8006e62 <_printf_i+0x1ea>
 8006e5e:	1b40      	subs	r0, r0, r5
 8006e60:	6060      	str	r0, [r4, #4]
 8006e62:	6863      	ldr	r3, [r4, #4]
 8006e64:	6123      	str	r3, [r4, #16]
 8006e66:	2300      	movs	r3, #0
 8006e68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e6c:	e7aa      	b.n	8006dc4 <_printf_i+0x14c>
 8006e6e:	6923      	ldr	r3, [r4, #16]
 8006e70:	462a      	mov	r2, r5
 8006e72:	4649      	mov	r1, r9
 8006e74:	4640      	mov	r0, r8
 8006e76:	47d0      	blx	sl
 8006e78:	3001      	adds	r0, #1
 8006e7a:	d0ad      	beq.n	8006dd8 <_printf_i+0x160>
 8006e7c:	6823      	ldr	r3, [r4, #0]
 8006e7e:	079b      	lsls	r3, r3, #30
 8006e80:	d413      	bmi.n	8006eaa <_printf_i+0x232>
 8006e82:	68e0      	ldr	r0, [r4, #12]
 8006e84:	9b03      	ldr	r3, [sp, #12]
 8006e86:	4298      	cmp	r0, r3
 8006e88:	bfb8      	it	lt
 8006e8a:	4618      	movlt	r0, r3
 8006e8c:	e7a6      	b.n	8006ddc <_printf_i+0x164>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	4632      	mov	r2, r6
 8006e92:	4649      	mov	r1, r9
 8006e94:	4640      	mov	r0, r8
 8006e96:	47d0      	blx	sl
 8006e98:	3001      	adds	r0, #1
 8006e9a:	d09d      	beq.n	8006dd8 <_printf_i+0x160>
 8006e9c:	3501      	adds	r5, #1
 8006e9e:	68e3      	ldr	r3, [r4, #12]
 8006ea0:	9903      	ldr	r1, [sp, #12]
 8006ea2:	1a5b      	subs	r3, r3, r1
 8006ea4:	42ab      	cmp	r3, r5
 8006ea6:	dcf2      	bgt.n	8006e8e <_printf_i+0x216>
 8006ea8:	e7eb      	b.n	8006e82 <_printf_i+0x20a>
 8006eaa:	2500      	movs	r5, #0
 8006eac:	f104 0619 	add.w	r6, r4, #25
 8006eb0:	e7f5      	b.n	8006e9e <_printf_i+0x226>
 8006eb2:	bf00      	nop
 8006eb4:	08007350 	.word	0x08007350
 8006eb8:	08007361 	.word	0x08007361

08006ebc <__swbuf_r>:
 8006ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ebe:	460e      	mov	r6, r1
 8006ec0:	4614      	mov	r4, r2
 8006ec2:	4605      	mov	r5, r0
 8006ec4:	b118      	cbz	r0, 8006ece <__swbuf_r+0x12>
 8006ec6:	6a03      	ldr	r3, [r0, #32]
 8006ec8:	b90b      	cbnz	r3, 8006ece <__swbuf_r+0x12>
 8006eca:	f7ff f9ff 	bl	80062cc <__sinit>
 8006ece:	69a3      	ldr	r3, [r4, #24]
 8006ed0:	60a3      	str	r3, [r4, #8]
 8006ed2:	89a3      	ldrh	r3, [r4, #12]
 8006ed4:	071a      	lsls	r2, r3, #28
 8006ed6:	d525      	bpl.n	8006f24 <__swbuf_r+0x68>
 8006ed8:	6923      	ldr	r3, [r4, #16]
 8006eda:	b31b      	cbz	r3, 8006f24 <__swbuf_r+0x68>
 8006edc:	6823      	ldr	r3, [r4, #0]
 8006ede:	6922      	ldr	r2, [r4, #16]
 8006ee0:	1a98      	subs	r0, r3, r2
 8006ee2:	6963      	ldr	r3, [r4, #20]
 8006ee4:	b2f6      	uxtb	r6, r6
 8006ee6:	4283      	cmp	r3, r0
 8006ee8:	4637      	mov	r7, r6
 8006eea:	dc04      	bgt.n	8006ef6 <__swbuf_r+0x3a>
 8006eec:	4621      	mov	r1, r4
 8006eee:	4628      	mov	r0, r5
 8006ef0:	f7ff fcc0 	bl	8006874 <_fflush_r>
 8006ef4:	b9e0      	cbnz	r0, 8006f30 <__swbuf_r+0x74>
 8006ef6:	68a3      	ldr	r3, [r4, #8]
 8006ef8:	3b01      	subs	r3, #1
 8006efa:	60a3      	str	r3, [r4, #8]
 8006efc:	6823      	ldr	r3, [r4, #0]
 8006efe:	1c5a      	adds	r2, r3, #1
 8006f00:	6022      	str	r2, [r4, #0]
 8006f02:	701e      	strb	r6, [r3, #0]
 8006f04:	6962      	ldr	r2, [r4, #20]
 8006f06:	1c43      	adds	r3, r0, #1
 8006f08:	429a      	cmp	r2, r3
 8006f0a:	d004      	beq.n	8006f16 <__swbuf_r+0x5a>
 8006f0c:	89a3      	ldrh	r3, [r4, #12]
 8006f0e:	07db      	lsls	r3, r3, #31
 8006f10:	d506      	bpl.n	8006f20 <__swbuf_r+0x64>
 8006f12:	2e0a      	cmp	r6, #10
 8006f14:	d104      	bne.n	8006f20 <__swbuf_r+0x64>
 8006f16:	4621      	mov	r1, r4
 8006f18:	4628      	mov	r0, r5
 8006f1a:	f7ff fcab 	bl	8006874 <_fflush_r>
 8006f1e:	b938      	cbnz	r0, 8006f30 <__swbuf_r+0x74>
 8006f20:	4638      	mov	r0, r7
 8006f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f24:	4621      	mov	r1, r4
 8006f26:	4628      	mov	r0, r5
 8006f28:	f000 f806 	bl	8006f38 <__swsetup_r>
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	d0d5      	beq.n	8006edc <__swbuf_r+0x20>
 8006f30:	f04f 37ff 	mov.w	r7, #4294967295
 8006f34:	e7f4      	b.n	8006f20 <__swbuf_r+0x64>
	...

08006f38 <__swsetup_r>:
 8006f38:	b538      	push	{r3, r4, r5, lr}
 8006f3a:	4b2a      	ldr	r3, [pc, #168]	; (8006fe4 <__swsetup_r+0xac>)
 8006f3c:	4605      	mov	r5, r0
 8006f3e:	6818      	ldr	r0, [r3, #0]
 8006f40:	460c      	mov	r4, r1
 8006f42:	b118      	cbz	r0, 8006f4c <__swsetup_r+0x14>
 8006f44:	6a03      	ldr	r3, [r0, #32]
 8006f46:	b90b      	cbnz	r3, 8006f4c <__swsetup_r+0x14>
 8006f48:	f7ff f9c0 	bl	80062cc <__sinit>
 8006f4c:	89a3      	ldrh	r3, [r4, #12]
 8006f4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f52:	0718      	lsls	r0, r3, #28
 8006f54:	d422      	bmi.n	8006f9c <__swsetup_r+0x64>
 8006f56:	06d9      	lsls	r1, r3, #27
 8006f58:	d407      	bmi.n	8006f6a <__swsetup_r+0x32>
 8006f5a:	2309      	movs	r3, #9
 8006f5c:	602b      	str	r3, [r5, #0]
 8006f5e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006f62:	81a3      	strh	r3, [r4, #12]
 8006f64:	f04f 30ff 	mov.w	r0, #4294967295
 8006f68:	e034      	b.n	8006fd4 <__swsetup_r+0x9c>
 8006f6a:	0758      	lsls	r0, r3, #29
 8006f6c:	d512      	bpl.n	8006f94 <__swsetup_r+0x5c>
 8006f6e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f70:	b141      	cbz	r1, 8006f84 <__swsetup_r+0x4c>
 8006f72:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f76:	4299      	cmp	r1, r3
 8006f78:	d002      	beq.n	8006f80 <__swsetup_r+0x48>
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	f7ff faf4 	bl	8006568 <_free_r>
 8006f80:	2300      	movs	r3, #0
 8006f82:	6363      	str	r3, [r4, #52]	; 0x34
 8006f84:	89a3      	ldrh	r3, [r4, #12]
 8006f86:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006f8a:	81a3      	strh	r3, [r4, #12]
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	6063      	str	r3, [r4, #4]
 8006f90:	6923      	ldr	r3, [r4, #16]
 8006f92:	6023      	str	r3, [r4, #0]
 8006f94:	89a3      	ldrh	r3, [r4, #12]
 8006f96:	f043 0308 	orr.w	r3, r3, #8
 8006f9a:	81a3      	strh	r3, [r4, #12]
 8006f9c:	6923      	ldr	r3, [r4, #16]
 8006f9e:	b94b      	cbnz	r3, 8006fb4 <__swsetup_r+0x7c>
 8006fa0:	89a3      	ldrh	r3, [r4, #12]
 8006fa2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006fa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006faa:	d003      	beq.n	8006fb4 <__swsetup_r+0x7c>
 8006fac:	4621      	mov	r1, r4
 8006fae:	4628      	mov	r0, r5
 8006fb0:	f000 f884 	bl	80070bc <__smakebuf_r>
 8006fb4:	89a0      	ldrh	r0, [r4, #12]
 8006fb6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006fba:	f010 0301 	ands.w	r3, r0, #1
 8006fbe:	d00a      	beq.n	8006fd6 <__swsetup_r+0x9e>
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	60a3      	str	r3, [r4, #8]
 8006fc4:	6963      	ldr	r3, [r4, #20]
 8006fc6:	425b      	negs	r3, r3
 8006fc8:	61a3      	str	r3, [r4, #24]
 8006fca:	6923      	ldr	r3, [r4, #16]
 8006fcc:	b943      	cbnz	r3, 8006fe0 <__swsetup_r+0xa8>
 8006fce:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006fd2:	d1c4      	bne.n	8006f5e <__swsetup_r+0x26>
 8006fd4:	bd38      	pop	{r3, r4, r5, pc}
 8006fd6:	0781      	lsls	r1, r0, #30
 8006fd8:	bf58      	it	pl
 8006fda:	6963      	ldrpl	r3, [r4, #20]
 8006fdc:	60a3      	str	r3, [r4, #8]
 8006fde:	e7f4      	b.n	8006fca <__swsetup_r+0x92>
 8006fe0:	2000      	movs	r0, #0
 8006fe2:	e7f7      	b.n	8006fd4 <__swsetup_r+0x9c>
 8006fe4:	20000068 	.word	0x20000068

08006fe8 <_raise_r>:
 8006fe8:	291f      	cmp	r1, #31
 8006fea:	b538      	push	{r3, r4, r5, lr}
 8006fec:	4604      	mov	r4, r0
 8006fee:	460d      	mov	r5, r1
 8006ff0:	d904      	bls.n	8006ffc <_raise_r+0x14>
 8006ff2:	2316      	movs	r3, #22
 8006ff4:	6003      	str	r3, [r0, #0]
 8006ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8006ffa:	bd38      	pop	{r3, r4, r5, pc}
 8006ffc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006ffe:	b112      	cbz	r2, 8007006 <_raise_r+0x1e>
 8007000:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007004:	b94b      	cbnz	r3, 800701a <_raise_r+0x32>
 8007006:	4620      	mov	r0, r4
 8007008:	f000 f830 	bl	800706c <_getpid_r>
 800700c:	462a      	mov	r2, r5
 800700e:	4601      	mov	r1, r0
 8007010:	4620      	mov	r0, r4
 8007012:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007016:	f000 b817 	b.w	8007048 <_kill_r>
 800701a:	2b01      	cmp	r3, #1
 800701c:	d00a      	beq.n	8007034 <_raise_r+0x4c>
 800701e:	1c59      	adds	r1, r3, #1
 8007020:	d103      	bne.n	800702a <_raise_r+0x42>
 8007022:	2316      	movs	r3, #22
 8007024:	6003      	str	r3, [r0, #0]
 8007026:	2001      	movs	r0, #1
 8007028:	e7e7      	b.n	8006ffa <_raise_r+0x12>
 800702a:	2400      	movs	r4, #0
 800702c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007030:	4628      	mov	r0, r5
 8007032:	4798      	blx	r3
 8007034:	2000      	movs	r0, #0
 8007036:	e7e0      	b.n	8006ffa <_raise_r+0x12>

08007038 <raise>:
 8007038:	4b02      	ldr	r3, [pc, #8]	; (8007044 <raise+0xc>)
 800703a:	4601      	mov	r1, r0
 800703c:	6818      	ldr	r0, [r3, #0]
 800703e:	f7ff bfd3 	b.w	8006fe8 <_raise_r>
 8007042:	bf00      	nop
 8007044:	20000068 	.word	0x20000068

08007048 <_kill_r>:
 8007048:	b538      	push	{r3, r4, r5, lr}
 800704a:	4d07      	ldr	r5, [pc, #28]	; (8007068 <_kill_r+0x20>)
 800704c:	2300      	movs	r3, #0
 800704e:	4604      	mov	r4, r0
 8007050:	4608      	mov	r0, r1
 8007052:	4611      	mov	r1, r2
 8007054:	602b      	str	r3, [r5, #0]
 8007056:	f7fa fc6c 	bl	8001932 <_kill>
 800705a:	1c43      	adds	r3, r0, #1
 800705c:	d102      	bne.n	8007064 <_kill_r+0x1c>
 800705e:	682b      	ldr	r3, [r5, #0]
 8007060:	b103      	cbz	r3, 8007064 <_kill_r+0x1c>
 8007062:	6023      	str	r3, [r4, #0]
 8007064:	bd38      	pop	{r3, r4, r5, pc}
 8007066:	bf00      	nop
 8007068:	20004244 	.word	0x20004244

0800706c <_getpid_r>:
 800706c:	f7fa bc59 	b.w	8001922 <_getpid>

08007070 <__swhatbuf_r>:
 8007070:	b570      	push	{r4, r5, r6, lr}
 8007072:	460c      	mov	r4, r1
 8007074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007078:	2900      	cmp	r1, #0
 800707a:	b096      	sub	sp, #88	; 0x58
 800707c:	4615      	mov	r5, r2
 800707e:	461e      	mov	r6, r3
 8007080:	da0d      	bge.n	800709e <__swhatbuf_r+0x2e>
 8007082:	89a3      	ldrh	r3, [r4, #12]
 8007084:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007088:	f04f 0100 	mov.w	r1, #0
 800708c:	bf0c      	ite	eq
 800708e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007092:	2340      	movne	r3, #64	; 0x40
 8007094:	2000      	movs	r0, #0
 8007096:	6031      	str	r1, [r6, #0]
 8007098:	602b      	str	r3, [r5, #0]
 800709a:	b016      	add	sp, #88	; 0x58
 800709c:	bd70      	pop	{r4, r5, r6, pc}
 800709e:	466a      	mov	r2, sp
 80070a0:	f000 f848 	bl	8007134 <_fstat_r>
 80070a4:	2800      	cmp	r0, #0
 80070a6:	dbec      	blt.n	8007082 <__swhatbuf_r+0x12>
 80070a8:	9901      	ldr	r1, [sp, #4]
 80070aa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80070ae:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80070b2:	4259      	negs	r1, r3
 80070b4:	4159      	adcs	r1, r3
 80070b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070ba:	e7eb      	b.n	8007094 <__swhatbuf_r+0x24>

080070bc <__smakebuf_r>:
 80070bc:	898b      	ldrh	r3, [r1, #12]
 80070be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80070c0:	079d      	lsls	r5, r3, #30
 80070c2:	4606      	mov	r6, r0
 80070c4:	460c      	mov	r4, r1
 80070c6:	d507      	bpl.n	80070d8 <__smakebuf_r+0x1c>
 80070c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80070cc:	6023      	str	r3, [r4, #0]
 80070ce:	6123      	str	r3, [r4, #16]
 80070d0:	2301      	movs	r3, #1
 80070d2:	6163      	str	r3, [r4, #20]
 80070d4:	b002      	add	sp, #8
 80070d6:	bd70      	pop	{r4, r5, r6, pc}
 80070d8:	ab01      	add	r3, sp, #4
 80070da:	466a      	mov	r2, sp
 80070dc:	f7ff ffc8 	bl	8007070 <__swhatbuf_r>
 80070e0:	9900      	ldr	r1, [sp, #0]
 80070e2:	4605      	mov	r5, r0
 80070e4:	4630      	mov	r0, r6
 80070e6:	f7ff fab3 	bl	8006650 <_malloc_r>
 80070ea:	b948      	cbnz	r0, 8007100 <__smakebuf_r+0x44>
 80070ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070f0:	059a      	lsls	r2, r3, #22
 80070f2:	d4ef      	bmi.n	80070d4 <__smakebuf_r+0x18>
 80070f4:	f023 0303 	bic.w	r3, r3, #3
 80070f8:	f043 0302 	orr.w	r3, r3, #2
 80070fc:	81a3      	strh	r3, [r4, #12]
 80070fe:	e7e3      	b.n	80070c8 <__smakebuf_r+0xc>
 8007100:	89a3      	ldrh	r3, [r4, #12]
 8007102:	6020      	str	r0, [r4, #0]
 8007104:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007108:	81a3      	strh	r3, [r4, #12]
 800710a:	9b00      	ldr	r3, [sp, #0]
 800710c:	6163      	str	r3, [r4, #20]
 800710e:	9b01      	ldr	r3, [sp, #4]
 8007110:	6120      	str	r0, [r4, #16]
 8007112:	b15b      	cbz	r3, 800712c <__smakebuf_r+0x70>
 8007114:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007118:	4630      	mov	r0, r6
 800711a:	f000 f81d 	bl	8007158 <_isatty_r>
 800711e:	b128      	cbz	r0, 800712c <__smakebuf_r+0x70>
 8007120:	89a3      	ldrh	r3, [r4, #12]
 8007122:	f023 0303 	bic.w	r3, r3, #3
 8007126:	f043 0301 	orr.w	r3, r3, #1
 800712a:	81a3      	strh	r3, [r4, #12]
 800712c:	89a3      	ldrh	r3, [r4, #12]
 800712e:	431d      	orrs	r5, r3
 8007130:	81a5      	strh	r5, [r4, #12]
 8007132:	e7cf      	b.n	80070d4 <__smakebuf_r+0x18>

08007134 <_fstat_r>:
 8007134:	b538      	push	{r3, r4, r5, lr}
 8007136:	4d07      	ldr	r5, [pc, #28]	; (8007154 <_fstat_r+0x20>)
 8007138:	2300      	movs	r3, #0
 800713a:	4604      	mov	r4, r0
 800713c:	4608      	mov	r0, r1
 800713e:	4611      	mov	r1, r2
 8007140:	602b      	str	r3, [r5, #0]
 8007142:	f7fa fc55 	bl	80019f0 <_fstat>
 8007146:	1c43      	adds	r3, r0, #1
 8007148:	d102      	bne.n	8007150 <_fstat_r+0x1c>
 800714a:	682b      	ldr	r3, [r5, #0]
 800714c:	b103      	cbz	r3, 8007150 <_fstat_r+0x1c>
 800714e:	6023      	str	r3, [r4, #0]
 8007150:	bd38      	pop	{r3, r4, r5, pc}
 8007152:	bf00      	nop
 8007154:	20004244 	.word	0x20004244

08007158 <_isatty_r>:
 8007158:	b538      	push	{r3, r4, r5, lr}
 800715a:	4d06      	ldr	r5, [pc, #24]	; (8007174 <_isatty_r+0x1c>)
 800715c:	2300      	movs	r3, #0
 800715e:	4604      	mov	r4, r0
 8007160:	4608      	mov	r0, r1
 8007162:	602b      	str	r3, [r5, #0]
 8007164:	f7fa fc54 	bl	8001a10 <_isatty>
 8007168:	1c43      	adds	r3, r0, #1
 800716a:	d102      	bne.n	8007172 <_isatty_r+0x1a>
 800716c:	682b      	ldr	r3, [r5, #0]
 800716e:	b103      	cbz	r3, 8007172 <_isatty_r+0x1a>
 8007170:	6023      	str	r3, [r4, #0]
 8007172:	bd38      	pop	{r3, r4, r5, pc}
 8007174:	20004244 	.word	0x20004244

08007178 <_gettimeofday>:
 8007178:	4b02      	ldr	r3, [pc, #8]	; (8007184 <_gettimeofday+0xc>)
 800717a:	2258      	movs	r2, #88	; 0x58
 800717c:	601a      	str	r2, [r3, #0]
 800717e:	f04f 30ff 	mov.w	r0, #4294967295
 8007182:	4770      	bx	lr
 8007184:	20004244 	.word	0x20004244

08007188 <_init>:
 8007188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800718a:	bf00      	nop
 800718c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800718e:	bc08      	pop	{r3}
 8007190:	469e      	mov	lr, r3
 8007192:	4770      	bx	lr

08007194 <_fini>:
 8007194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007196:	bf00      	nop
 8007198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800719a:	bc08      	pop	{r3}
 800719c:	469e      	mov	lr, r3
 800719e:	4770      	bx	lr
