{
    "development": {
        "config_id": "development",
        "quartus_path": "D:/intelFPGA_lite/18.1",
        "chd_hidden_var_pin_index": {
            "v1_21": {
                "clk_automaton_0": 19,
                "reset_automaton_0": 20,
                "debounce_clk": 21
            },
            "v1_00": {
                "clk_automaton_0": 19,
                "reset_automaton_0": 20,
                "debounce_clk": 21
            }
        }
    }
}