<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="ie=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="author" content="">
<meta name="description" content="This is a deep-ish dive into the riscv privileged specifications and Linux kernel syscall implementation.
Privileged specification tour To keep it short, There are 3 privilege levels
 U (user) : 0 S (supervisor) : 1 Reserved M (Machine) : 3  And specs describes them as
 At any time, a RISC-V hardware thread (hart) is running at some privilege level encoded as a mode in one or more CSRs (control and status registers)." />
<meta name="keywords" content=", riscv" />
<meta name="robots" content="noodp" />
<meta name="theme-color" content="" />
<link rel="canonical" href="/posts/2022/01/riscv-privileged-specification-and-linux-kernel-deep-ish-dive/" />


    <title>
        
            RISCV Privileged Specification and Linux Kernel Deep-ish Dive :: Techiedeepdive 
        
    </title>



<link href="https://cdnjs.cloudflare.com/ajax/libs/flag-icon-css/3.5.0/css/flag-icon.min.css" rel="stylesheet"
    type="text/css">



<link rel="stylesheet" href="/main.de188b3201233c251f4fd6306dbd2cb41e408fb8846c09781b2925de7df5025c.css">






<meta itemprop="name" content="RISCV Privileged Specification and Linux Kernel Deep-ish Dive">
<meta itemprop="description" content="This is a deep-ish dive into the riscv privileged specifications and Linux kernel syscall implementation.
Privileged specification tour To keep it short, There are 3 privilege levels
 U (user) : 0 S (supervisor) : 1 Reserved M (Machine) : 3  And specs describes them as
 At any time, a RISC-V hardware thread (hart) is running at some privilege level encoded as a mode in one or more CSRs (control and status registers)."><meta itemprop="datePublished" content="2022-01-07T00:00:00+00:00" />
<meta itemprop="dateModified" content="2022-01-07T00:00:00+00:00" />
<meta itemprop="wordCount" content="661"><meta itemprop="image" content=""/>
<meta itemprop="keywords" content="riscv," />
<meta name="twitter:card" content="summary_large_image"/>
<meta name="twitter:image" content=""/>

<meta name="twitter:title" content="RISCV Privileged Specification and Linux Kernel Deep-ish Dive"/>
<meta name="twitter:description" content="This is a deep-ish dive into the riscv privileged specifications and Linux kernel syscall implementation.
Privileged specification tour To keep it short, There are 3 privilege levels
 U (user) : 0 S (supervisor) : 1 Reserved M (Machine) : 3  And specs describes them as
 At any time, a RISC-V hardware thread (hart) is running at some privilege level encoded as a mode in one or more CSRs (control and status registers)."/>




    <meta property="og:title" content="RISCV Privileged Specification and Linux Kernel Deep-ish Dive" />
<meta property="og:description" content="This is a deep-ish dive into the riscv privileged specifications and Linux kernel syscall implementation.
Privileged specification tour To keep it short, There are 3 privilege levels
 U (user) : 0 S (supervisor) : 1 Reserved M (Machine) : 3  And specs describes them as
 At any time, a RISC-V hardware thread (hart) is running at some privilege level encoded as a mode in one or more CSRs (control and status registers)." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/2022/01/riscv-privileged-specification-and-linux-kernel-deep-ish-dive/" /><meta property="og:image" content=""/><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2022-01-07T00:00:00+00:00" />
<meta property="article:modified_time" content="2022-01-07T00:00:00+00:00" /><meta property="og:site_name" content="Techiedeepdive" />







    <meta property="article:published_time" content="2022-01-07 00:00:00 &#43;0000 UTC" />








    </head>

    
        <body>
    
    
        <div class="container">
            <header class="header">
    <span class="header__inner">
        <a href="/" style="text-decoration: none;">
    <div class="logo">
        
            <span class="logo__mark">></span>
            <span class="logo__text">$ cd /home/</span>
            <span class="logo__cursor" style=
                  "
                   
                   ">
            </span>
        
    </div>
</a>


        <span class="header__right">
            
                <nav class="menu">
    <ul class="menu__inner"><li><a href="/about/">About</a></li><li><a href="/posts">Blog</a></li><li><a href="/reading-list/">Reading list</a></li><li><a href="/tags/">Tags</a></li>
    </ul>
</nav>

                <span class="menu-trigger">
                    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
                        <path d="M0 0h24v24H0z" fill="none"/>
                        <path d="M3 18h18v-2H3v2zm0-5h18v-2H3v2zm0-7v2h18V6H3z"/>
                    </svg>
                </span>
            
        </span>
    </span>
</header>


            <div class="content">
                
  <main class="post">

    <div class="post-info">
      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-clock">
          <circle cx="12" cy="12" r="10"></circle>
          <polyline points="12 6 12 12 16 14"></polyline>
        </svg>
        4 minutes

        
      </p>
    </div>

    <article>
      <h1 class="post-title">
        <a href="/posts/2022/01/riscv-privileged-specification-and-linux-kernel-deep-ish-dive/">RISCV Privileged Specification and Linux Kernel Deep-ish Dive</a>
      </h1>

      

      

      <div class="post-content">
        <p>This is a deep-ish dive into the riscv privileged <a href="https://github.com/riscv/riscv-isa-manual/releases/download/Priv-v1.12/riscv-privileged-20211203.pdf">specifications</a> and Linux kernel syscall implementation.</p>
<h1 id="privileged-specification-tour">Privileged specification tour</h1>
<p>To keep it short, There are 3 privilege levels</p>
<ul>
<li>U (user) : 0</li>
<li>S (supervisor) : 1</li>
<li>Reserved</li>
<li>M (Machine) : 3</li>
</ul>
<p>And specs describes them as</p>
<blockquote>
<p>At any time, a RISC-V hardware thread (hart) is running at some privilege level encoded as a mode in one or more CSRs (control and status registers).</p>
</blockquote>
<p>And</p>
<blockquote>
<p>All hardware implementations must provide M-mode, as this is the only mode that has unfettered access to the whole machine. The simplest RISC-V implementations may provide only M-mode, though this will provide no protection against incorrect or malicious application code</p>
</blockquote>
<h2 id="csrs">CSRs</h2>
<p>Chapter 2 describes two classes of instructions</p>
<blockquote>
<p>The SYSTEM major opcode is used to encode all privileged instructions in the RISC-V ISA. These can be divided into two main classes</p>
<p>those that atomically read-modify-write control and status registers (CSRs), which are defined in the Zicsr extension and other instructions</p>
</blockquote>
<p>Specs defines 12 bits for CSR encoding <code>csr[11:0]</code> and the last 4 bits encode permission and privilege.</p>
<ul>
<li>[11:10] write/read or read only</li>
<li>[9:8] privilege level that can access that register</li>
</ul>
<p>Table 2.1 describes CSR address ranges for example</p>
<blockquote>
<p>11 11 0XXX 0xF00-0xF7F Standard read-only</p>
</blockquote>
<p>Table 2.5 describes each of the these CSRs</p>
<blockquote>
<p>0xF11 MRO mvendorid Vendor ID</p>
</blockquote>
<p>Note: CSR instructions are defined in <strong>unprivileged specs chapter 9</strong> <code>“Zicsr”, Control and Status Register (CSR) Instructions</code></p>
<blockquote>
<p>RISC-V defines a separate address space of 4096 Control and Status registers associated with each hart. This chapter defines the full set of CSR instructions that operate on these CSRs.</p>
</blockquote>
<p><img src="/riscv_csr_instructions.png" alt="Example image"></p>
<h2 id="machine-level-isa">Machine-level ISA</h2>
<p>Section 3.1 defines the CSR (and Fields required) for M-level</p>
<blockquote>
<p>The mvendorid CSR is a 32-bit read-only register providing the JEDEC manufacturer ID of the provider of the core. This register must be readable in any implementation, but a value of 0 can be returned to indicate the field is not implemented or that this is a non-commercial implementation.</p>
</blockquote>
<p>Then in section 3.3, Machine-level instructions are:</p>
<ul>
<li>ECALL</li>
<li>MRET</li>
<li>WFI</li>
</ul>
<p>I will just put <code>ECALL</code> description for reference</p>
<blockquote>
<p>The ECALL instruction is used to make a request to the supporting execution environment.  When executed in U-mode, S-mode, or M-mode, it generates an environment-call-from-U-mode exception, environment-call-from-S-mode exception, or environment-call-from-M-mode exception, respectively, and performs no other operation.</p>
</blockquote>
<h1 id="deep-dive-into-linux-kernel">Deep Dive into Linux kernel</h1>
<p>Now that we had a quick tour through the specs Let&rsquo;s see it in action!</p>
<h2 id="kernel-csr-definitions">Kernel CSR definitions</h2>
<p><code>include/asm/csr.h</code> defines the CSRs. I didn&rsquo;t find <code>mvendorid</code> but i thought <code>mstatus</code> is important enough to highlight.</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-c" data-lang="c"><span style="color:#0f0;font-weight:bold">#define CSR_MSTATUS             0x300
</span></code></pre></div><p><img src="/risv-mstatus.png" alt="Example image"></p>
<p>For example, <code>arch/riscv/kernel/entry.S</code> uses as follows</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-c" data-lang="c">csrw CSR_SCRATCH, x0
</code></pre></div><h2 id="exception-handler-and-mret">Exception handler and mret</h2>
<p>I will start with <code>handle_exception</code> which calls <code>mret</code> and work my way backward</p>
<p><code>arch/riscv/kernel/entry.S</code> defines <code>handle_exception</code> which handle syscalls (among other exceptions).</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-asm" data-lang="asm">ENTRY(handle_exception)
</code></pre></div><p>Naturally, It has to use <code>mret</code> (or <code>sret</code>).</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-asm" data-lang="asm"><span style="color:#007f7f">#ifdef CONFIG_RISCV_M_MODE
</span><span style="color:#007f7f"></span>         mret
<span style="color:#007f7f">#else
</span><span style="color:#007f7f"></span>         sret
<span style="color:#007f7f">#endif
</span></code></pre></div><p>And <code>handle_exception</code> is installed in <code>_start</code> defined in <code>arch/riscv/kernel/head.S</code>. As far as i remember, <code>_start</code> is called from boot code(revisit later).</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-asm" data-lang="asm">        call setup_trap_vector
        tail smp_callin
<span style="color:#007f7f">#endif /* CONFIG_SMP */
</span><span style="color:#007f7f"></span>
<span style="color:#007f7f">.align</span> <span style="color:#ff0;font-weight:bold">2</span>
setup_trap_vector:
        <span style="color:#f00">/*</span> Set trap vector to exception handler *<span style="color:#f00">/</span>
        la a0, handle_exception
        csrw CSR_TVEC, a0

        <span style="color:#f00">/*</span>
         <span style="color:#f00">*</span> Set sup0 scratch register to <span style="color:#ff0;font-weight:bold">0</span>, indicating to exception vector that
         <span style="color:#f00">*</span> we are presently executing in kernel.
         <span style="color:#f00">*/</span>
        csrw CSR_SCRATCH, zero
        ret
</code></pre></div><p>And from the spec:</p>
<blockquote>
<p>The mtvec register is an MXLEN-bit WARL read/write register that holds trap vector configuration, consisting of a vector base address (BASE) and a vector mode (MODE)</p>
</blockquote>
<h2 id="calling-ecall">Calling ecall</h2>
<p>At this point, we can see the kernel side of the exception. Now, We need to see the user land calling <code>ecall</code>.
Initially i tried to find a way to write C code that generates syscall <code>ecall</code> but it didn&rsquo;t work. I think glibc does the <code>syscall</code>(will have cicle back later).</p>
<p>I grep&rsquo;ed through the kernel and found <code>syscall</code> after setting <code>syscall</code> number in <code>a7</code>.</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-asm" data-lang="asm">ENTRY(__vdso_getcpu)
        <span style="color:#007f7f">.cfi_startproc</span>
        <span style="color:#f00">/*</span> For now, just do the syscall. *<span style="color:#f00">/</span>
        li a7, __NR_getcpu
        ecall
        ret
        <span style="color:#007f7f">.cfi_endproc</span>
ENDPROC(__vdso_getcpu)
</code></pre></div>
      </div>
    </article>

    <hr />

    <div class="post-info">
      
    <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-tag meta-icon"><path d="M20.59 13.41l-7.17 7.17a2 2 0 0 1-2.83 0L2 12V2h10l8.59 8.59a2 2 0 0 1 0 2.82z"></path><line x1="7" y1="7" x2="7" y2="7"></line></svg>

        <span class="tag"><a href="tags/riscv/">riscv</a></span>
        
    </p>

      

      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-file-text">
          <path d="M14 2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2V8z"></path>
          <polyline points="14 2 14 8 20 8"></polyline>
          <line x1="16" y1="13" x2="8" y2="13"></line>
          <line x1="16" y1="17" x2="8" y2="17"></line>
          <polyline points="10 9 9 9 8 9"></polyline>
        </svg>
        661 Words
      </p>

      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-calendar">
          <rect x="3" y="4" width="18" height="18" rx="2" ry="2"></rect>
          <line x1="16" y1="2" x2="16" y2="6"></line>
          <line x1="8" y1="2" x2="8" y2="6"></line>
          <line x1="3" y1="10" x2="21" y2="10"></line>
        </svg>
        
          2022-01-07 00:00 &#43;0000
        

         
          
        
      </p>
    </div>

    
      <div class="pagination">
        <div class="pagination__title">
          <span class="pagination__title-h">Read other posts</span>
          <hr />
        </div>

        <div class="pagination__buttons">
          
            <span class="button previous">
              <a href="/posts/2022/01/riscv-memory-consistency-model-basics/">
                <span class="button__icon">←</span>
                <span class="button__text">RISCV Memory Consistency Model Basics</span>
              </a>
            </span>
          

          
            <span class="button next">
              <a href="/posts/2022/01/reviving-old-project-ipxact-to-uvm-ral-generator-ipxactral/">
                <span class="button__text">Reviving old project - IPXACT to UVM RAL Generator - ipxactral</span>
                <span class="button__icon">→</span>
              </a>
            </span>
          
        </div>
      </div>
    


    

    

  </main>

            </div>

            
                <footer class="footer">
    <div class="footer__inner">
        <div class="footer__content">
            <span>&copy; 2023</span>
            
            <span><a href="https://creativecommons.org/licenses/by-nc/4.0/" target="_blank" rel="noopener">CC BY-NC 4.0</a></span><span><a href="posts/index.xml" target="_blank" title="rss"><svg xmlns="http://www.w3.org/2000/svg" width="18" height="18" viewBox="0 0 20 20" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-rss"><path d="M4 11a9 9 0 0 1 9 9"></path><path d="M4 4a16 16 0 0 1 16 16"></path><circle cx="5" cy="19" r="1"></circle></svg></a></span>
        </div>
    </div>
    <div class="footer__inner">
        <div class="footer__content">
            <span>Powered by <a href="http://gohugo.io">Hugo</a></span>
            <span>Made with &#10084; by <a href="https://github.com/rhazdon">Djordje Atlialp</a></span>
          </div>
    </div>
</footer>

            
        </div>

        



<script type="text/javascript" src="/bundle.min.2ce64ea6ea44a72b13dd812fc2eb5cca3efe878cce258a47c137c17edf46e0602a05e422b618a5b80b5939c731b7a293351c2f2222a21f6ee27e54a8448dd20e.js" integrity="sha512-LOZOpupEpysT3YEvwutcyj7&#43;h4zOJYpHwTfBft9G4GAqBeQithiluAtZOccxt6KTNRwvIiKiH27iflSoRI3SDg=="></script>



    </body>
</html>
