-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "Z:/Shared Folder VPC/Verilog Projects/alu/alu_tb_isim_beh.exe" -prj "Z:/Shared Folder VPC/Verilog Projects/alu/alu_tb_beh.prj" "work.alu_tb" "work.glbl" 
