
---------- Begin Simulation Statistics ----------
final_tick                                 6338195500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62420                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885860                       # Number of bytes of host memory used
host_op_rate                                   121988                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   160.21                       # Real time elapsed on the host
host_tick_rate                               39562777                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006338                       # Number of seconds simulated
sim_ticks                                  6338195500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11631676                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7147278                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.267639                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.267639                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1051637                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   508801                       # number of floating regfile writes
system.cpu.idleCycles                          475264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               105574                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2207554                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.760826                       # Inst execution rate
system.cpu.iew.exec_refs                      4233890                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1638220                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  839973                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2752555                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                362                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6645                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1776816                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23874154                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2595670                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            195714                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22320915                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6862                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                594860                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  97321                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                604325                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1015                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        66291                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          39283                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26916886                       # num instructions consuming a value
system.cpu.iew.wb_count                      22172083                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.597833                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16091814                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.749085                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22260028                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32495684                       # number of integer regfile reads
system.cpu.int_regfile_writes                17689695                       # number of integer regfile writes
system.cpu.ipc                               0.788868                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.788868                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            413520      1.84%      1.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17353155     77.07%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57871      0.26%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40717      0.18%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               22444      0.10%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                14736      0.07%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               151386      0.67%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                68265      0.30%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               93907      0.42%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               7419      0.03%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             111      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2437854     10.83%     91.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1317485      5.85%     97.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          199472      0.89%     98.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         338070      1.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22516633                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  965296                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1878956                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       884556                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1300165                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      484596                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021522                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  394415     81.39%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  12985      2.68%     84.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    342      0.07%     84.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   794      0.16%     84.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  150      0.03%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17609      3.63%     87.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18550      3.83%     91.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22095      4.56%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            17652      3.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21622413                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           55885170                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21287527                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26905754                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23869404                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22516633                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4750                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4330796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             45140                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3767                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5446557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12201128                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.845455                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.424938                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6586526     53.98%     53.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              733034      6.01%     59.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              829627      6.80%     66.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              882232      7.23%     74.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              869340      7.13%     81.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              756217      6.20%     87.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              838983      6.88%     94.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              456046      3.74%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              249123      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12201128                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.776265                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            119516                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           168845                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2752555                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1776816                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8839828                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         12676392                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114532                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          499                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       104015                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1254                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       209059                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1254                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2680682                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2003596                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             98302                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1198711                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1152076                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.109571                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  208409                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 46                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          129010                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              88183                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            40827                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         8909                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4160653                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             90603                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11619388                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.681953                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.676396                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6868261     59.11%     59.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1053272      9.06%     68.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          725647      6.25%     74.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          890490      7.66%     82.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          310030      2.67%     84.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          185211      1.59%     86.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          183739      1.58%     87.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          123281      1.06%     88.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1279457     11.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11619388                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1279457                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3425420                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3425420                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3445131                       # number of overall hits
system.cpu.dcache.overall_hits::total         3445131                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       168870                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168870                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       169541                       # number of overall misses
system.cpu.dcache.overall_misses::total        169541                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9565070996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9565070996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9565070996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9565070996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3594290                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3594290                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3614672                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3614672                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046983                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046904                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046904                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56641.623711                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56641.623711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56417.450623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56417.450623                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       133833                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          319                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2663                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.256478                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    79.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46955                       # number of writebacks
system.cpu.dcache.writebacks::total             46955                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99268                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99268                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69979                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4256150496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4256150496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4267134996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4267134996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019365                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019365                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019360                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019360                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61149.830407                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61149.830407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60977.364581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60977.364581                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69458                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2047332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2047332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       132013                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132013                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6914094500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6914094500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2179345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2179345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52374.345708                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52374.345708                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1647648000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1647648000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50156.712329                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50156.712329                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2650976496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2650976496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71925.997667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71925.997667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36752                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36752                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2608502496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2608502496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025974                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025974                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70975.797127                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70975.797127                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19711                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19711                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          671                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          671                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        20382                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        20382                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.032921                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.032921                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          377                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          377                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10984500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10984500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018497                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018497                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29136.604775                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29136.604775                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.444719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3515110                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69970                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.237387                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.444719                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7299314                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7299314                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2293053                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6069341                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3391625                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                349788                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  97321                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1118516                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  9062                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25076656                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 42733                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2595586                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1642367                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5536                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6773                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2747815                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13431866                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2680682                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1448668                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9335224                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  212338                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1251                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         10438                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          136                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1865054                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 33691                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12201128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.133711                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.259171                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8036154     65.86%     65.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   217403      1.78%     67.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   251887      2.06%     69.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   249526      2.05%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   324235      2.66%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   282381      2.31%     76.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   310616      2.55%     79.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   240018      1.97%     81.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2288908     18.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12201128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.211470                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.059597                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1826042                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1826042                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1826042                       # number of overall hits
system.cpu.icache.overall_hits::total         1826042                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        39010                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          39010                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        39010                       # number of overall misses
system.cpu.icache.overall_misses::total         39010                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1108142498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1108142498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1108142498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1108142498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1865052                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1865052                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1865052                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1865052                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020916                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020916                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020916                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020916                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28406.626455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28406.626455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28406.626455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28406.626455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1303                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.194444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        34551                       # number of writebacks
system.cpu.icache.writebacks::total             34551                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3939                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3939                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3939                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3939                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        35071                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        35071                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        35071                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        35071                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    934019499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    934019499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    934019499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    934019499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018804                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018804                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018804                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018804                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26632.245987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26632.245987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26632.245987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26632.245987                       # average overall mshr miss latency
system.cpu.icache.replacements                  34551                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1826042                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1826042                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        39010                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         39010                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1108142498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1108142498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1865052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1865052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020916                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020916                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28406.626455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28406.626455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3939                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3939                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        35071                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        35071                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    934019499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    934019499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018804                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018804                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26632.245987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26632.245987                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.789484                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1861113                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             35071                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.067007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.789484                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3765175                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3765175                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1866612                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2358                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      393725                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  542971                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  992                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1015                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 365989                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1120                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1983                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6338195500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  97321                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2468733                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1788116                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3693                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3540185                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4303080                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24634820                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 23721                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 230251                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15364                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3990625                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28341799                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    61127316                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36564430                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1220915                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5919349                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      75                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1620905                       # count of insts added to the skid buffer
system.cpu.rob.reads                         33966905                       # The number of ROB reads
system.cpu.rob.writes                        47992477                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                27494                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16162                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43656                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               27494                       # number of overall hits
system.l2.overall_hits::.cpu.data               16162                       # number of overall hits
system.l2.overall_hits::total                   43656                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7567                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53808                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61375                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7567                       # number of overall misses
system.l2.overall_misses::.cpu.data             53808                       # number of overall misses
system.l2.overall_misses::total                 61375                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    589531500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3988101000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4577632500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    589531500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3988101000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4577632500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            35061                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69970                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               105031                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           35061                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69970                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              105031                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.215824                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.769015                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.584351                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.215824                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.769015                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.584351                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77908.219902                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74117.250223                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74584.643585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77908.219902                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74117.250223                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74584.643585                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31956                       # number of writebacks
system.l2.writebacks::total                     31956                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61364                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61364                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    511522250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3438537500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3950059750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    511522250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3438537500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3950059750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.215510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.769015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.584247                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.215510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.769015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.584247                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67697.492059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63903.834002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64370.962617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67697.492059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63903.834002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64370.962617                       # average overall mshr miss latency
system.l2.replacements                          54412                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46955                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46955                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46955                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46955                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        34162                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            34162                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        34162                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        34162                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1566                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1566                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35183                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2535611000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2535611000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72069.209561                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72069.209561                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2176034500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2176034500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61849.032203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61849.032203                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          27494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              27494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7567                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7567                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    589531500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    589531500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        35061                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          35061                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.215824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.215824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77908.219902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77908.219902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    511522250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    511522250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.215510                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.215510                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67697.492059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67697.492059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18625                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18625                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1452490000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1452490000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.560639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.560639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77986.040268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77986.040268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1262503000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1262503000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.560639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.560639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67785.395973                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67785.395973                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7955.180332                       # Cycle average of tags in use
system.l2.tags.total_refs                      208577                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62604                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.331688                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     215.779733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1192.349511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6547.051088                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.145550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.799201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971091                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2529                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5654                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1731356                       # Number of tag accesses
system.l2.tags.data_accesses                  1731356                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000397687500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1941                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1941                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152053                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30026                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61364                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31956                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61364                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31956                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61364                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31956                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.605873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.935448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.410813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1939     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1941                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.451829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.428659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.899813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1522     78.41%     78.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      1.60%     80.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              333     17.16%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      2.16%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.57%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1941                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3927296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2045184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    619.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    322.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6311186000                       # Total gap between requests
system.mem_ctrls.avgGap                      67629.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       483584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3443200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2043712                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 76296794.568738058209                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 543246102.143741011620                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 322443824.902529418468                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7556                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53808                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31956                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    262149000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1662918750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 144084182000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34694.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30904.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4508830.33                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       483584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3443712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3927296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       483584                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       483584                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2045184                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2045184                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7556                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53808                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61364                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31956                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31956                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     76296795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    543326882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        619623677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     76296795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     76296795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    322676068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       322676068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    322676068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     76296795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    543326882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       942299744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61356                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31933                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3803                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2013                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1824                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               774642750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             306780000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1925067750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12625.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31375.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47555                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21939                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.51                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        23795                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   250.913889                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   151.394783                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.465876                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10292     43.25%     43.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6194     26.03%     69.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2373      9.97%     79.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1177      4.95%     84.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          716      3.01%     87.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          467      1.96%     89.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          352      1.48%     90.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          234      0.98%     91.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1990      8.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        23795                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3926784                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2043712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              619.542897                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              322.443825                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        90777960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48249630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224081760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87116580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 500316960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2299915800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    497118240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3747576930                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   591.268750                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1264149250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    211568000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4862478250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        79118340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42052395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214000080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79573680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 500316960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2254820820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    535092960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3704975235                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   584.547327                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1361469000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    211568000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4765158500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26181                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31956                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21212                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35183                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26181                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       175896                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       175896                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 175896                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5972480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5972480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5972480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61364                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61364    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61364                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60589000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76705000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             68292                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78911                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        34551                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44959                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36749                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36749                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         35071                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33221                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       104683                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       209416                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                314099                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4455168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7483200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11938368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54422                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2045824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           159462                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011012                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104359                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 157706     98.90%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1756      1.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             159462                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6338195500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          186035500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          52630452                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104966486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
