/*
 * Copyright (c) 2022 Nuvoton Technology Corporation.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <mem.h>
<<<<<<< HEAD
#include "npcx9.dtsi"
=======
#include "npcx/npcx9.dtsi"
>>>>>>> 01478ffa5f76283e4556b4b7585875d50d82484d

/ {
	flash0: flash@10070000 {
		reg = <0x10070000 DT_SIZE_K(320)>;
	};

	flash1: flash@64000000 {
		reg = <0x64000000 DT_SIZE_K(1024)>;
	};

	sram0: memory@200c0000 {
		compatible = "mmio-sram";
		reg = <0x200C0000 DT_SIZE_K(64)>;
	};

	soc-id {
		device-id = <0x22>;
	};
};

<<<<<<< HEAD
&spi_fiu0 {
	int_flash: w25q80@0 {
		compatible ="jedec,spi-nor";
		/* 8388608 bits = 1 Mbytes */
		size = <0x800000>;
		reg = <0>;
		spi-max-frequency = <50000000>;
		status = "okay";
		jedec-id = [ef 40 14];
=======
&qspi_fiu0 {
	int_flash: w25q80@0 {
		compatible ="nuvoton,npcx-fiu-nor";
		size = <DT_SIZE_M(1 * 8)>;
		reg = <0>;
		status = "okay";

		/* quad spi bus configuration of nor flash device */
		qspi-flags = <NPCX_QSPI_SW_CS1>;
		mapped-addr = <0x64000000>;
		pinctrl-0 = <&int_flash_sl>;
		pinctrl-names = "default";
>>>>>>> 01478ffa5f76283e4556b4b7585875d50d82484d
	};
};
