<stg><name>mnist_inference</name>


<trans_list>

<trans id="778" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="6" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="10" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="16" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="16" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="11" op_0_bw="32">
<![CDATA[
entry:0 %indvars_iv18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv18"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
entry:1 %indvars_iv26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv26"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
entry:2 %tile = alloca i32 1

]]></Node>
<StgValue><ssdm name="tile"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %input_tile = alloca i64 1

]]></Node>
<StgValue><ssdm name="input_tile"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %weight_tile = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_tile"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %sum = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %sum_addr = getelementptr i16 %sum, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sum_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:12 %store_ln23 = store i16 65187, i4 %sum_addr

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %sum_addr_1 = getelementptr i16 %sum, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sum_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:14 %store_ln23 = store i16 65273, i4 %sum_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:31 %store_ln27 = store i10 0, i10 %tile

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:32 %store_ln27 = store i11 2047, i11 %indvars_iv26

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:33 %store_ln27 = store i11 1264, i11 %indvars_iv18

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %sum_addr_2 = getelementptr i16 %sum, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sum_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:16 %store_ln23 = store i16 65452, i4 %sum_addr_2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %sum_addr_3 = getelementptr i16 %sum, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sum_addr_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:18 %store_ln23 = store i16 373, i4 %sum_addr_3

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %sum_addr_4 = getelementptr i16 %sum, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sum_addr_4"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:20 %store_ln23 = store i16 88, i4 %sum_addr_4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %sum_addr_5 = getelementptr i16 %sum, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sum_addr_5"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:22 %store_ln23 = store i16 53, i4 %sum_addr_5

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %sum_addr_6 = getelementptr i16 %sum, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sum_addr_6"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:24 %store_ln23 = store i16 210, i4 %sum_addr_6

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %sum_addr_7 = getelementptr i16 %sum, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sum_addr_7"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:26 %store_ln23 = store i16 65391, i4 %sum_addr_7

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln12"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %sum_addr_8 = getelementptr i16 %sum, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sum_addr_8"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:28 %store_ln23 = store i16 65094, i4 %sum_addr_8

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %sum_addr_9 = getelementptr i16 %sum, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sum_addr_9"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:30 %store_ln23 = store i16 116, i4 %sum_addr_9

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
entry:34 %br_ln27 = br void %VITIS_LOOP_29_3

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_29_3:0 %indvars_iv18_load = load i11 %indvars_iv18

]]></Node>
<StgValue><ssdm name="indvars_iv18_load"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_29_3:1 %indvars_iv26_load = load i11 %indvars_iv26

]]></Node>
<StgValue><ssdm name="indvars_iv26_load"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_29_3:2 %tile_1 = load i10 %tile

]]></Node>
<StgValue><ssdm name="tile_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_29_3:3 %trunc_ln27 = trunc i11 %indvars_iv18_load

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_29_3:4 %trunc_ln27_1 = trunc i11 %indvars_iv26_load

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_29_3:5 %icmp_ln27 = icmp_ult  i10 %tile_1, i10 784

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_29_3:6 %br_ln27 = br i1 %icmp_ln27, void %for.body109_ifconv, void %VITIS_LOOP_29_3.split

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_29_3.split:0 %add_ln27_3 = add i11 %indvars_iv26_load, i11 1264

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_29_3.split:1 %icmp_ln27_1 = icmp_ugt  i11 %add_ln27_3, i11 1983

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_29_3.split:2 %sub_ln27 = sub i10 783, i10 %trunc_ln27_1

]]></Node>
<StgValue><ssdm name="sub_ln27"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_29_3.split:3 %select_ln27 = select i1 %icmp_ln27_1, i10 %sub_ln27, i10 64

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:0 %sum_load = load i4 %sum_addr

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:62 %sum_load_2 = load i4 %sum_addr_1

]]></Node>
<StgValue><ssdm name="sum_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_29_3.split:10 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %select_ln27, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_29_3.split:11 %zext_ln35 = zext i13 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_29_3.split:12 %tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %select_ln27, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="11">
<![CDATA[
VITIS_LOOP_29_3.split:13 %zext_ln35_1 = zext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_29_3.split:14 %add_ln35_1 = add i14 %zext_ln35, i14 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="82" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="32" op_4_bw="16">
<![CDATA[
VITIS_LOOP_29_3.split:9 %call_ln27 = call void @mnist_inference_Pipeline_VITIS_LOOP_29_3, i10 %select_ln27, i10 %tile_1, i32 %input_r, i16 %input_tile

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="14" op_3_bw="16" op_4_bw="10" op_5_bw="32">
<![CDATA[
VITIS_LOOP_29_3.split:15 %call_ln27 = call void @mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5, i10 %select_ln27, i14 %add_ln35_1, i16 %weight_tile, i10 %tile_1, i32 %weights

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_29_3.split:4 %icmp_ln27_2 = icmp_ugt  i11 %indvars_iv18_load, i11 1984

]]></Node>
<StgValue><ssdm name="icmp_ln27_2"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_29_3.split:5 %sub_ln27_1 = sub i10 0, i10 %trunc_ln27

]]></Node>
<StgValue><ssdm name="sub_ln27_1"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_29_3.split:6 %select_ln27_1 = select i1 %icmp_ln27_2, i10 %sub_ln27_1, i10 64

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_29_3.split:7 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_29_3.split:8 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="32" op_4_bw="16">
<![CDATA[
VITIS_LOOP_29_3.split:9 %call_ln27 = call void @mnist_inference_Pipeline_VITIS_LOOP_29_3, i10 %select_ln27, i10 %tile_1, i32 %input_r, i16 %input_tile

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="14" op_3_bw="16" op_4_bw="10" op_5_bw="32">
<![CDATA[
VITIS_LOOP_29_3.split:15 %call_ln27 = call void @mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5, i10 %select_ln27, i14 %add_ln35_1, i16 %weight_tile, i10 %tile_1, i32 %weights

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_29_3.split:16 %br_ln43 = br void %for.body86.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.body86.lr.ph:0 %i = phi i4 %add_ln43, void %for.inc99, i4 0, void %VITIS_LOOP_29_3.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body86.lr.ph:1 %icmp_ln43 = icmp_eq  i4 %i, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body86.lr.ph:2 %add_ln43 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body86.lr.ph:3 %br_ln43 = br i1 %icmp_ln43, void %for.body86.lr.ph.split, void %for.inc102

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="4">
<![CDATA[
for.body86.lr.ph.split:0 %zext_ln43 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body86.lr.ph.split:5 %sum_addr_10 = getelementptr i16 %sum, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="sum_addr_10"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="4">
<![CDATA[
for.body86.lr.ph.split:6 %sum_load_1 = load i4 %sum_addr_10

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc102:0 %add_ln27 = add i10 %tile_1, i10 64

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc102:1 %add_ln27_1 = add i11 %indvars_iv18_load, i11 64

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc102:2 %add_ln27_2 = add i11 %indvars_iv26_load, i11 64

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc102:3 %store_ln27 = store i10 %add_ln27, i10 %tile

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc102:4 %store_ln27 = store i11 %add_ln27_2, i11 %indvars_iv26

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc102:5 %store_ln27 = store i11 %add_ln27_1, i11 %indvars_iv18

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
for.inc102:6 %br_ln27 = br void %VITIS_LOOP_29_3

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.body86.lr.ph.split:1 %tmp_76 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i, i6 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body86.lr.ph.split:2 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body86.lr.ph.split:3 %speclooptripcount_ln43 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln43"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body86.lr.ph.split:4 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="4">
<![CDATA[
for.body86.lr.ph.split:6 %sum_load_1 = load i4 %sum_addr_10

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
for.body86.lr.ph.split:7 %br_ln45 = br void %for.body86

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body86:0 %j_1 = phi i10 0, void %for.body86.lr.ph.split, i10 %add_ln45, void %for.body86

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="10">
<![CDATA[
for.body86:2 %zext_ln47 = zext i10 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body86:3 %add_ln47_1 = add i10 %tmp_76, i10 %j_1

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="10">
<![CDATA[
for.body86:4 %zext_ln47_1 = zext i10 %add_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body86:5 %weight_tile_addr = getelementptr i16 %weight_tile, i64 0, i64 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="weight_tile_addr"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="10">
<![CDATA[
for.body86:7 %weight_tile_load = load i10 %weight_tile_addr

]]></Node>
<StgValue><ssdm name="weight_tile_load"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body86:9 %input_tile_addr = getelementptr i16 %input_tile, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="input_tile_addr"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="6">
<![CDATA[
for.body86:10 %input_tile_load = load i6 %input_tile_addr

]]></Node>
<StgValue><ssdm name="input_tile_load"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body86:16 %add_ln45 = add i10 %j_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body86:17 %icmp_ln45 = icmp_eq  i10 %add_ln45, i10 %select_ln27_1

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="122" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="10">
<![CDATA[
for.body86:7 %weight_tile_load = load i10 %weight_tile_addr

]]></Node>
<StgValue><ssdm name="weight_tile_load"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="16">
<![CDATA[
for.body86:8 %sext_ln47 = sext i16 %weight_tile_load

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="6">
<![CDATA[
for.body86:10 %input_tile_load = load i6 %input_tile_addr

]]></Node>
<StgValue><ssdm name="input_tile_load"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="16">
<![CDATA[
for.body86:11 %sext_ln47_1 = sext i16 %input_tile_load

]]></Node>
<StgValue><ssdm name="sext_ln47_1"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body86:12 %mul_ln47 = mul i24 %sext_ln47_1, i24 %sext_ln47

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="127" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body86:12 %mul_ln47 = mul i24 %sext_ln47_1, i24 %sext_ln47

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.body86:1 %conv_i_i9171 = phi i16 %sum_load_1, void %for.body86.lr.ph.split, i16 %trunc_ln4, void %for.body86

]]></Node>
<StgValue><ssdm name="conv_i_i9171"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body86:12 %mul_ln47 = mul i24 %sext_ln47_1, i24 %sext_ln47

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body86:13 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %conv_i_i9171, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body86:14 %add_ln47 = add i24 %shl_ln, i24 %mul_ln47

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body86:6 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body86:14 %add_ln47 = add i24 %shl_ln, i24 %mul_ln47

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body86:15 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln47, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body86:18 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 784, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body86:19 %br_ln45 = br i1 %icmp_ln45, void %for.body86, void %for.inc99

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
for.inc99:0 %store_ln47 = store i16 %trunc_ln4, i4 %sum_addr_10

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.inc99:1 %br_ln43 = br void %for.body86.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="139" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:0 %sum_load = load i4 %sum_addr

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body109_ifconv:2 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:3 %sub_ln55 = sub i16 0, i16 %sum_load

]]></Node>
<StgValue><ssdm name="sub_ln55"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:62 %sum_load_2 = load i4 %sum_addr_1

]]></Node>
<StgValue><ssdm name="sum_load_2"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body109_ifconv:64 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_load_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:65 %sub_ln55_3 = sub i16 0, i16 %sum_load_2

]]></Node>
<StgValue><ssdm name="sub_ln55_3"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:124 %sum_load_3 = load i4 %sum_addr_2

]]></Node>
<StgValue><ssdm name="sum_load_3"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:186 %sum_load_4 = load i4 %sum_addr_3

]]></Node>
<StgValue><ssdm name="sum_load_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="147" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:1 %icmp_ln55 = icmp_eq  i16 %sum_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:4 %select_ln55 = select i1 %tmp_6, i16 %sub_ln55, i16 %sum_load

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:5 %tmp = partselect i16 @llvm.part.select.i16, i16 %select_ln55, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
for.body109_ifconv:6 %tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="17">
<![CDATA[
for.body109_ifconv:7 %sext_ln55 = sext i17 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body109_ifconv:8 %tmp_2 = cttz i32 @llvm.cttz.i32, i32 %sext_ln55, i1 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:9 %sub_ln55_1 = sub i32 16, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="sub_ln55_1"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="32">
<![CDATA[
for.body109_ifconv:10 %trunc_ln55 = trunc i32 %sub_ln55_1

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="32">
<![CDATA[
for.body109_ifconv:14 %trunc_ln55_1 = trunc i32 %sub_ln55_1

]]></Node>
<StgValue><ssdm name="trunc_ln55_1"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:23 %add_ln55_1 = add i16 %trunc_ln55, i16 65512

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:24 %bit_select30_i = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln55, i16 %add_ln55_1

]]></Node>
<StgValue><ssdm name="bit_select30_i"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32">
<![CDATA[
for.body109_ifconv:43 %trunc_ln55_2 = trunc i32 %tmp_2

]]></Node>
<StgValue><ssdm name="trunc_ln55_2"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:63 %icmp_ln55_4 = icmp_eq  i16 %sum_load_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_4"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:66 %select_ln55_3 = select i1 %tmp_19, i16 %sub_ln55_3, i16 %sum_load_2

]]></Node>
<StgValue><ssdm name="select_ln55_3"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:67 %tmp_5 = partselect i16 @llvm.part.select.i16, i16 %select_ln55_3, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
for.body109_ifconv:68 %tmp_8 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="17">
<![CDATA[
for.body109_ifconv:69 %sext_ln55_1 = sext i17 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln55_1"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body109_ifconv:70 %tmp_10 = cttz i32 @llvm.cttz.i32, i32 %sext_ln55_1, i1 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:71 %sub_ln55_4 = sub i32 16, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="sub_ln55_4"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="32">
<![CDATA[
for.body109_ifconv:72 %trunc_ln55_3 = trunc i32 %sub_ln55_4

]]></Node>
<StgValue><ssdm name="trunc_ln55_3"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="32">
<![CDATA[
for.body109_ifconv:76 %trunc_ln55_4 = trunc i32 %sub_ln55_4

]]></Node>
<StgValue><ssdm name="trunc_ln55_4"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:85 %add_ln55_6 = add i16 %trunc_ln55_3, i16 65512

]]></Node>
<StgValue><ssdm name="add_ln55_6"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:86 %bit_select30_i_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln55_3, i16 %add_ln55_6

]]></Node>
<StgValue><ssdm name="bit_select30_i_1"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="32">
<![CDATA[
for.body109_ifconv:105 %trunc_ln55_5 = trunc i32 %tmp_10

]]></Node>
<StgValue><ssdm name="trunc_ln55_5"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:124 %sum_load_3 = load i4 %sum_addr_2

]]></Node>
<StgValue><ssdm name="sum_load_3"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body109_ifconv:126 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_load_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:127 %sub_ln55_6 = sub i16 0, i16 %sum_load_3

]]></Node>
<StgValue><ssdm name="sub_ln55_6"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:186 %sum_load_4 = load i4 %sum_addr_3

]]></Node>
<StgValue><ssdm name="sum_load_4"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body109_ifconv:188 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_load_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:189 %sub_ln55_9 = sub i16 0, i16 %sum_load_4

]]></Node>
<StgValue><ssdm name="sub_ln55_9"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:248 %sum_load_5 = load i4 %sum_addr_4

]]></Node>
<StgValue><ssdm name="sum_load_5"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:310 %sum_load_6 = load i4 %sum_addr_5

]]></Node>
<StgValue><ssdm name="sum_load_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="179" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:11 %add_ln55 = add i32 %sub_ln55_1, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:12 %tmp_9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln55, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body109_ifconv:13 %icmp_ln55_1 = icmp_sgt  i31 %tmp_9, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_1"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body109_ifconv:15 %sub_ln55_40 = sub i4 9, i4 %trunc_ln55_1

]]></Node>
<StgValue><ssdm name="sub_ln55_40"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:16 %zext_ln55_50 = zext i4 %sub_ln55_40

]]></Node>
<StgValue><ssdm name="zext_ln55_50"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:17 %lshr_ln55_19 = lshr i16 65535, i16 %zext_ln55_50

]]></Node>
<StgValue><ssdm name="lshr_ln55_19"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:18 %and_ln55_20 = and i16 %select_ln55, i16 %lshr_ln55_19

]]></Node>
<StgValue><ssdm name="and_ln55_20"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:19 %icmp_ln55_2 = icmp_ne  i16 %and_ln55_20, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_2"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:20 %and_ln55 = and i1 %icmp_ln55_1, i1 %icmp_ln55_2

]]></Node>
<StgValue><ssdm name="and_ln55"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:21 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln55, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:22 %xor_ln55 = xor i1 %tmp_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln55"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:25 %and_ln55_1 = and i1 %bit_select30_i, i1 %xor_ln55

]]></Node>
<StgValue><ssdm name="and_ln55_1"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:26 %or_ln55_10 = or i1 %and_ln55_1, i1 %and_ln55

]]></Node>
<StgValue><ssdm name="or_ln55_10"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body109_ifconv:27 %or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln55_10

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="16">
<![CDATA[
for.body109_ifconv:28 %zext_ln55 = zext i16 %select_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:29 %icmp_ln55_3 = icmp_sgt  i32 %add_ln55, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_3"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:30 %add_ln55_2 = add i32 %sub_ln55_1, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln55_2"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:31 %zext_ln55_1 = zext i32 %add_ln55_2

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:32 %lshr_ln55 = lshr i64 %zext_ln55, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="lshr_ln55"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:33 %sub_ln55_2 = sub i32 25, i32 %sub_ln55_1

]]></Node>
<StgValue><ssdm name="sub_ln55_2"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:34 %zext_ln55_2 = zext i32 %sub_ln55_2

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:35 %shl_ln55 = shl i64 %zext_ln55, i64 %zext_ln55_2

]]></Node>
<StgValue><ssdm name="shl_ln55"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:73 %add_ln55_5 = add i32 %sub_ln55_4, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln55_5"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:74 %tmp_21 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln55_5, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body109_ifconv:75 %icmp_ln55_5 = icmp_sgt  i31 %tmp_21, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_5"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body109_ifconv:77 %sub_ln55_41 = sub i4 9, i4 %trunc_ln55_4

]]></Node>
<StgValue><ssdm name="sub_ln55_41"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:78 %zext_ln55_51 = zext i4 %sub_ln55_41

]]></Node>
<StgValue><ssdm name="zext_ln55_51"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:79 %lshr_ln55_20 = lshr i16 65535, i16 %zext_ln55_51

]]></Node>
<StgValue><ssdm name="lshr_ln55_20"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:80 %and_ln55_21 = and i16 %select_ln55_3, i16 %lshr_ln55_20

]]></Node>
<StgValue><ssdm name="and_ln55_21"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:81 %icmp_ln55_6 = icmp_ne  i16 %and_ln55_21, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_6"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:82 %and_ln55_2 = and i1 %icmp_ln55_5, i1 %icmp_ln55_6

]]></Node>
<StgValue><ssdm name="and_ln55_2"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:83 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln55_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:84 %xor_ln55_1 = xor i1 %tmp_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln55_1"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:87 %and_ln55_3 = and i1 %bit_select30_i_1, i1 %xor_ln55_1

]]></Node>
<StgValue><ssdm name="and_ln55_3"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:88 %or_ln55 = or i1 %and_ln55_3, i1 %and_ln55_2

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body109_ifconv:89 %or_ln55_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln55

]]></Node>
<StgValue><ssdm name="or_ln55_1"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="16">
<![CDATA[
for.body109_ifconv:90 %zext_ln55_4 = zext i16 %select_ln55_3

]]></Node>
<StgValue><ssdm name="zext_ln55_4"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:91 %icmp_ln55_7 = icmp_sgt  i32 %add_ln55_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_7"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:92 %add_ln55_7 = add i32 %sub_ln55_4, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln55_7"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:93 %zext_ln55_5 = zext i32 %add_ln55_7

]]></Node>
<StgValue><ssdm name="zext_ln55_5"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:94 %lshr_ln55_2 = lshr i64 %zext_ln55_4, i64 %zext_ln55_5

]]></Node>
<StgValue><ssdm name="lshr_ln55_2"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:95 %sub_ln55_5 = sub i32 25, i32 %sub_ln55_4

]]></Node>
<StgValue><ssdm name="sub_ln55_5"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:96 %zext_ln55_6 = zext i32 %sub_ln55_5

]]></Node>
<StgValue><ssdm name="zext_ln55_6"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:97 %shl_ln55_1 = shl i64 %zext_ln55_4, i64 %zext_ln55_6

]]></Node>
<StgValue><ssdm name="shl_ln55_1"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:125 %icmp_ln55_8 = icmp_eq  i16 %sum_load_3, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_8"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:128 %select_ln55_6 = select i1 %tmp_36, i16 %sub_ln55_6, i16 %sum_load_3

]]></Node>
<StgValue><ssdm name="select_ln55_6"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:129 %tmp_12 = partselect i16 @llvm.part.select.i16, i16 %select_ln55_6, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
for.body109_ifconv:130 %tmp_13 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="17">
<![CDATA[
for.body109_ifconv:131 %sext_ln55_2 = sext i17 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln55_2"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body109_ifconv:132 %tmp_15 = cttz i32 @llvm.cttz.i32, i32 %sext_ln55_2, i1 1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:133 %sub_ln55_7 = sub i32 16, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="sub_ln55_7"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="32">
<![CDATA[
for.body109_ifconv:134 %trunc_ln55_6 = trunc i32 %sub_ln55_7

]]></Node>
<StgValue><ssdm name="trunc_ln55_6"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="32">
<![CDATA[
for.body109_ifconv:138 %trunc_ln55_7 = trunc i32 %sub_ln55_7

]]></Node>
<StgValue><ssdm name="trunc_ln55_7"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:147 %add_ln55_11 = add i16 %trunc_ln55_6, i16 65512

]]></Node>
<StgValue><ssdm name="add_ln55_11"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:148 %bit_select30_i_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln55_6, i16 %add_ln55_11

]]></Node>
<StgValue><ssdm name="bit_select30_i_2"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="32">
<![CDATA[
for.body109_ifconv:167 %trunc_ln55_8 = trunc i32 %tmp_15

]]></Node>
<StgValue><ssdm name="trunc_ln55_8"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:187 %icmp_ln55_12 = icmp_eq  i16 %sum_load_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_12"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:190 %select_ln55_9 = select i1 %tmp_73, i16 %sub_ln55_9, i16 %sum_load_4

]]></Node>
<StgValue><ssdm name="select_ln55_9"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:191 %tmp_17 = partselect i16 @llvm.part.select.i16, i16 %select_ln55_9, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
for.body109_ifconv:192 %tmp_18 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="17">
<![CDATA[
for.body109_ifconv:193 %sext_ln55_3 = sext i17 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln55_3"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body109_ifconv:194 %tmp_20 = cttz i32 @llvm.cttz.i32, i32 %sext_ln55_3, i1 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:195 %sub_ln55_10 = sub i32 16, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="sub_ln55_10"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="32">
<![CDATA[
for.body109_ifconv:196 %trunc_ln55_9 = trunc i32 %sub_ln55_10

]]></Node>
<StgValue><ssdm name="trunc_ln55_9"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="32">
<![CDATA[
for.body109_ifconv:200 %trunc_ln55_10 = trunc i32 %sub_ln55_10

]]></Node>
<StgValue><ssdm name="trunc_ln55_10"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:209 %add_ln55_16 = add i16 %trunc_ln55_9, i16 65512

]]></Node>
<StgValue><ssdm name="add_ln55_16"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:210 %bit_select30_i_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln55_9, i16 %add_ln55_16

]]></Node>
<StgValue><ssdm name="bit_select30_i_3"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="32">
<![CDATA[
for.body109_ifconv:229 %trunc_ln55_11 = trunc i32 %tmp_20

]]></Node>
<StgValue><ssdm name="trunc_ln55_11"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:248 %sum_load_5 = load i4 %sum_addr_4

]]></Node>
<StgValue><ssdm name="sum_load_5"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body109_ifconv:250 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_load_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:251 %sub_ln55_12 = sub i16 0, i16 %sum_load_5

]]></Node>
<StgValue><ssdm name="sub_ln55_12"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:310 %sum_load_6 = load i4 %sum_addr_5

]]></Node>
<StgValue><ssdm name="sum_load_6"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body109_ifconv:312 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_load_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:313 %sub_ln55_15 = sub i16 0, i16 %sum_load_6

]]></Node>
<StgValue><ssdm name="sub_ln55_15"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:372 %sum_load_7 = load i4 %sum_addr_6

]]></Node>
<StgValue><ssdm name="sum_load_7"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:434 %sum_load_8 = load i4 %sum_addr_7

]]></Node>
<StgValue><ssdm name="sum_load_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="255" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:36 %select_ln55_1 = select i1 %icmp_ln55_3, i64 %lshr_ln55, i64 %shl_ln55

]]></Node>
<StgValue><ssdm name="select_ln55_1"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="2">
<![CDATA[
for.body109_ifconv:37 %zext_ln55_3 = zext i2 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:38 %add_ln55_3 = add i64 %select_ln55_1, i64 %zext_ln55_3

]]></Node>
<StgValue><ssdm name="add_ln55_3"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:39 %lshr_ln55_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln55_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln55_1"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body109_ifconv:41 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln55_3, i32 25

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:98 %select_ln55_10 = select i1 %icmp_ln55_7, i64 %lshr_ln55_2, i64 %shl_ln55_1

]]></Node>
<StgValue><ssdm name="select_ln55_10"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="2">
<![CDATA[
for.body109_ifconv:99 %zext_ln55_7 = zext i2 %or_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_7"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:100 %add_ln55_8 = add i64 %select_ln55_10, i64 %zext_ln55_7

]]></Node>
<StgValue><ssdm name="add_ln55_8"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:101 %lshr_ln55_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln55_8, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln55_3"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body109_ifconv:103 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln55_8, i32 25

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:135 %add_ln55_10 = add i32 %sub_ln55_7, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln55_10"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:136 %tmp_41 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln55_10, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body109_ifconv:137 %icmp_ln55_9 = icmp_sgt  i31 %tmp_41, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_9"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body109_ifconv:139 %sub_ln55_42 = sub i4 9, i4 %trunc_ln55_7

]]></Node>
<StgValue><ssdm name="sub_ln55_42"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:140 %zext_ln55_52 = zext i4 %sub_ln55_42

]]></Node>
<StgValue><ssdm name="zext_ln55_52"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:141 %lshr_ln55_21 = lshr i16 65535, i16 %zext_ln55_52

]]></Node>
<StgValue><ssdm name="lshr_ln55_21"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:142 %and_ln55_22 = and i16 %select_ln55_6, i16 %lshr_ln55_21

]]></Node>
<StgValue><ssdm name="and_ln55_22"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:143 %icmp_ln55_10 = icmp_ne  i16 %and_ln55_22, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_10"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:144 %and_ln55_4 = and i1 %icmp_ln55_9, i1 %icmp_ln55_10

]]></Node>
<StgValue><ssdm name="and_ln55_4"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:145 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln55_10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:146 %xor_ln55_2 = xor i1 %tmp_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln55_2"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:149 %and_ln55_5 = and i1 %bit_select30_i_2, i1 %xor_ln55_2

]]></Node>
<StgValue><ssdm name="and_ln55_5"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:150 %or_ln55_11 = or i1 %and_ln55_5, i1 %and_ln55_4

]]></Node>
<StgValue><ssdm name="or_ln55_11"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body109_ifconv:151 %or_ln55_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln55_11

]]></Node>
<StgValue><ssdm name="or_ln55_2"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="16">
<![CDATA[
for.body109_ifconv:152 %zext_ln55_8 = zext i16 %select_ln55_6

]]></Node>
<StgValue><ssdm name="zext_ln55_8"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:153 %icmp_ln55_11 = icmp_sgt  i32 %add_ln55_10, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_11"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:154 %add_ln55_12 = add i32 %sub_ln55_7, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln55_12"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:155 %zext_ln55_9 = zext i32 %add_ln55_12

]]></Node>
<StgValue><ssdm name="zext_ln55_9"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:156 %lshr_ln55_4 = lshr i64 %zext_ln55_8, i64 %zext_ln55_9

]]></Node>
<StgValue><ssdm name="lshr_ln55_4"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:157 %sub_ln55_8 = sub i32 25, i32 %sub_ln55_7

]]></Node>
<StgValue><ssdm name="sub_ln55_8"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:158 %zext_ln55_10 = zext i32 %sub_ln55_8

]]></Node>
<StgValue><ssdm name="zext_ln55_10"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:159 %shl_ln55_2 = shl i64 %zext_ln55_8, i64 %zext_ln55_10

]]></Node>
<StgValue><ssdm name="shl_ln55_2"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:197 %add_ln55_15 = add i32 %sub_ln55_10, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln55_15"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:198 %tmp_74 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln55_15, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body109_ifconv:199 %icmp_ln55_13 = icmp_sgt  i31 %tmp_74, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_13"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body109_ifconv:201 %sub_ln55_43 = sub i4 9, i4 %trunc_ln55_10

]]></Node>
<StgValue><ssdm name="sub_ln55_43"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:202 %zext_ln55_53 = zext i4 %sub_ln55_43

]]></Node>
<StgValue><ssdm name="zext_ln55_53"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:203 %lshr_ln55_22 = lshr i16 65535, i16 %zext_ln55_53

]]></Node>
<StgValue><ssdm name="lshr_ln55_22"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:204 %and_ln55_23 = and i16 %select_ln55_9, i16 %lshr_ln55_22

]]></Node>
<StgValue><ssdm name="and_ln55_23"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:205 %icmp_ln55_14 = icmp_ne  i16 %and_ln55_23, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_14"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:206 %and_ln55_6 = and i1 %icmp_ln55_13, i1 %icmp_ln55_14

]]></Node>
<StgValue><ssdm name="and_ln55_6"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:207 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln55_15, i32 31

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:208 %xor_ln55_3 = xor i1 %tmp_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln55_3"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:211 %and_ln55_7 = and i1 %bit_select30_i_3, i1 %xor_ln55_3

]]></Node>
<StgValue><ssdm name="and_ln55_7"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:212 %or_ln55_12 = or i1 %and_ln55_7, i1 %and_ln55_6

]]></Node>
<StgValue><ssdm name="or_ln55_12"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body109_ifconv:213 %or_ln55_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln55_12

]]></Node>
<StgValue><ssdm name="or_ln55_3"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="16">
<![CDATA[
for.body109_ifconv:214 %zext_ln55_12 = zext i16 %select_ln55_9

]]></Node>
<StgValue><ssdm name="zext_ln55_12"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:215 %icmp_ln55_15 = icmp_sgt  i32 %add_ln55_15, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_15"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:216 %add_ln55_17 = add i32 %sub_ln55_10, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln55_17"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:217 %zext_ln55_13 = zext i32 %add_ln55_17

]]></Node>
<StgValue><ssdm name="zext_ln55_13"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:218 %lshr_ln55_6 = lshr i64 %zext_ln55_12, i64 %zext_ln55_13

]]></Node>
<StgValue><ssdm name="lshr_ln55_6"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:219 %sub_ln55_11 = sub i32 25, i32 %sub_ln55_10

]]></Node>
<StgValue><ssdm name="sub_ln55_11"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:220 %zext_ln55_14 = zext i32 %sub_ln55_11

]]></Node>
<StgValue><ssdm name="zext_ln55_14"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:221 %shl_ln55_3 = shl i64 %zext_ln55_12, i64 %zext_ln55_14

]]></Node>
<StgValue><ssdm name="shl_ln55_3"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:249 %icmp_ln55_16 = icmp_eq  i16 %sum_load_5, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_16"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:252 %select_ln55_12 = select i1 %tmp_78, i16 %sub_ln55_12, i16 %sum_load_5

]]></Node>
<StgValue><ssdm name="select_ln55_12"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:253 %tmp_22 = partselect i16 @llvm.part.select.i16, i16 %select_ln55_12, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
for.body109_ifconv:254 %tmp_23 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="17">
<![CDATA[
for.body109_ifconv:255 %sext_ln55_4 = sext i17 %tmp_23

]]></Node>
<StgValue><ssdm name="sext_ln55_4"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body109_ifconv:256 %tmp_25 = cttz i32 @llvm.cttz.i32, i32 %sext_ln55_4, i1 1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:257 %sub_ln55_13 = sub i32 16, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="sub_ln55_13"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="32">
<![CDATA[
for.body109_ifconv:258 %trunc_ln55_12 = trunc i32 %sub_ln55_13

]]></Node>
<StgValue><ssdm name="trunc_ln55_12"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="32">
<![CDATA[
for.body109_ifconv:262 %trunc_ln55_13 = trunc i32 %sub_ln55_13

]]></Node>
<StgValue><ssdm name="trunc_ln55_13"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:271 %add_ln55_21 = add i16 %trunc_ln55_12, i16 65512

]]></Node>
<StgValue><ssdm name="add_ln55_21"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:272 %bit_select30_i_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln55_12, i16 %add_ln55_21

]]></Node>
<StgValue><ssdm name="bit_select30_i_4"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="32">
<![CDATA[
for.body109_ifconv:291 %trunc_ln55_14 = trunc i32 %tmp_25

]]></Node>
<StgValue><ssdm name="trunc_ln55_14"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:311 %icmp_ln55_20 = icmp_eq  i16 %sum_load_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_20"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:314 %select_ln55_15 = select i1 %tmp_82, i16 %sub_ln55_15, i16 %sum_load_6

]]></Node>
<StgValue><ssdm name="select_ln55_15"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:315 %tmp_27 = partselect i16 @llvm.part.select.i16, i16 %select_ln55_15, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
for.body109_ifconv:316 %tmp_28 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="17">
<![CDATA[
for.body109_ifconv:317 %sext_ln55_5 = sext i17 %tmp_28

]]></Node>
<StgValue><ssdm name="sext_ln55_5"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body109_ifconv:318 %tmp_30 = cttz i32 @llvm.cttz.i32, i32 %sext_ln55_5, i1 1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:319 %sub_ln55_16 = sub i32 16, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="sub_ln55_16"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="32">
<![CDATA[
for.body109_ifconv:320 %trunc_ln55_15 = trunc i32 %sub_ln55_16

]]></Node>
<StgValue><ssdm name="trunc_ln55_15"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="4" op_0_bw="32">
<![CDATA[
for.body109_ifconv:324 %trunc_ln55_16 = trunc i32 %sub_ln55_16

]]></Node>
<StgValue><ssdm name="trunc_ln55_16"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:333 %add_ln55_26 = add i16 %trunc_ln55_15, i16 65512

]]></Node>
<StgValue><ssdm name="add_ln55_26"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:334 %bit_select30_i_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln55_15, i16 %add_ln55_26

]]></Node>
<StgValue><ssdm name="bit_select30_i_5"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="32">
<![CDATA[
for.body109_ifconv:353 %trunc_ln55_17 = trunc i32 %tmp_30

]]></Node>
<StgValue><ssdm name="trunc_ln55_17"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:372 %sum_load_7 = load i4 %sum_addr_6

]]></Node>
<StgValue><ssdm name="sum_load_7"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body109_ifconv:374 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_load_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:375 %sub_ln55_18 = sub i16 0, i16 %sum_load_7

]]></Node>
<StgValue><ssdm name="sub_ln55_18"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:434 %sum_load_8 = load i4 %sum_addr_7

]]></Node>
<StgValue><ssdm name="sum_load_8"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body109_ifconv:436 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_load_8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:437 %sub_ln55_21 = sub i16 0, i16 %sum_load_8

]]></Node>
<StgValue><ssdm name="sub_ln55_21"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:496 %sum_load_9 = load i4 %sum_addr_8

]]></Node>
<StgValue><ssdm name="sum_load_9"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:558 %sum_load_10 = load i4 %sum_addr_9

]]></Node>
<StgValue><ssdm name="sum_load_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="63">
<![CDATA[
for.body109_ifconv:40 %zext_ln55_40 = zext i63 %lshr_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_40"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body109_ifconv:42 %select_ln55_4 = select i1 %tmp_16, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln55_4"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:44 %sub_ln55_30 = sub i8 8, i8 %trunc_ln55_2

]]></Node>
<StgValue><ssdm name="sub_ln55_30"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:45 %add_ln55_4 = add i8 %sub_ln55_30, i8 %select_ln55_4

]]></Node>
<StgValue><ssdm name="add_ln55_4"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body109_ifconv:46 %tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_6, i8 %add_ln55_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body109_ifconv:47 %pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln55_40, i9 %tmp_7, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="64">
<![CDATA[
for.body109_ifconv:48 %LD = trunc i64 %pi_assign

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:49 %bitcast_ln766 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln766"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:50 %select_ln55_7 = select i1 %icmp_ln55, i32 0, i32 %bitcast_ln766

]]></Node>
<StgValue><ssdm name="select_ln55_7"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="63">
<![CDATA[
for.body109_ifconv:102 %zext_ln55_41 = zext i63 %lshr_ln55_3

]]></Node>
<StgValue><ssdm name="zext_ln55_41"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body109_ifconv:104 %select_ln55_13 = select i1 %tmp_31, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln55_13"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:106 %sub_ln55_31 = sub i8 8, i8 %trunc_ln55_5

]]></Node>
<StgValue><ssdm name="sub_ln55_31"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:107 %add_ln55_9 = add i8 %sub_ln55_31, i8 %select_ln55_13

]]></Node>
<StgValue><ssdm name="add_ln55_9"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body109_ifconv:108 %tmp_24 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_19, i8 %add_ln55_9

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body109_ifconv:109 %pi_assign_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln55_41, i9 %tmp_24, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_1"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="64">
<![CDATA[
for.body109_ifconv:110 %LD_1 = trunc i64 %pi_assign_1

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:111 %bitcast_ln766_1 = bitcast i32 %LD_1

]]></Node>
<StgValue><ssdm name="bitcast_ln766_1"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:112 %select_ln55_16 = select i1 %icmp_ln55_4, i32 0, i32 %bitcast_ln766_1

]]></Node>
<StgValue><ssdm name="select_ln55_16"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:160 %select_ln55_19 = select i1 %icmp_ln55_11, i64 %lshr_ln55_4, i64 %shl_ln55_2

]]></Node>
<StgValue><ssdm name="select_ln55_19"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="2">
<![CDATA[
for.body109_ifconv:161 %zext_ln55_11 = zext i2 %or_ln55_2

]]></Node>
<StgValue><ssdm name="zext_ln55_11"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:162 %add_ln55_13 = add i64 %select_ln55_19, i64 %zext_ln55_11

]]></Node>
<StgValue><ssdm name="add_ln55_13"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:163 %lshr_ln55_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln55_13, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln55_5"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body109_ifconv:165 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln55_13, i32 25

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:222 %select_ln55_28 = select i1 %icmp_ln55_15, i64 %lshr_ln55_6, i64 %shl_ln55_3

]]></Node>
<StgValue><ssdm name="select_ln55_28"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="2">
<![CDATA[
for.body109_ifconv:223 %zext_ln55_15 = zext i2 %or_ln55_3

]]></Node>
<StgValue><ssdm name="zext_ln55_15"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:224 %add_ln55_18 = add i64 %select_ln55_28, i64 %zext_ln55_15

]]></Node>
<StgValue><ssdm name="add_ln55_18"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:225 %lshr_ln55_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln55_18, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln55_7"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body109_ifconv:227 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln55_18, i32 25

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:259 %add_ln55_20 = add i32 %sub_ln55_13, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln55_20"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:260 %tmp_79 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln55_20, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="371" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body109_ifconv:261 %icmp_ln55_17 = icmp_sgt  i31 %tmp_79, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_17"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body109_ifconv:263 %sub_ln55_44 = sub i4 9, i4 %trunc_ln55_13

]]></Node>
<StgValue><ssdm name="sub_ln55_44"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:264 %zext_ln55_54 = zext i4 %sub_ln55_44

]]></Node>
<StgValue><ssdm name="zext_ln55_54"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:265 %lshr_ln55_23 = lshr i16 65535, i16 %zext_ln55_54

]]></Node>
<StgValue><ssdm name="lshr_ln55_23"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:266 %and_ln55_24 = and i16 %select_ln55_12, i16 %lshr_ln55_23

]]></Node>
<StgValue><ssdm name="and_ln55_24"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:267 %icmp_ln55_18 = icmp_ne  i16 %and_ln55_24, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_18"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:268 %and_ln55_8 = and i1 %icmp_ln55_17, i1 %icmp_ln55_18

]]></Node>
<StgValue><ssdm name="and_ln55_8"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:269 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln55_20, i32 31

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:270 %xor_ln55_4 = xor i1 %tmp_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln55_4"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:273 %and_ln55_9 = and i1 %bit_select30_i_4, i1 %xor_ln55_4

]]></Node>
<StgValue><ssdm name="and_ln55_9"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:274 %or_ln55_13 = or i1 %and_ln55_9, i1 %and_ln55_8

]]></Node>
<StgValue><ssdm name="or_ln55_13"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body109_ifconv:275 %or_ln55_4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln55_13

]]></Node>
<StgValue><ssdm name="or_ln55_4"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="16">
<![CDATA[
for.body109_ifconv:276 %zext_ln55_16 = zext i16 %select_ln55_12

]]></Node>
<StgValue><ssdm name="zext_ln55_16"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:277 %icmp_ln55_19 = icmp_sgt  i32 %add_ln55_20, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_19"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:278 %add_ln55_22 = add i32 %sub_ln55_13, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln55_22"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:279 %zext_ln55_17 = zext i32 %add_ln55_22

]]></Node>
<StgValue><ssdm name="zext_ln55_17"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:280 %lshr_ln55_8 = lshr i64 %zext_ln55_16, i64 %zext_ln55_17

]]></Node>
<StgValue><ssdm name="lshr_ln55_8"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:281 %sub_ln55_14 = sub i32 25, i32 %sub_ln55_13

]]></Node>
<StgValue><ssdm name="sub_ln55_14"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:282 %zext_ln55_18 = zext i32 %sub_ln55_14

]]></Node>
<StgValue><ssdm name="zext_ln55_18"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:283 %shl_ln55_4 = shl i64 %zext_ln55_16, i64 %zext_ln55_18

]]></Node>
<StgValue><ssdm name="shl_ln55_4"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:321 %add_ln55_25 = add i32 %sub_ln55_16, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln55_25"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:322 %tmp_83 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln55_25, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body109_ifconv:323 %icmp_ln55_21 = icmp_sgt  i31 %tmp_83, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_21"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body109_ifconv:325 %sub_ln55_45 = sub i4 9, i4 %trunc_ln55_16

]]></Node>
<StgValue><ssdm name="sub_ln55_45"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:326 %zext_ln55_55 = zext i4 %sub_ln55_45

]]></Node>
<StgValue><ssdm name="zext_ln55_55"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:327 %lshr_ln55_24 = lshr i16 65535, i16 %zext_ln55_55

]]></Node>
<StgValue><ssdm name="lshr_ln55_24"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:328 %and_ln55_25 = and i16 %select_ln55_15, i16 %lshr_ln55_24

]]></Node>
<StgValue><ssdm name="and_ln55_25"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:329 %icmp_ln55_22 = icmp_ne  i16 %and_ln55_25, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_22"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:330 %and_ln55_10 = and i1 %icmp_ln55_21, i1 %icmp_ln55_22

]]></Node>
<StgValue><ssdm name="and_ln55_10"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:331 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln55_25, i32 31

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:332 %xor_ln55_5 = xor i1 %tmp_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln55_5"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:335 %and_ln55_11 = and i1 %bit_select30_i_5, i1 %xor_ln55_5

]]></Node>
<StgValue><ssdm name="and_ln55_11"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:336 %or_ln55_14 = or i1 %and_ln55_11, i1 %and_ln55_10

]]></Node>
<StgValue><ssdm name="or_ln55_14"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body109_ifconv:337 %or_ln55_5 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln55_14

]]></Node>
<StgValue><ssdm name="or_ln55_5"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="16">
<![CDATA[
for.body109_ifconv:338 %zext_ln55_20 = zext i16 %select_ln55_15

]]></Node>
<StgValue><ssdm name="zext_ln55_20"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:339 %icmp_ln55_23 = icmp_sgt  i32 %add_ln55_25, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_23"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:340 %add_ln55_27 = add i32 %sub_ln55_16, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln55_27"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:341 %zext_ln55_21 = zext i32 %add_ln55_27

]]></Node>
<StgValue><ssdm name="zext_ln55_21"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:342 %lshr_ln55_10 = lshr i64 %zext_ln55_20, i64 %zext_ln55_21

]]></Node>
<StgValue><ssdm name="lshr_ln55_10"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:343 %sub_ln55_17 = sub i32 25, i32 %sub_ln55_16

]]></Node>
<StgValue><ssdm name="sub_ln55_17"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:344 %zext_ln55_22 = zext i32 %sub_ln55_17

]]></Node>
<StgValue><ssdm name="zext_ln55_22"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:345 %shl_ln55_5 = shl i64 %zext_ln55_20, i64 %zext_ln55_22

]]></Node>
<StgValue><ssdm name="shl_ln55_5"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:373 %icmp_ln55_24 = icmp_eq  i16 %sum_load_7, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_24"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:376 %select_ln55_18 = select i1 %tmp_86, i16 %sub_ln55_18, i16 %sum_load_7

]]></Node>
<StgValue><ssdm name="select_ln55_18"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:377 %tmp_32 = partselect i16 @llvm.part.select.i16, i16 %select_ln55_18, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
for.body109_ifconv:378 %tmp_33 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="17">
<![CDATA[
for.body109_ifconv:379 %sext_ln55_6 = sext i17 %tmp_33

]]></Node>
<StgValue><ssdm name="sext_ln55_6"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body109_ifconv:380 %tmp_35 = cttz i32 @llvm.cttz.i32, i32 %sext_ln55_6, i1 1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:381 %sub_ln55_19 = sub i32 16, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="sub_ln55_19"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="32">
<![CDATA[
for.body109_ifconv:382 %trunc_ln55_18 = trunc i32 %sub_ln55_19

]]></Node>
<StgValue><ssdm name="trunc_ln55_18"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="4" op_0_bw="32">
<![CDATA[
for.body109_ifconv:386 %trunc_ln55_19 = trunc i32 %sub_ln55_19

]]></Node>
<StgValue><ssdm name="trunc_ln55_19"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:395 %add_ln55_31 = add i16 %trunc_ln55_18, i16 65512

]]></Node>
<StgValue><ssdm name="add_ln55_31"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:396 %bit_select30_i_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln55_18, i16 %add_ln55_31

]]></Node>
<StgValue><ssdm name="bit_select30_i_6"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="32">
<![CDATA[
for.body109_ifconv:415 %trunc_ln55_20 = trunc i32 %tmp_35

]]></Node>
<StgValue><ssdm name="trunc_ln55_20"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:435 %icmp_ln55_28 = icmp_eq  i16 %sum_load_8, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_28"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:438 %select_ln55_21 = select i1 %tmp_90, i16 %sub_ln55_21, i16 %sum_load_8

]]></Node>
<StgValue><ssdm name="select_ln55_21"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:439 %tmp_37 = partselect i16 @llvm.part.select.i16, i16 %select_ln55_21, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
for.body109_ifconv:440 %tmp_38 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="17">
<![CDATA[
for.body109_ifconv:441 %sext_ln55_7 = sext i17 %tmp_38

]]></Node>
<StgValue><ssdm name="sext_ln55_7"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body109_ifconv:442 %tmp_40 = cttz i32 @llvm.cttz.i32, i32 %sext_ln55_7, i1 1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:443 %sub_ln55_22 = sub i32 16, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="sub_ln55_22"/></StgValue>
</operation>

<operation id="432" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="32">
<![CDATA[
for.body109_ifconv:444 %trunc_ln55_21 = trunc i32 %sub_ln55_22

]]></Node>
<StgValue><ssdm name="trunc_ln55_21"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="4" op_0_bw="32">
<![CDATA[
for.body109_ifconv:448 %trunc_ln55_22 = trunc i32 %sub_ln55_22

]]></Node>
<StgValue><ssdm name="trunc_ln55_22"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:457 %add_ln55_36 = add i16 %trunc_ln55_21, i16 65512

]]></Node>
<StgValue><ssdm name="add_ln55_36"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:458 %bit_select30_i_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln55_21, i16 %add_ln55_36

]]></Node>
<StgValue><ssdm name="bit_select30_i_7"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="32">
<![CDATA[
for.body109_ifconv:477 %trunc_ln55_23 = trunc i32 %tmp_40

]]></Node>
<StgValue><ssdm name="trunc_ln55_23"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:496 %sum_load_9 = load i4 %sum_addr_8

]]></Node>
<StgValue><ssdm name="sum_load_9"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body109_ifconv:498 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_load_9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:499 %sub_ln55_24 = sub i16 0, i16 %sum_load_9

]]></Node>
<StgValue><ssdm name="sub_ln55_24"/></StgValue>
</operation>

<operation id="440" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:558 %sum_load_10 = load i4 %sum_addr_9

]]></Node>
<StgValue><ssdm name="sum_load_10"/></StgValue>
</operation>

<operation id="441" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body109_ifconv:560 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_load_10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="442" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:561 %sub_ln55_27 = sub i16 0, i16 %sum_load_10

]]></Node>
<StgValue><ssdm name="sub_ln55_27"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="443" st_id="22" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:57 %tmp_14 = fcmp_ogt  i32 %select_ln55_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:119 %tmp_34 = fcmp_ogt  i32 %select_ln55_16, i32 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="445" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="63">
<![CDATA[
for.body109_ifconv:164 %zext_ln55_42 = zext i63 %lshr_ln55_5

]]></Node>
<StgValue><ssdm name="zext_ln55_42"/></StgValue>
</operation>

<operation id="446" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body109_ifconv:166 %select_ln55_22 = select i1 %tmp_51, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln55_22"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:168 %sub_ln55_32 = sub i8 8, i8 %trunc_ln55_8

]]></Node>
<StgValue><ssdm name="sub_ln55_32"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:169 %add_ln55_14 = add i8 %sub_ln55_32, i8 %select_ln55_22

]]></Node>
<StgValue><ssdm name="add_ln55_14"/></StgValue>
</operation>

<operation id="449" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body109_ifconv:170 %tmp_39 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_36, i8 %add_ln55_14

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body109_ifconv:171 %pi_assign_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln55_42, i9 %tmp_39, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_2"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="64">
<![CDATA[
for.body109_ifconv:172 %LD_2 = trunc i64 %pi_assign_2

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:173 %bitcast_ln766_2 = bitcast i32 %LD_2

]]></Node>
<StgValue><ssdm name="bitcast_ln766_2"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:174 %select_ln55_25 = select i1 %icmp_ln55_8, i32 0, i32 %bitcast_ln766_2

]]></Node>
<StgValue><ssdm name="select_ln55_25"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="63">
<![CDATA[
for.body109_ifconv:226 %zext_ln55_43 = zext i63 %lshr_ln55_7

]]></Node>
<StgValue><ssdm name="zext_ln55_43"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body109_ifconv:228 %select_ln55_30 = select i1 %tmp_77, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln55_30"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:230 %sub_ln55_33 = sub i8 8, i8 %trunc_ln55_11

]]></Node>
<StgValue><ssdm name="sub_ln55_33"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:231 %add_ln55_19 = add i8 %sub_ln55_33, i8 %select_ln55_30

]]></Node>
<StgValue><ssdm name="add_ln55_19"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body109_ifconv:232 %tmp_52 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_73, i8 %add_ln55_19

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body109_ifconv:233 %pi_assign_3 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln55_43, i9 %tmp_52, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_3"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="64">
<![CDATA[
for.body109_ifconv:234 %LD_3 = trunc i64 %pi_assign_3

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:235 %bitcast_ln766_3 = bitcast i32 %LD_3

]]></Node>
<StgValue><ssdm name="bitcast_ln766_3"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:236 %select_ln55_31 = select i1 %icmp_ln55_12, i32 0, i32 %bitcast_ln766_3

]]></Node>
<StgValue><ssdm name="select_ln55_31"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:284 %select_ln55_32 = select i1 %icmp_ln55_19, i64 %lshr_ln55_8, i64 %shl_ln55_4

]]></Node>
<StgValue><ssdm name="select_ln55_32"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="2">
<![CDATA[
for.body109_ifconv:285 %zext_ln55_19 = zext i2 %or_ln55_4

]]></Node>
<StgValue><ssdm name="zext_ln55_19"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:286 %add_ln55_23 = add i64 %select_ln55_32, i64 %zext_ln55_19

]]></Node>
<StgValue><ssdm name="add_ln55_23"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:287 %lshr_ln55_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln55_23, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln55_9"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body109_ifconv:289 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln55_23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:346 %select_ln55_35 = select i1 %icmp_ln55_23, i64 %lshr_ln55_10, i64 %shl_ln55_5

]]></Node>
<StgValue><ssdm name="select_ln55_35"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="2">
<![CDATA[
for.body109_ifconv:347 %zext_ln55_23 = zext i2 %or_ln55_5

]]></Node>
<StgValue><ssdm name="zext_ln55_23"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:348 %add_ln55_28 = add i64 %select_ln55_35, i64 %zext_ln55_23

]]></Node>
<StgValue><ssdm name="add_ln55_28"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:349 %lshr_ln55_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln55_28, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln55_s"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body109_ifconv:351 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln55_28, i32 25

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:383 %add_ln55_30 = add i32 %sub_ln55_19, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln55_30"/></StgValue>
</operation>

<operation id="474" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:384 %tmp_87 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln55_30, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="475" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body109_ifconv:385 %icmp_ln55_25 = icmp_sgt  i31 %tmp_87, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_25"/></StgValue>
</operation>

<operation id="476" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body109_ifconv:387 %sub_ln55_46 = sub i4 9, i4 %trunc_ln55_19

]]></Node>
<StgValue><ssdm name="sub_ln55_46"/></StgValue>
</operation>

<operation id="477" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:388 %zext_ln55_56 = zext i4 %sub_ln55_46

]]></Node>
<StgValue><ssdm name="zext_ln55_56"/></StgValue>
</operation>

<operation id="478" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:389 %lshr_ln55_25 = lshr i16 65535, i16 %zext_ln55_56

]]></Node>
<StgValue><ssdm name="lshr_ln55_25"/></StgValue>
</operation>

<operation id="479" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:390 %and_ln55_26 = and i16 %select_ln55_18, i16 %lshr_ln55_25

]]></Node>
<StgValue><ssdm name="and_ln55_26"/></StgValue>
</operation>

<operation id="480" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:391 %icmp_ln55_26 = icmp_ne  i16 %and_ln55_26, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_26"/></StgValue>
</operation>

<operation id="481" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:392 %and_ln55_12 = and i1 %icmp_ln55_25, i1 %icmp_ln55_26

]]></Node>
<StgValue><ssdm name="and_ln55_12"/></StgValue>
</operation>

<operation id="482" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:393 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln55_30, i32 31

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:394 %xor_ln55_6 = xor i1 %tmp_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln55_6"/></StgValue>
</operation>

<operation id="484" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:397 %and_ln55_13 = and i1 %bit_select30_i_6, i1 %xor_ln55_6

]]></Node>
<StgValue><ssdm name="and_ln55_13"/></StgValue>
</operation>

<operation id="485" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:398 %or_ln55_15 = or i1 %and_ln55_13, i1 %and_ln55_12

]]></Node>
<StgValue><ssdm name="or_ln55_15"/></StgValue>
</operation>

<operation id="486" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body109_ifconv:399 %or_ln55_6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln55_15

]]></Node>
<StgValue><ssdm name="or_ln55_6"/></StgValue>
</operation>

<operation id="487" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="16">
<![CDATA[
for.body109_ifconv:400 %zext_ln55_24 = zext i16 %select_ln55_18

]]></Node>
<StgValue><ssdm name="zext_ln55_24"/></StgValue>
</operation>

<operation id="488" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:401 %icmp_ln55_27 = icmp_sgt  i32 %add_ln55_30, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_27"/></StgValue>
</operation>

<operation id="489" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:402 %add_ln55_32 = add i32 %sub_ln55_19, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln55_32"/></StgValue>
</operation>

<operation id="490" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:403 %zext_ln55_25 = zext i32 %add_ln55_32

]]></Node>
<StgValue><ssdm name="zext_ln55_25"/></StgValue>
</operation>

<operation id="491" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:404 %lshr_ln55_11 = lshr i64 %zext_ln55_24, i64 %zext_ln55_25

]]></Node>
<StgValue><ssdm name="lshr_ln55_11"/></StgValue>
</operation>

<operation id="492" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:405 %sub_ln55_20 = sub i32 25, i32 %sub_ln55_19

]]></Node>
<StgValue><ssdm name="sub_ln55_20"/></StgValue>
</operation>

<operation id="493" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:406 %zext_ln55_26 = zext i32 %sub_ln55_20

]]></Node>
<StgValue><ssdm name="zext_ln55_26"/></StgValue>
</operation>

<operation id="494" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:407 %shl_ln55_6 = shl i64 %zext_ln55_24, i64 %zext_ln55_26

]]></Node>
<StgValue><ssdm name="shl_ln55_6"/></StgValue>
</operation>

<operation id="495" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:445 %add_ln55_35 = add i32 %sub_ln55_22, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln55_35"/></StgValue>
</operation>

<operation id="496" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:446 %tmp_91 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln55_35, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="497" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body109_ifconv:447 %icmp_ln55_29 = icmp_sgt  i31 %tmp_91, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_29"/></StgValue>
</operation>

<operation id="498" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body109_ifconv:449 %sub_ln55_47 = sub i4 9, i4 %trunc_ln55_22

]]></Node>
<StgValue><ssdm name="sub_ln55_47"/></StgValue>
</operation>

<operation id="499" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:450 %zext_ln55_57 = zext i4 %sub_ln55_47

]]></Node>
<StgValue><ssdm name="zext_ln55_57"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:451 %lshr_ln55_26 = lshr i16 65535, i16 %zext_ln55_57

]]></Node>
<StgValue><ssdm name="lshr_ln55_26"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:452 %and_ln55_27 = and i16 %select_ln55_21, i16 %lshr_ln55_26

]]></Node>
<StgValue><ssdm name="and_ln55_27"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:453 %icmp_ln55_30 = icmp_ne  i16 %and_ln55_27, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_30"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:454 %and_ln55_14 = and i1 %icmp_ln55_29, i1 %icmp_ln55_30

]]></Node>
<StgValue><ssdm name="and_ln55_14"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:455 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln55_35, i32 31

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:456 %xor_ln55_7 = xor i1 %tmp_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln55_7"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:459 %and_ln55_15 = and i1 %bit_select30_i_7, i1 %xor_ln55_7

]]></Node>
<StgValue><ssdm name="and_ln55_15"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:460 %or_ln55_16 = or i1 %and_ln55_15, i1 %and_ln55_14

]]></Node>
<StgValue><ssdm name="or_ln55_16"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body109_ifconv:461 %or_ln55_7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln55_16

]]></Node>
<StgValue><ssdm name="or_ln55_7"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="16">
<![CDATA[
for.body109_ifconv:462 %zext_ln55_28 = zext i16 %select_ln55_21

]]></Node>
<StgValue><ssdm name="zext_ln55_28"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:463 %icmp_ln55_31 = icmp_sgt  i32 %add_ln55_35, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_31"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:464 %add_ln55_37 = add i32 %sub_ln55_22, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln55_37"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:465 %zext_ln55_29 = zext i32 %add_ln55_37

]]></Node>
<StgValue><ssdm name="zext_ln55_29"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:466 %lshr_ln55_13 = lshr i64 %zext_ln55_28, i64 %zext_ln55_29

]]></Node>
<StgValue><ssdm name="lshr_ln55_13"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:467 %sub_ln55_23 = sub i32 25, i32 %sub_ln55_22

]]></Node>
<StgValue><ssdm name="sub_ln55_23"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:468 %zext_ln55_30 = zext i32 %sub_ln55_23

]]></Node>
<StgValue><ssdm name="zext_ln55_30"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:469 %shl_ln55_7 = shl i64 %zext_ln55_28, i64 %zext_ln55_30

]]></Node>
<StgValue><ssdm name="shl_ln55_7"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:497 %icmp_ln55_32 = icmp_eq  i16 %sum_load_9, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_32"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:500 %select_ln55_24 = select i1 %tmp_94, i16 %sub_ln55_24, i16 %sum_load_9

]]></Node>
<StgValue><ssdm name="select_ln55_24"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:501 %tmp_42 = partselect i16 @llvm.part.select.i16, i16 %select_ln55_24, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
for.body109_ifconv:502 %tmp_43 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="17">
<![CDATA[
for.body109_ifconv:503 %sext_ln55_8 = sext i17 %tmp_43

]]></Node>
<StgValue><ssdm name="sext_ln55_8"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body109_ifconv:504 %tmp_45 = cttz i32 @llvm.cttz.i32, i32 %sext_ln55_8, i1 1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:505 %sub_ln55_25 = sub i32 16, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="sub_ln55_25"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="32">
<![CDATA[
for.body109_ifconv:506 %trunc_ln55_24 = trunc i32 %sub_ln55_25

]]></Node>
<StgValue><ssdm name="trunc_ln55_24"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="4" op_0_bw="32">
<![CDATA[
for.body109_ifconv:510 %trunc_ln55_25 = trunc i32 %sub_ln55_25

]]></Node>
<StgValue><ssdm name="trunc_ln55_25"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:519 %add_ln55_41 = add i16 %trunc_ln55_24, i16 65512

]]></Node>
<StgValue><ssdm name="add_ln55_41"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:520 %bit_select30_i_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln55_24, i16 %add_ln55_41

]]></Node>
<StgValue><ssdm name="bit_select30_i_8"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="32">
<![CDATA[
for.body109_ifconv:539 %trunc_ln55_26 = trunc i32 %tmp_45

]]></Node>
<StgValue><ssdm name="trunc_ln55_26"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:559 %icmp_ln55_36 = icmp_eq  i16 %sum_load_10, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_36"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:562 %select_ln55_27 = select i1 %tmp_98, i16 %sub_ln55_27, i16 %sum_load_10

]]></Node>
<StgValue><ssdm name="select_ln55_27"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:563 %tmp_47 = partselect i16 @llvm.part.select.i16, i16 %select_ln55_27, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
for.body109_ifconv:564 %tmp_48 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="17">
<![CDATA[
for.body109_ifconv:565 %sext_ln55_9 = sext i17 %tmp_48

]]></Node>
<StgValue><ssdm name="sext_ln55_9"/></StgValue>
</operation>

<operation id="534" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body109_ifconv:566 %tmp_50 = cttz i32 @llvm.cttz.i32, i32 %sext_ln55_9, i1 1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="535" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:567 %sub_ln55_28 = sub i32 16, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="sub_ln55_28"/></StgValue>
</operation>

<operation id="536" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="32">
<![CDATA[
for.body109_ifconv:568 %trunc_ln55_27 = trunc i32 %sub_ln55_28

]]></Node>
<StgValue><ssdm name="trunc_ln55_27"/></StgValue>
</operation>

<operation id="537" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="4" op_0_bw="32">
<![CDATA[
for.body109_ifconv:572 %trunc_ln55_28 = trunc i32 %sub_ln55_28

]]></Node>
<StgValue><ssdm name="trunc_ln55_28"/></StgValue>
</operation>

<operation id="538" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:581 %add_ln55_46 = add i16 %trunc_ln55_27, i16 65512

]]></Node>
<StgValue><ssdm name="add_ln55_46"/></StgValue>
</operation>

<operation id="539" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body109_ifconv:582 %bit_select30_i_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln55_27, i16 %add_ln55_46

]]></Node>
<StgValue><ssdm name="bit_select30_i_9"/></StgValue>
</operation>

<operation id="540" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="32">
<![CDATA[
for.body109_ifconv:601 %trunc_ln55_29 = trunc i32 %tmp_50

]]></Node>
<StgValue><ssdm name="trunc_ln55_29"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="541" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:51 %bitcast_ln255 = bitcast i32 %select_ln55_7

]]></Node>
<StgValue><ssdm name="bitcast_ln255"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:52 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln255, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="23" op_0_bw="32">
<![CDATA[
for.body109_ifconv:53 %trunc_ln255 = trunc i32 %bitcast_ln255

]]></Node>
<StgValue><ssdm name="trunc_ln255"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:54 %icmp_ln255 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body109_ifconv:55 %icmp_ln255_1 = icmp_eq  i23 %trunc_ln255, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln255_1"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:56 %or_ln255 = or i1 %icmp_ln255_1, i1 %icmp_ln255

]]></Node>
<StgValue><ssdm name="or_ln255"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:57 %tmp_14 = fcmp_ogt  i32 %select_ln55_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:58 %and_ln255 = and i1 %or_ln255, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln255"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:59 %select_ln55_2 = select i1 %and_ln255, i32 %bitcast_ln255, i32 0

]]></Node>
<StgValue><ssdm name="select_ln55_2"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:113 %bitcast_ln255_1 = bitcast i32 %select_ln55_16

]]></Node>
<StgValue><ssdm name="bitcast_ln255_1"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:114 %tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln255_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="23" op_0_bw="32">
<![CDATA[
for.body109_ifconv:115 %trunc_ln255_1 = trunc i32 %bitcast_ln255_1

]]></Node>
<StgValue><ssdm name="trunc_ln255_1"/></StgValue>
</operation>

<operation id="553" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:116 %icmp_ln255_2 = icmp_ne  i8 %tmp_29, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln255_2"/></StgValue>
</operation>

<operation id="554" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body109_ifconv:117 %icmp_ln255_3 = icmp_eq  i23 %trunc_ln255_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln255_3"/></StgValue>
</operation>

<operation id="555" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:118 %or_ln255_1 = or i1 %icmp_ln255_3, i1 %icmp_ln255_2

]]></Node>
<StgValue><ssdm name="or_ln255_1"/></StgValue>
</operation>

<operation id="556" st_id="23" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:119 %tmp_34 = fcmp_ogt  i32 %select_ln55_16, i32 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:120 %and_ln255_1 = and i1 %or_ln255_1, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln255_1"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:121 %select_ln55_5 = select i1 %and_ln255_1, i32 %bitcast_ln255_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln55_5"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:181 %tmp_49 = fcmp_ogt  i32 %select_ln55_25, i32 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:243 %tmp_55 = fcmp_ogt  i32 %select_ln55_31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="63">
<![CDATA[
for.body109_ifconv:288 %zext_ln55_44 = zext i63 %lshr_ln55_9

]]></Node>
<StgValue><ssdm name="zext_ln55_44"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body109_ifconv:290 %select_ln55_33 = select i1 %tmp_81, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln55_33"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:292 %sub_ln55_34 = sub i8 8, i8 %trunc_ln55_14

]]></Node>
<StgValue><ssdm name="sub_ln55_34"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:293 %add_ln55_24 = add i8 %sub_ln55_34, i8 %select_ln55_33

]]></Node>
<StgValue><ssdm name="add_ln55_24"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body109_ifconv:294 %tmp_54 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_78, i8 %add_ln55_24

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body109_ifconv:295 %pi_assign_4 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln55_44, i9 %tmp_54, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_4"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="64">
<![CDATA[
for.body109_ifconv:296 %LD_4 = trunc i64 %pi_assign_4

]]></Node>
<StgValue><ssdm name="LD_4"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:297 %bitcast_ln766_4 = bitcast i32 %LD_4

]]></Node>
<StgValue><ssdm name="bitcast_ln766_4"/></StgValue>
</operation>

<operation id="569" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:298 %select_ln55_34 = select i1 %icmp_ln55_16, i32 0, i32 %bitcast_ln766_4

]]></Node>
<StgValue><ssdm name="select_ln55_34"/></StgValue>
</operation>

<operation id="570" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="63">
<![CDATA[
for.body109_ifconv:350 %zext_ln55_45 = zext i63 %lshr_ln55_s

]]></Node>
<StgValue><ssdm name="zext_ln55_45"/></StgValue>
</operation>

<operation id="571" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body109_ifconv:352 %select_ln55_36 = select i1 %tmp_85, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln55_36"/></StgValue>
</operation>

<operation id="572" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:354 %sub_ln55_35 = sub i8 8, i8 %trunc_ln55_17

]]></Node>
<StgValue><ssdm name="sub_ln55_35"/></StgValue>
</operation>

<operation id="573" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:355 %add_ln55_29 = add i8 %sub_ln55_35, i8 %select_ln55_36

]]></Node>
<StgValue><ssdm name="add_ln55_29"/></StgValue>
</operation>

<operation id="574" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body109_ifconv:356 %tmp_56 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_82, i8 %add_ln55_29

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="575" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body109_ifconv:357 %pi_assign_5 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln55_45, i9 %tmp_56, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_5"/></StgValue>
</operation>

<operation id="576" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="64">
<![CDATA[
for.body109_ifconv:358 %LD_5 = trunc i64 %pi_assign_5

]]></Node>
<StgValue><ssdm name="LD_5"/></StgValue>
</operation>

<operation id="577" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:359 %bitcast_ln766_5 = bitcast i32 %LD_5

]]></Node>
<StgValue><ssdm name="bitcast_ln766_5"/></StgValue>
</operation>

<operation id="578" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:360 %select_ln55_37 = select i1 %icmp_ln55_20, i32 0, i32 %bitcast_ln766_5

]]></Node>
<StgValue><ssdm name="select_ln55_37"/></StgValue>
</operation>

<operation id="579" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:408 %select_ln55_38 = select i1 %icmp_ln55_27, i64 %lshr_ln55_11, i64 %shl_ln55_6

]]></Node>
<StgValue><ssdm name="select_ln55_38"/></StgValue>
</operation>

<operation id="580" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="2">
<![CDATA[
for.body109_ifconv:409 %zext_ln55_27 = zext i2 %or_ln55_6

]]></Node>
<StgValue><ssdm name="zext_ln55_27"/></StgValue>
</operation>

<operation id="581" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:410 %add_ln55_33 = add i64 %select_ln55_38, i64 %zext_ln55_27

]]></Node>
<StgValue><ssdm name="add_ln55_33"/></StgValue>
</operation>

<operation id="582" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:411 %lshr_ln55_12 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln55_33, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln55_12"/></StgValue>
</operation>

<operation id="583" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body109_ifconv:413 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln55_33, i32 25

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="584" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:470 %select_ln55_41 = select i1 %icmp_ln55_31, i64 %lshr_ln55_13, i64 %shl_ln55_7

]]></Node>
<StgValue><ssdm name="select_ln55_41"/></StgValue>
</operation>

<operation id="585" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="2">
<![CDATA[
for.body109_ifconv:471 %zext_ln55_31 = zext i2 %or_ln55_7

]]></Node>
<StgValue><ssdm name="zext_ln55_31"/></StgValue>
</operation>

<operation id="586" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:472 %add_ln55_38 = add i64 %select_ln55_41, i64 %zext_ln55_31

]]></Node>
<StgValue><ssdm name="add_ln55_38"/></StgValue>
</operation>

<operation id="587" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:473 %lshr_ln55_14 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln55_38, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln55_14"/></StgValue>
</operation>

<operation id="588" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body109_ifconv:475 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln55_38, i32 25

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="589" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:507 %add_ln55_40 = add i32 %sub_ln55_25, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln55_40"/></StgValue>
</operation>

<operation id="590" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:508 %tmp_95 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln55_40, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="591" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body109_ifconv:509 %icmp_ln55_33 = icmp_sgt  i31 %tmp_95, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_33"/></StgValue>
</operation>

<operation id="592" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body109_ifconv:511 %sub_ln55_48 = sub i4 9, i4 %trunc_ln55_25

]]></Node>
<StgValue><ssdm name="sub_ln55_48"/></StgValue>
</operation>

<operation id="593" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:512 %zext_ln55_58 = zext i4 %sub_ln55_48

]]></Node>
<StgValue><ssdm name="zext_ln55_58"/></StgValue>
</operation>

<operation id="594" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:513 %lshr_ln55_27 = lshr i16 65535, i16 %zext_ln55_58

]]></Node>
<StgValue><ssdm name="lshr_ln55_27"/></StgValue>
</operation>

<operation id="595" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:514 %and_ln55_28 = and i16 %select_ln55_24, i16 %lshr_ln55_27

]]></Node>
<StgValue><ssdm name="and_ln55_28"/></StgValue>
</operation>

<operation id="596" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:515 %icmp_ln55_34 = icmp_ne  i16 %and_ln55_28, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_34"/></StgValue>
</operation>

<operation id="597" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:516 %and_ln55_16 = and i1 %icmp_ln55_33, i1 %icmp_ln55_34

]]></Node>
<StgValue><ssdm name="and_ln55_16"/></StgValue>
</operation>

<operation id="598" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:517 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln55_40, i32 31

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="599" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:518 %xor_ln55_8 = xor i1 %tmp_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln55_8"/></StgValue>
</operation>

<operation id="600" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:521 %and_ln55_17 = and i1 %bit_select30_i_8, i1 %xor_ln55_8

]]></Node>
<StgValue><ssdm name="and_ln55_17"/></StgValue>
</operation>

<operation id="601" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:522 %or_ln55_17 = or i1 %and_ln55_17, i1 %and_ln55_16

]]></Node>
<StgValue><ssdm name="or_ln55_17"/></StgValue>
</operation>

<operation id="602" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body109_ifconv:523 %or_ln55_8 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln55_17

]]></Node>
<StgValue><ssdm name="or_ln55_8"/></StgValue>
</operation>

<operation id="603" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="16">
<![CDATA[
for.body109_ifconv:524 %zext_ln55_32 = zext i16 %select_ln55_24

]]></Node>
<StgValue><ssdm name="zext_ln55_32"/></StgValue>
</operation>

<operation id="604" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:525 %icmp_ln55_35 = icmp_sgt  i32 %add_ln55_40, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_35"/></StgValue>
</operation>

<operation id="605" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:526 %add_ln55_42 = add i32 %sub_ln55_25, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln55_42"/></StgValue>
</operation>

<operation id="606" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:527 %zext_ln55_33 = zext i32 %add_ln55_42

]]></Node>
<StgValue><ssdm name="zext_ln55_33"/></StgValue>
</operation>

<operation id="607" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:528 %lshr_ln55_15 = lshr i64 %zext_ln55_32, i64 %zext_ln55_33

]]></Node>
<StgValue><ssdm name="lshr_ln55_15"/></StgValue>
</operation>

<operation id="608" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:529 %sub_ln55_26 = sub i32 25, i32 %sub_ln55_25

]]></Node>
<StgValue><ssdm name="sub_ln55_26"/></StgValue>
</operation>

<operation id="609" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:530 %zext_ln55_34 = zext i32 %sub_ln55_26

]]></Node>
<StgValue><ssdm name="zext_ln55_34"/></StgValue>
</operation>

<operation id="610" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:531 %shl_ln55_8 = shl i64 %zext_ln55_32, i64 %zext_ln55_34

]]></Node>
<StgValue><ssdm name="shl_ln55_8"/></StgValue>
</operation>

<operation id="611" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:569 %add_ln55_45 = add i32 %sub_ln55_28, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln55_45"/></StgValue>
</operation>

<operation id="612" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:570 %tmp_99 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln55_45, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="613" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body109_ifconv:571 %icmp_ln55_37 = icmp_sgt  i31 %tmp_99, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_37"/></StgValue>
</operation>

<operation id="614" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body109_ifconv:573 %sub_ln55_49 = sub i4 9, i4 %trunc_ln55_28

]]></Node>
<StgValue><ssdm name="sub_ln55_49"/></StgValue>
</operation>

<operation id="615" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="4">
<![CDATA[
for.body109_ifconv:574 %zext_ln55_59 = zext i4 %sub_ln55_49

]]></Node>
<StgValue><ssdm name="zext_ln55_59"/></StgValue>
</operation>

<operation id="616" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:575 %lshr_ln55_28 = lshr i16 65535, i16 %zext_ln55_59

]]></Node>
<StgValue><ssdm name="lshr_ln55_28"/></StgValue>
</operation>

<operation id="617" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:576 %and_ln55_29 = and i16 %select_ln55_27, i16 %lshr_ln55_28

]]></Node>
<StgValue><ssdm name="and_ln55_29"/></StgValue>
</operation>

<operation id="618" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body109_ifconv:577 %icmp_ln55_38 = icmp_ne  i16 %and_ln55_29, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_38"/></StgValue>
</operation>

<operation id="619" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:578 %and_ln55_18 = and i1 %icmp_ln55_37, i1 %icmp_ln55_38

]]></Node>
<StgValue><ssdm name="and_ln55_18"/></StgValue>
</operation>

<operation id="620" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:579 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln55_45, i32 31

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="621" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:580 %xor_ln55_9 = xor i1 %tmp_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln55_9"/></StgValue>
</operation>

<operation id="622" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:583 %and_ln55_19 = and i1 %bit_select30_i_9, i1 %xor_ln55_9

]]></Node>
<StgValue><ssdm name="and_ln55_19"/></StgValue>
</operation>

<operation id="623" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:584 %or_ln55_18 = or i1 %and_ln55_19, i1 %and_ln55_18

]]></Node>
<StgValue><ssdm name="or_ln55_18"/></StgValue>
</operation>

<operation id="624" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body109_ifconv:585 %or_ln55_9 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln55_18

]]></Node>
<StgValue><ssdm name="or_ln55_9"/></StgValue>
</operation>

<operation id="625" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="16">
<![CDATA[
for.body109_ifconv:586 %zext_ln55_36 = zext i16 %select_ln55_27

]]></Node>
<StgValue><ssdm name="zext_ln55_36"/></StgValue>
</operation>

<operation id="626" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:587 %icmp_ln55_39 = icmp_sgt  i32 %add_ln55_45, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_39"/></StgValue>
</operation>

<operation id="627" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:588 %add_ln55_47 = add i32 %sub_ln55_28, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln55_47"/></StgValue>
</operation>

<operation id="628" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:589 %zext_ln55_37 = zext i32 %add_ln55_47

]]></Node>
<StgValue><ssdm name="zext_ln55_37"/></StgValue>
</operation>

<operation id="629" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:590 %lshr_ln55_17 = lshr i64 %zext_ln55_36, i64 %zext_ln55_37

]]></Node>
<StgValue><ssdm name="lshr_ln55_17"/></StgValue>
</operation>

<operation id="630" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:591 %sub_ln55_29 = sub i32 25, i32 %sub_ln55_28

]]></Node>
<StgValue><ssdm name="sub_ln55_29"/></StgValue>
</operation>

<operation id="631" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="32">
<![CDATA[
for.body109_ifconv:592 %zext_ln55_38 = zext i32 %sub_ln55_29

]]></Node>
<StgValue><ssdm name="zext_ln55_38"/></StgValue>
</operation>

<operation id="632" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:593 %shl_ln55_9 = shl i64 %zext_ln55_36, i64 %zext_ln55_38

]]></Node>
<StgValue><ssdm name="shl_ln55_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="633" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:60 %output_r_addr = getelementptr i32 %output_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="634" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.body109_ifconv:61 %store_ln55 = store i32 %select_ln55_2, i4 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="635" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:122 %output_r_addr_1 = getelementptr i32 %output_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_r_addr_1"/></StgValue>
</operation>

<operation id="636" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.body109_ifconv:123 %store_ln55 = store i32 %select_ln55_5, i4 %output_r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="637" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:175 %bitcast_ln255_2 = bitcast i32 %select_ln55_25

]]></Node>
<StgValue><ssdm name="bitcast_ln255_2"/></StgValue>
</operation>

<operation id="638" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:176 %tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln255_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="639" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="23" op_0_bw="32">
<![CDATA[
for.body109_ifconv:177 %trunc_ln255_2 = trunc i32 %bitcast_ln255_2

]]></Node>
<StgValue><ssdm name="trunc_ln255_2"/></StgValue>
</operation>

<operation id="640" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:178 %icmp_ln255_4 = icmp_ne  i8 %tmp_44, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln255_4"/></StgValue>
</operation>

<operation id="641" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body109_ifconv:179 %icmp_ln255_5 = icmp_eq  i23 %trunc_ln255_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln255_5"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:180 %or_ln255_2 = or i1 %icmp_ln255_5, i1 %icmp_ln255_4

]]></Node>
<StgValue><ssdm name="or_ln255_2"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:181 %tmp_49 = fcmp_ogt  i32 %select_ln55_25, i32 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:182 %and_ln255_2 = and i1 %or_ln255_2, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="and_ln255_2"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:183 %select_ln55_8 = select i1 %and_ln255_2, i32 %bitcast_ln255_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln55_8"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:237 %bitcast_ln255_3 = bitcast i32 %select_ln55_31

]]></Node>
<StgValue><ssdm name="bitcast_ln255_3"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:238 %tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln255_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="23" op_0_bw="32">
<![CDATA[
for.body109_ifconv:239 %trunc_ln255_3 = trunc i32 %bitcast_ln255_3

]]></Node>
<StgValue><ssdm name="trunc_ln255_3"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:240 %icmp_ln255_6 = icmp_ne  i8 %tmp_53, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln255_6"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body109_ifconv:241 %icmp_ln255_7 = icmp_eq  i23 %trunc_ln255_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln255_7"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:242 %or_ln255_3 = or i1 %icmp_ln255_7, i1 %icmp_ln255_6

]]></Node>
<StgValue><ssdm name="or_ln255_3"/></StgValue>
</operation>

<operation id="652" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:243 %tmp_55 = fcmp_ogt  i32 %select_ln55_31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:244 %and_ln255_3 = and i1 %or_ln255_3, i1 %tmp_55

]]></Node>
<StgValue><ssdm name="and_ln255_3"/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:245 %select_ln55_11 = select i1 %and_ln255_3, i32 %bitcast_ln255_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln55_11"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:305 %tmp_59 = fcmp_ogt  i32 %select_ln55_34, i32 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:367 %tmp_63 = fcmp_ogt  i32 %select_ln55_37, i32 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="63">
<![CDATA[
for.body109_ifconv:412 %zext_ln55_46 = zext i63 %lshr_ln55_12

]]></Node>
<StgValue><ssdm name="zext_ln55_46"/></StgValue>
</operation>

<operation id="658" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body109_ifconv:414 %select_ln55_39 = select i1 %tmp_89, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln55_39"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:416 %sub_ln55_36 = sub i8 8, i8 %trunc_ln55_20

]]></Node>
<StgValue><ssdm name="sub_ln55_36"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:417 %add_ln55_34 = add i8 %sub_ln55_36, i8 %select_ln55_39

]]></Node>
<StgValue><ssdm name="add_ln55_34"/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body109_ifconv:418 %tmp_58 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_86, i8 %add_ln55_34

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body109_ifconv:419 %pi_assign_6 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln55_46, i9 %tmp_58, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_6"/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="64">
<![CDATA[
for.body109_ifconv:420 %LD_6 = trunc i64 %pi_assign_6

]]></Node>
<StgValue><ssdm name="LD_6"/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:421 %bitcast_ln766_6 = bitcast i32 %LD_6

]]></Node>
<StgValue><ssdm name="bitcast_ln766_6"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:422 %select_ln55_40 = select i1 %icmp_ln55_24, i32 0, i32 %bitcast_ln766_6

]]></Node>
<StgValue><ssdm name="select_ln55_40"/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="63">
<![CDATA[
for.body109_ifconv:474 %zext_ln55_47 = zext i63 %lshr_ln55_14

]]></Node>
<StgValue><ssdm name="zext_ln55_47"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body109_ifconv:476 %select_ln55_42 = select i1 %tmp_93, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln55_42"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:478 %sub_ln55_37 = sub i8 8, i8 %trunc_ln55_23

]]></Node>
<StgValue><ssdm name="sub_ln55_37"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:479 %add_ln55_39 = add i8 %sub_ln55_37, i8 %select_ln55_42

]]></Node>
<StgValue><ssdm name="add_ln55_39"/></StgValue>
</operation>

<operation id="670" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body109_ifconv:480 %tmp_60 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_90, i8 %add_ln55_39

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="671" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body109_ifconv:481 %pi_assign_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln55_47, i9 %tmp_60, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_7"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="64">
<![CDATA[
for.body109_ifconv:482 %LD_7 = trunc i64 %pi_assign_7

]]></Node>
<StgValue><ssdm name="LD_7"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:483 %bitcast_ln766_7 = bitcast i32 %LD_7

]]></Node>
<StgValue><ssdm name="bitcast_ln766_7"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:484 %select_ln55_43 = select i1 %icmp_ln55_28, i32 0, i32 %bitcast_ln766_7

]]></Node>
<StgValue><ssdm name="select_ln55_43"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:532 %select_ln55_44 = select i1 %icmp_ln55_35, i64 %lshr_ln55_15, i64 %shl_ln55_8

]]></Node>
<StgValue><ssdm name="select_ln55_44"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="2">
<![CDATA[
for.body109_ifconv:533 %zext_ln55_35 = zext i2 %or_ln55_8

]]></Node>
<StgValue><ssdm name="zext_ln55_35"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:534 %add_ln55_43 = add i64 %select_ln55_44, i64 %zext_ln55_35

]]></Node>
<StgValue><ssdm name="add_ln55_43"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:535 %lshr_ln55_16 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln55_43, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln55_16"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body109_ifconv:537 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln55_43, i32 25

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:594 %select_ln55_47 = select i1 %icmp_ln55_39, i64 %lshr_ln55_17, i64 %shl_ln55_9

]]></Node>
<StgValue><ssdm name="select_ln55_47"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="2">
<![CDATA[
for.body109_ifconv:595 %zext_ln55_39 = zext i2 %or_ln55_9

]]></Node>
<StgValue><ssdm name="zext_ln55_39"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body109_ifconv:596 %add_ln55_48 = add i64 %select_ln55_47, i64 %zext_ln55_39

]]></Node>
<StgValue><ssdm name="add_ln55_48"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:597 %lshr_ln55_18 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln55_48, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln55_18"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body109_ifconv:599 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln55_48, i32 25

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="685" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:184 %output_r_addr_2 = getelementptr i32 %output_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_r_addr_2"/></StgValue>
</operation>

<operation id="686" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.body109_ifconv:185 %store_ln55 = store i32 %select_ln55_8, i4 %output_r_addr_2

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="687" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:246 %output_r_addr_3 = getelementptr i32 %output_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_r_addr_3"/></StgValue>
</operation>

<operation id="688" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.body109_ifconv:247 %store_ln55 = store i32 %select_ln55_11, i4 %output_r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="689" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:299 %bitcast_ln255_4 = bitcast i32 %select_ln55_34

]]></Node>
<StgValue><ssdm name="bitcast_ln255_4"/></StgValue>
</operation>

<operation id="690" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:300 %tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln255_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="691" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="23" op_0_bw="32">
<![CDATA[
for.body109_ifconv:301 %trunc_ln255_4 = trunc i32 %bitcast_ln255_4

]]></Node>
<StgValue><ssdm name="trunc_ln255_4"/></StgValue>
</operation>

<operation id="692" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:302 %icmp_ln255_8 = icmp_ne  i8 %tmp_57, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln255_8"/></StgValue>
</operation>

<operation id="693" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body109_ifconv:303 %icmp_ln255_9 = icmp_eq  i23 %trunc_ln255_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln255_9"/></StgValue>
</operation>

<operation id="694" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:304 %or_ln255_4 = or i1 %icmp_ln255_9, i1 %icmp_ln255_8

]]></Node>
<StgValue><ssdm name="or_ln255_4"/></StgValue>
</operation>

<operation id="695" st_id="25" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:305 %tmp_59 = fcmp_ogt  i32 %select_ln55_34, i32 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="696" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:306 %and_ln255_4 = and i1 %or_ln255_4, i1 %tmp_59

]]></Node>
<StgValue><ssdm name="and_ln255_4"/></StgValue>
</operation>

<operation id="697" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:307 %select_ln55_14 = select i1 %and_ln255_4, i32 %bitcast_ln255_4, i32 0

]]></Node>
<StgValue><ssdm name="select_ln55_14"/></StgValue>
</operation>

<operation id="698" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:361 %bitcast_ln255_5 = bitcast i32 %select_ln55_37

]]></Node>
<StgValue><ssdm name="bitcast_ln255_5"/></StgValue>
</operation>

<operation id="699" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:362 %tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln255_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="700" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="23" op_0_bw="32">
<![CDATA[
for.body109_ifconv:363 %trunc_ln255_5 = trunc i32 %bitcast_ln255_5

]]></Node>
<StgValue><ssdm name="trunc_ln255_5"/></StgValue>
</operation>

<operation id="701" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:364 %icmp_ln255_10 = icmp_ne  i8 %tmp_61, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln255_10"/></StgValue>
</operation>

<operation id="702" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body109_ifconv:365 %icmp_ln255_11 = icmp_eq  i23 %trunc_ln255_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln255_11"/></StgValue>
</operation>

<operation id="703" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:366 %or_ln255_5 = or i1 %icmp_ln255_11, i1 %icmp_ln255_10

]]></Node>
<StgValue><ssdm name="or_ln255_5"/></StgValue>
</operation>

<operation id="704" st_id="25" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:367 %tmp_63 = fcmp_ogt  i32 %select_ln55_37, i32 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="705" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:368 %and_ln255_5 = and i1 %or_ln255_5, i1 %tmp_63

]]></Node>
<StgValue><ssdm name="and_ln255_5"/></StgValue>
</operation>

<operation id="706" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:369 %select_ln55_17 = select i1 %and_ln255_5, i32 %bitcast_ln255_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln55_17"/></StgValue>
</operation>

<operation id="707" st_id="25" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:429 %tmp_66 = fcmp_ogt  i32 %select_ln55_40, i32 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="708" st_id="25" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:491 %tmp_68 = fcmp_ogt  i32 %select_ln55_43, i32 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="709" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="63">
<![CDATA[
for.body109_ifconv:536 %zext_ln55_48 = zext i63 %lshr_ln55_16

]]></Node>
<StgValue><ssdm name="zext_ln55_48"/></StgValue>
</operation>

<operation id="710" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body109_ifconv:538 %select_ln55_45 = select i1 %tmp_97, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln55_45"/></StgValue>
</operation>

<operation id="711" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:540 %sub_ln55_38 = sub i8 8, i8 %trunc_ln55_26

]]></Node>
<StgValue><ssdm name="sub_ln55_38"/></StgValue>
</operation>

<operation id="712" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:541 %add_ln55_44 = add i8 %sub_ln55_38, i8 %select_ln55_45

]]></Node>
<StgValue><ssdm name="add_ln55_44"/></StgValue>
</operation>

<operation id="713" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body109_ifconv:542 %tmp_62 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_94, i8 %add_ln55_44

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="714" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body109_ifconv:543 %pi_assign_8 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln55_48, i9 %tmp_62, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_8"/></StgValue>
</operation>

<operation id="715" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="64">
<![CDATA[
for.body109_ifconv:544 %LD_8 = trunc i64 %pi_assign_8

]]></Node>
<StgValue><ssdm name="LD_8"/></StgValue>
</operation>

<operation id="716" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:545 %bitcast_ln766_8 = bitcast i32 %LD_8

]]></Node>
<StgValue><ssdm name="bitcast_ln766_8"/></StgValue>
</operation>

<operation id="717" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:546 %select_ln55_46 = select i1 %icmp_ln55_32, i32 0, i32 %bitcast_ln766_8

]]></Node>
<StgValue><ssdm name="select_ln55_46"/></StgValue>
</operation>

<operation id="718" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="63">
<![CDATA[
for.body109_ifconv:598 %zext_ln55_49 = zext i63 %lshr_ln55_18

]]></Node>
<StgValue><ssdm name="zext_ln55_49"/></StgValue>
</operation>

<operation id="719" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body109_ifconv:600 %select_ln55_48 = select i1 %tmp_101, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln55_48"/></StgValue>
</operation>

<operation id="720" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:602 %sub_ln55_39 = sub i8 8, i8 %trunc_ln55_29

]]></Node>
<StgValue><ssdm name="sub_ln55_39"/></StgValue>
</operation>

<operation id="721" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:603 %add_ln55_49 = add i8 %sub_ln55_39, i8 %select_ln55_48

]]></Node>
<StgValue><ssdm name="add_ln55_49"/></StgValue>
</operation>

<operation id="722" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body109_ifconv:604 %tmp_64 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_98, i8 %add_ln55_49

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="723" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body109_ifconv:605 %pi_assign_9 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln55_49, i9 %tmp_64, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_9"/></StgValue>
</operation>

<operation id="724" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="64">
<![CDATA[
for.body109_ifconv:606 %LD_9 = trunc i64 %pi_assign_9

]]></Node>
<StgValue><ssdm name="LD_9"/></StgValue>
</operation>

<operation id="725" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:607 %bitcast_ln766_9 = bitcast i32 %LD_9

]]></Node>
<StgValue><ssdm name="bitcast_ln766_9"/></StgValue>
</operation>

<operation id="726" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:608 %select_ln55_49 = select i1 %icmp_ln55_36, i32 0, i32 %bitcast_ln766_9

]]></Node>
<StgValue><ssdm name="select_ln55_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="727" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:308 %output_r_addr_4 = getelementptr i32 %output_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_r_addr_4"/></StgValue>
</operation>

<operation id="728" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.body109_ifconv:309 %store_ln55 = store i32 %select_ln55_14, i4 %output_r_addr_4

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="729" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:370 %output_r_addr_5 = getelementptr i32 %output_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_r_addr_5"/></StgValue>
</operation>

<operation id="730" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.body109_ifconv:371 %store_ln55 = store i32 %select_ln55_17, i4 %output_r_addr_5

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="731" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:423 %bitcast_ln255_6 = bitcast i32 %select_ln55_40

]]></Node>
<StgValue><ssdm name="bitcast_ln255_6"/></StgValue>
</operation>

<operation id="732" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:424 %tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln255_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="733" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="23" op_0_bw="32">
<![CDATA[
for.body109_ifconv:425 %trunc_ln255_6 = trunc i32 %bitcast_ln255_6

]]></Node>
<StgValue><ssdm name="trunc_ln255_6"/></StgValue>
</operation>

<operation id="734" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:426 %icmp_ln255_12 = icmp_ne  i8 %tmp_65, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln255_12"/></StgValue>
</operation>

<operation id="735" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body109_ifconv:427 %icmp_ln255_13 = icmp_eq  i23 %trunc_ln255_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln255_13"/></StgValue>
</operation>

<operation id="736" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:428 %or_ln255_6 = or i1 %icmp_ln255_13, i1 %icmp_ln255_12

]]></Node>
<StgValue><ssdm name="or_ln255_6"/></StgValue>
</operation>

<operation id="737" st_id="26" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:429 %tmp_66 = fcmp_ogt  i32 %select_ln55_40, i32 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="738" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:430 %and_ln255_6 = and i1 %or_ln255_6, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln255_6"/></StgValue>
</operation>

<operation id="739" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:431 %select_ln55_20 = select i1 %and_ln255_6, i32 %bitcast_ln255_6, i32 0

]]></Node>
<StgValue><ssdm name="select_ln55_20"/></StgValue>
</operation>

<operation id="740" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:485 %bitcast_ln255_7 = bitcast i32 %select_ln55_43

]]></Node>
<StgValue><ssdm name="bitcast_ln255_7"/></StgValue>
</operation>

<operation id="741" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:486 %tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln255_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="742" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="23" op_0_bw="32">
<![CDATA[
for.body109_ifconv:487 %trunc_ln255_7 = trunc i32 %bitcast_ln255_7

]]></Node>
<StgValue><ssdm name="trunc_ln255_7"/></StgValue>
</operation>

<operation id="743" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:488 %icmp_ln255_14 = icmp_ne  i8 %tmp_67, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln255_14"/></StgValue>
</operation>

<operation id="744" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body109_ifconv:489 %icmp_ln255_15 = icmp_eq  i23 %trunc_ln255_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln255_15"/></StgValue>
</operation>

<operation id="745" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:490 %or_ln255_7 = or i1 %icmp_ln255_15, i1 %icmp_ln255_14

]]></Node>
<StgValue><ssdm name="or_ln255_7"/></StgValue>
</operation>

<operation id="746" st_id="26" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:491 %tmp_68 = fcmp_ogt  i32 %select_ln55_43, i32 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="747" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:492 %and_ln255_7 = and i1 %or_ln255_7, i1 %tmp_68

]]></Node>
<StgValue><ssdm name="and_ln255_7"/></StgValue>
</operation>

<operation id="748" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:493 %select_ln55_23 = select i1 %and_ln255_7, i32 %bitcast_ln255_7, i32 0

]]></Node>
<StgValue><ssdm name="select_ln55_23"/></StgValue>
</operation>

<operation id="749" st_id="26" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:553 %tmp_70 = fcmp_ogt  i32 %select_ln55_46, i32 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="750" st_id="26" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:615 %tmp_72 = fcmp_ogt  i32 %select_ln55_49, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="751" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:432 %output_r_addr_6 = getelementptr i32 %output_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_r_addr_6"/></StgValue>
</operation>

<operation id="752" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.body109_ifconv:433 %store_ln55 = store i32 %select_ln55_20, i4 %output_r_addr_6

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="753" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:494 %output_r_addr_7 = getelementptr i32 %output_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_r_addr_7"/></StgValue>
</operation>

<operation id="754" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.body109_ifconv:495 %store_ln55 = store i32 %select_ln55_23, i4 %output_r_addr_7

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="755" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:547 %bitcast_ln255_8 = bitcast i32 %select_ln55_46

]]></Node>
<StgValue><ssdm name="bitcast_ln255_8"/></StgValue>
</operation>

<operation id="756" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:548 %tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln255_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="757" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="23" op_0_bw="32">
<![CDATA[
for.body109_ifconv:549 %trunc_ln255_8 = trunc i32 %bitcast_ln255_8

]]></Node>
<StgValue><ssdm name="trunc_ln255_8"/></StgValue>
</operation>

<operation id="758" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:550 %icmp_ln255_16 = icmp_ne  i8 %tmp_69, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln255_16"/></StgValue>
</operation>

<operation id="759" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body109_ifconv:551 %icmp_ln255_17 = icmp_eq  i23 %trunc_ln255_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln255_17"/></StgValue>
</operation>

<operation id="760" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:552 %or_ln255_8 = or i1 %icmp_ln255_17, i1 %icmp_ln255_16

]]></Node>
<StgValue><ssdm name="or_ln255_8"/></StgValue>
</operation>

<operation id="761" st_id="27" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:553 %tmp_70 = fcmp_ogt  i32 %select_ln55_46, i32 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="762" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:554 %and_ln255_8 = and i1 %or_ln255_8, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln255_8"/></StgValue>
</operation>

<operation id="763" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:555 %select_ln55_26 = select i1 %and_ln255_8, i32 %bitcast_ln255_8, i32 0

]]></Node>
<StgValue><ssdm name="select_ln55_26"/></StgValue>
</operation>

<operation id="764" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32">
<![CDATA[
for.body109_ifconv:609 %bitcast_ln255_9 = bitcast i32 %select_ln55_49

]]></Node>
<StgValue><ssdm name="bitcast_ln255_9"/></StgValue>
</operation>

<operation id="765" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body109_ifconv:610 %tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln255_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="766" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="23" op_0_bw="32">
<![CDATA[
for.body109_ifconv:611 %trunc_ln255_9 = trunc i32 %bitcast_ln255_9

]]></Node>
<StgValue><ssdm name="trunc_ln255_9"/></StgValue>
</operation>

<operation id="767" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body109_ifconv:612 %icmp_ln255_18 = icmp_ne  i8 %tmp_71, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln255_18"/></StgValue>
</operation>

<operation id="768" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body109_ifconv:613 %icmp_ln255_19 = icmp_eq  i23 %trunc_ln255_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln255_19"/></StgValue>
</operation>

<operation id="769" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:614 %or_ln255_9 = or i1 %icmp_ln255_19, i1 %icmp_ln255_18

]]></Node>
<StgValue><ssdm name="or_ln255_9"/></StgValue>
</operation>

<operation id="770" st_id="27" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109_ifconv:615 %tmp_72 = fcmp_ogt  i32 %select_ln55_49, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="771" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109_ifconv:616 %and_ln255_9 = and i1 %or_ln255_9, i1 %tmp_72

]]></Node>
<StgValue><ssdm name="and_ln255_9"/></StgValue>
</operation>

<operation id="772" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body109_ifconv:617 %select_ln55_29 = select i1 %and_ln255_9, i32 %bitcast_ln255_9, i32 0

]]></Node>
<StgValue><ssdm name="select_ln55_29"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="773" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:556 %output_r_addr_8 = getelementptr i32 %output_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_r_addr_8"/></StgValue>
</operation>

<operation id="774" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.body109_ifconv:557 %store_ln55 = store i32 %select_ln55_26, i4 %output_r_addr_8

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="775" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109_ifconv:618 %output_r_addr_9 = getelementptr i32 %output_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="output_r_addr_9"/></StgValue>
</operation>

<operation id="776" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.body109_ifconv:619 %store_ln55 = store i32 %select_ln55_29, i4 %output_r_addr_9

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="777" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0">
<![CDATA[
for.body109_ifconv:620 %ret_ln57 = ret

]]></Node>
<StgValue><ssdm name="ret_ln57"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
