// Seed: 3221407328
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    output wor id_2,
    output tri id_3,
    output tri1 id_4,
    output tri1 id_5,
    output tri id_6,
    input tri id_7,
    output tri0 id_8,
    input supply1 id_9,
    output supply1 id_10,
    output tri id_11,
    output wor id_12
);
endmodule
macromodule module_1 #(
    parameter id_6 = 32'd62
) (
    output wire id_0,
    input supply0 id_1
    , id_4,
    output wor id_2
    , id_5
);
  wire _id_6;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0
  );
  logic id_7;
  wire id_8, id_9, id_10;
  assign id_2 = id_6;
  parameter id_11 = !1;
endmodule
