#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001afcc0d6760 .scope module, "MEM" "MEM" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "PCM_i";
    .port_info 3 /INPUT 16 "alu_outM_i";
    .port_info 4 /INPUT 16 "WriteDataM_i";
    .port_info 5 /INPUT 8 "imm8M_i";
    .port_info 6 /INPUT 4 "rsM_i";
    .port_info 7 /INPUT 4 "WriteRegM_i";
    .port_info 8 /INPUT 1 "stall_MEM_WB_i";
    .port_info 9 /INPUT 1 "MemSrc_i";
    .port_info 10 /INPUT 1 "RegWriteM_i";
    .port_info 11 /INPUT 1 "BranchM_i";
    .port_info 12 /INPUT 1 "MemReadM_i";
    .port_info 13 /INPUT 1 "MemWriteM_i";
    .port_info 14 /INPUT 1 "MemToRegM_i";
    .port_info 15 /INPUT 1 "MovM_i";
    .port_info 16 /INPUT 16 "ResultW_i";
    .port_info 17 /OUTPUT 8 "branchAddr_o";
    .port_info 18 /OUTPUT 16 "WBResultM_o";
    .port_info 19 /OUTPUT 4 "WriteRegM_o";
    .port_info 20 /OUTPUT 1 "RegWriteM_o";
    .port_info 21 /OUTPUT 1 "MemToRegM_o";
    .port_info 22 /OUTPUT 8 "MemAddr_o";
    .port_info 23 /OUTPUT 16 "WriteDataM_o";
    .port_info 24 /OUTPUT 1 "PC_src_o";
P_000001afcc0d68f0 .param/l "ADDR_WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
P_000001afcc0d6928 .param/l "CV_WIDTH" 0 2 5, +C4<00000000000000000000000000001011>;
P_000001afcc0d6960 .param/l "DATA_WIDTH" 0 2 1, +C4<00000000000000000000000000010000>;
P_000001afcc0d6998 .param/l "IMM8_WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
P_000001afcc0d69d0 .param/l "OP_WIDTH" 0 2 6, +C4<00000000000000000000000000000100>;
P_000001afcc0d6a08 .param/l "REG_WIDTH" 0 2 4, +C4<00000000000000000000000000000100>;
o000001afcbf7ffa8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001afcbf7c380 .functor AND 1, L_000001afcbfce150, o000001afcbf7ffa8, C4<1>, C4<1>;
o000001afcbf804e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_000001afcbf7c3f0 .functor BUFZ 8, o000001afcbf804e8, C4<00000000>, C4<00000000>, C4<00000000>;
v000001afcc0d6d90_0 .net "BranchM_i", 0 0, o000001afcbf7ffa8;  0 drivers
v000001afcc0d6c00_0 .net "MemAddr_o", 7 0, L_000001afcbf7c3f0;  1 drivers
o000001afcbf80008 .functor BUFZ 1, C4<z>; HiZ drive
v000001afcbfcd020_0 .net "MemReadM_i", 0 0, o000001afcbf80008;  0 drivers
o000001afcbf80038 .functor BUFZ 1, C4<z>; HiZ drive
v000001afcbfcd0c0_0 .net "MemSrc_i", 0 0, o000001afcbf80038;  0 drivers
o000001afcbf80068 .functor BUFZ 1, C4<z>; HiZ drive
v000001afcbfcd160_0 .net "MemToRegM_i", 0 0, o000001afcbf80068;  0 drivers
v000001afcbfcd200_0 .var "MemToRegM_o", 0 0;
o000001afcbf800c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001afcbfcd2a0_0 .net "MemWriteM_i", 0 0, o000001afcbf800c8;  0 drivers
o000001afcbf800f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001afcbfcd340_0 .net "MovM_i", 0 0, o000001afcbf800f8;  0 drivers
o000001afcbf80128 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001afcbfcd3e0_0 .net "PCM_i", 7 0, o000001afcbf80128;  0 drivers
v000001afcbfcd480_0 .net "PC_src_o", 0 0, L_000001afcbf7c380;  1 drivers
o000001afcbf80188 .functor BUFZ 1, C4<z>; HiZ drive
v000001afcbfcd890_0 .net "RegWriteM_i", 0 0, o000001afcbf80188;  0 drivers
v000001afcbfcd9d0_0 .var "RegWriteM_o", 0 0;
o000001afcbf801e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001afcbfce010_0 .net "ResultW_i", 15 0, o000001afcbf801e8;  0 drivers
v000001afcbfce330_0 .var "WBResultM_o", 15 0;
v000001afcbfcdbb0_0 .net "WBResult_w", 15 0, L_000001afcc028620;  1 drivers
o000001afcbf80278 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001afcbfcd930_0 .net "WriteDataM_i", 15 0, o000001afcbf80278;  0 drivers
v000001afcbfce1f0_0 .net "WriteDataM_o", 15 0, L_000001afcc028080;  1 drivers
o000001afcbf802d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001afcbfcda70_0 .net "WriteRegM_i", 3 0, o000001afcbf802d8;  0 drivers
v000001afcbfcdb10_0 .var "WriteRegM_o", 3 0;
v000001afcbfcd610_0 .net *"_ivl_0", 31 0, L_000001afcbfce0b0;  1 drivers
v000001afcbfcdc50_0 .net *"_ivl_17", 0 0, L_000001afcc028580;  1 drivers
v000001afcbfce3d0_0 .net *"_ivl_18", 7 0, L_000001afcc026dc0;  1 drivers
L_000001afcbfce858 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001afcbfcdcf0_0 .net *"_ivl_3", 15 0, L_000001afcbfce858;  1 drivers
L_000001afcbfce8a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001afcbfcdd90_0 .net/2u *"_ivl_4", 31 0, L_000001afcbfce8a0;  1 drivers
v000001afcbfcd570_0 .net *"_ivl_6", 0 0, L_000001afcbfce150;  1 drivers
o000001afcbf80458 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001afcbfce290_0 .net "alu_outM_i", 15 0, o000001afcbf80458;  0 drivers
v000001afcbfcd6b0_0 .net "branchAddr_o", 7 0, L_000001afcc028440;  1 drivers
o000001afcbf804b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001afcbfcd750_0 .net "clk", 0 0, o000001afcbf804b8;  0 drivers
v000001afcbfcde30_0 .net "imm8M_i", 7 0, o000001afcbf804e8;  0 drivers
o000001afcbf80518 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001afcbfce470_0 .net "rsM_i", 3 0, o000001afcbf80518;  0 drivers
o000001afcbf80548 .functor BUFZ 1, C4<z>; HiZ drive
v000001afcbfcd7f0_0 .net "rst", 0 0, o000001afcbf80548;  0 drivers
v000001afcbfcded0_0 .net "sign_extended_val", 15 0, L_000001afcc028260;  1 drivers
o000001afcbf805a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001afcbfcdf70_0 .net "stall_MEM_WB_i", 0 0, o000001afcbf805a8;  0 drivers
E_000001afcc0dae20 .event posedge, v000001afcbfcd750_0;
L_000001afcbfce0b0 .concat [ 16 16 0 0], L_000001afcc028080, L_000001afcbfce858;
L_000001afcbfce150 .cmp/eq 32, L_000001afcbfce0b0, L_000001afcbfce8a0;
L_000001afcc028440 .arith/sum 8, o000001afcbf80128, o000001afcbf804e8;
L_000001afcc028080 .functor MUXZ 16, o000001afcbf80278, o000001afcbf801e8, o000001afcbf80038, C4<>;
L_000001afcc028580 .part o000001afcbf804e8, 7, 1;
LS_000001afcc026dc0_0_0 .concat [ 1 1 1 1], L_000001afcc028580, L_000001afcc028580, L_000001afcc028580, L_000001afcc028580;
LS_000001afcc026dc0_0_4 .concat [ 1 1 1 1], L_000001afcc028580, L_000001afcc028580, L_000001afcc028580, L_000001afcc028580;
L_000001afcc026dc0 .concat [ 4 4 0 0], LS_000001afcc026dc0_0_0, LS_000001afcc026dc0_0_4;
L_000001afcc028260 .concat [ 8 8 0 0], o000001afcbf804e8, L_000001afcc026dc0;
L_000001afcc028620 .functor MUXZ 16, o000001afcbf80458, L_000001afcc028260, o000001afcbf800f8, C4<>;
    .scope S_000001afcc0d6760;
T_0 ;
    %wait E_000001afcc0dae20;
    %load/vec4 v000001afcbfcd7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001afcbfcd9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001afcbfcd200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001afcbfce330_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001afcbfcdb10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001afcbfcdf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001afcbfcd9d0_0;
    %assign/vec4 v000001afcbfcd9d0_0, 0;
    %load/vec4 v000001afcbfcd200_0;
    %assign/vec4 v000001afcbfcd200_0, 0;
    %load/vec4 v000001afcbfce330_0;
    %assign/vec4 v000001afcbfce330_0, 0;
    %load/vec4 v000001afcbfcdb10_0;
    %assign/vec4 v000001afcbfcdb10_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001afcbfcd890_0;
    %assign/vec4 v000001afcbfcd9d0_0, 0;
    %load/vec4 v000001afcbfcd160_0;
    %assign/vec4 v000001afcbfcd200_0, 0;
    %load/vec4 v000001afcbfcdbb0_0;
    %assign/vec4 v000001afcbfce330_0, 0;
    %load/vec4 v000001afcbfcda70_0;
    %assign/vec4 v000001afcbfcdb10_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "MEM.v";
