# RISC_V
5-stage pipelined RISC-V processor with instruction fetch, decode, execute, memory access, and write-back stages.

## Airthmetic Logic Unit

| Opcode | Operation |
| ------ | --------- |
0000	ADD
0001	SUB
0010	AND
0011	OR
0100	XOR
0101	NOR
0110	NAND
0111	XNOR
1000	Logical Shift Left
1001	Logical Shift Right
1010	Arithmetic Shift Left
1011	Arithmetic Shift Right
1100	Rotate Left
1101	Rotate Right
1110	Compare (CMP)
