{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700162512232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700162512236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 20:21:52 2023 " "Processing started: Thu Nov 16 20:21:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700162512236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700162512236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_file -c Register_file " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_file -c Register_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700162512236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700162512556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700162512556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-bhv " "Found design unit 1: register_file-bhv" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700162519148 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700162519148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700162519148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register_file " "Elaborating entity \"Register_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700162519168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700162519692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700162519999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700162519999 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS_addr1\[3\] " "No output dependent on input pin \"BUS_addr1\[3\]\"" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700162520122 "|register_file|BUS_addr1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS_addr1\[4\] " "No output dependent on input pin \"BUS_addr1\[4\]\"" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700162520122 "|register_file|BUS_addr1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS_addr1\[5\] " "No output dependent on input pin \"BUS_addr1\[5\]\"" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700162520122 "|register_file|BUS_addr1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS_addr1\[6\] " "No output dependent on input pin \"BUS_addr1\[6\]\"" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700162520122 "|register_file|BUS_addr1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS_addr1\[7\] " "No output dependent on input pin \"BUS_addr1\[7\]\"" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700162520122 "|register_file|BUS_addr1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS_addr2\[0\] " "No output dependent on input pin \"BUS_addr2\[0\]\"" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700162520122 "|register_file|BUS_addr2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS_addr2\[1\] " "No output dependent on input pin \"BUS_addr2\[1\]\"" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700162520122 "|register_file|BUS_addr2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS_addr2\[2\] " "No output dependent on input pin \"BUS_addr2\[2\]\"" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700162520122 "|register_file|BUS_addr2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS_addr2\[3\] " "No output dependent on input pin \"BUS_addr2\[3\]\"" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700162520122 "|register_file|BUS_addr2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS_addr2\[4\] " "No output dependent on input pin \"BUS_addr2\[4\]\"" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700162520122 "|register_file|BUS_addr2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS_addr2\[5\] " "No output dependent on input pin \"BUS_addr2\[5\]\"" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700162520122 "|register_file|BUS_addr2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS_addr2\[6\] " "No output dependent on input pin \"BUS_addr2\[6\]\"" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700162520122 "|register_file|BUS_addr2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS_addr2\[7\] " "No output dependent on input pin \"BUS_addr2\[7\]\"" {  } { { "Register_file.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/Project/Processor/ZQRF/Register_file.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700162520122 "|register_file|BUS_addr2[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700162520122 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700162520124 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700162520124 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1700162520124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "301 " "Implemented 301 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700162520124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700162520124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700162520136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 20:22:00 2023 " "Processing ended: Thu Nov 16 20:22:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700162520136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700162520136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700162520136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700162520136 ""}
