#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Feb 08 11:07:49 2021
# Process ID: 5292
# Current directory: C:/Users/HP Useer/Lab2_4bitAdderSubtractor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1768 C:\Users\HP Useer\Lab2_4bitAdderSubtractor\Lab2_4bitAdderSubtractor.xpr
# Log file: C:/Users/HP Useer/Lab2_4bitAdderSubtractor/vivado.log
# Journal file: C:/Users/HP Useer/Lab2_4bitAdderSubtractor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 790.090 ; gain = 130.301
update_compile_order -fileset sources_1
close [ open {C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sources_1/new/circuit1.v} w ]
add_files {{C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sources_1/new/circuit1.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sim_1/new/circuit1_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sim_1/new/circuit1_tb.v}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Circuit2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.sim/sim_1/behav'
"xvlog -m64 --relax -prj Circuit2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sources_1/new/circuit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sim_1/new/Circuit2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto d12ce59a3e264ca6a3a629138e2c4aa4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Circuit2_tb_behav xil_defaultlib.Circuit2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.circuit2
Compiling module xil_defaultlib.Circuit2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Circuit2_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP -notrace
invalid command name "2019:03:13"
    while executing
"2019:03:13 10:51:10:910 Could not recognize operation: U!"
    (file "C:/Users/HP" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 08 11:22:55 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Circuit2_tb_behav -key {Behavioral:sim_1:Functional:Circuit2_tb} -tclbatch {Circuit2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Circuit2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
 
 
time=   5.0 ns A=0 B=0 || F2=1
time=  10.0 ns A=0 B=1 || F2=0
time=  15.0 ns A=1 B=0 || F2=0
time=  20.0 ns A=1 B=1 || F2=1
$finish called at time : 20 ns : File "C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sim_1/new/Circuit2_tb.v" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Circuit2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 807.602 ; gain = 3.625
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sources_1/new/circuit1.v" into library work [C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sources_1/new/circuit1.v:1]
[Mon Feb 08 11:23:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Circuit2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.sim/sim_1/behav'
"xvlog -m64 --relax -prj Circuit2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sources_1/new/circuit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sim_1/new/Circuit2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto d12ce59a3e264ca6a3a629138e2c4aa4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Circuit2_tb_behav xil_defaultlib.Circuit2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.circuit2
Compiling module xil_defaultlib.Circuit2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Circuit2_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP -notrace
invalid command name "2019:03:13"
    while executing
"2019:03:13 10:51:10:910 Could not recognize operation: U!"
    (file "C:/Users/HP" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 08 11:24:21 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Circuit2_tb_behav -key {Behavioral:sim_1:Functional:Circuit2_tb} -tclbatch {Circuit2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Circuit2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
 
 
time=   5.0 ns A=0 B=0 || F2=1
time=  10.0 ns A=0 B=1 || F2=0
time=  15.0 ns A=1 B=0 || F2=0
time=  20.0 ns A=1 B=1 || F2=1
$finish called at time : 20 ns : File "C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sim_1/new/Circuit2_tb.v" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Circuit2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 829.625 ; gain = 15.859
remove_files -fileset sim_1 {{C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sim_1/new/circuit1_tb.v}}
remove_files {{C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sources_1/new/circuit1.v}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project Lab2_circuit1 {C:/Users/HP Useer/Lab2_circuit1} -part xc7k70tfbv676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
file mkdir C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new
can't create directory "C:/Users/HP": file already exists
file mkdir C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new
can't create directory "C:/Users/HP": file already exists
file mkdir C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new
can't create directory "C:/Users/HP": file already exists
file mkdir C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new
can't create directory "C:/Users/HP": file already exists
file mkdir C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new
can't create directory "C:/Users/HP": file already exists
file mkdir C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new
can't create directory "C:/Users/HP": file already exists
file mkdir {C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new}
close [ open {C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new/circuit1.v} w ]
add_files {{C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new/circuit1.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new
can't create directory "C:/Users/HP": file already exists
file mkdir C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new
can't create directory "C:/Users/HP": file already exists
file mkdir C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new
can't create directory "C:/Users/HP": file already exists
file mkdir C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new
can't create directory "C:/Users/HP": file already exists
file mkdir C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new
can't create directory "C:/Users/HP": file already exists
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new
can't create directory "C:/Users/HP": file already exists
file mkdir {C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new}
close [ open {C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new/circuit1_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new/circuit1_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'circuit1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav'
"xvlog -m64 --relax -prj circuit1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new/circuit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new/circuit1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e49ef5c007ac40c0bb88cbf19b5971d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot circuit1_tb_behav xil_defaultlib.circuit1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.circuit1
Compiling module xil_defaultlib.circuit1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot circuit1_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP -notrace
invalid command name "2019:03:13"
    while executing
"2019:03:13 10:51:10:910 Could not recognize operation: U!"
    (file "C:/Users/HP" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 08 11:27:43 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "circuit1_tb_behav -key {Behavioral:sim_1:Functional:circuit1_tb} -tclbatch {circuit1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source circuit1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
 
 
time=   5.0 ns A=0 B=0 || F2=00
time=  10.0 ns A=0 B=0 || F2=10
time=  15.0 ns A=0 B=1 || F2=01
time=  20.0 ns A=0 B=1 || F2=11
$finish called at time : 20 ns : File "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new/circuit1_tb.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'circuit1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 835.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'circuit1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav'
"xvlog -m64 --relax -prj circuit1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new/circuit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new/circuit1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e49ef5c007ac40c0bb88cbf19b5971d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot circuit1_tb_behav xil_defaultlib.circuit1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.circuit1
Compiling module xil_defaultlib.circuit1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot circuit1_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP -notrace
invalid command name "2019:03:13"
    while executing
"2019:03:13 10:51:10:910 Could not recognize operation: U!"
    (file "C:/Users/HP" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 08 11:28:37 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "circuit1_tb_behav -key {Behavioral:sim_1:Functional:circuit1_tb} -tclbatch {circuit1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source circuit1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
 
 
time=   5.0 ns A=0 B=0 || F2=00
time=  10.0 ns A=0 B=0 || F2=10
time=  15.0 ns A=0 B=1 || F2=01
time=  20.0 ns A=0 B=1 || F2=11
time=  25.0 ns A=1 B=0 || F2=00
time=  30.0 ns A=1 B=0 || F2=10
time=  35.0 ns A=1 B=1 || F2=01
time=  40.0 ns A=1 B=1 || F2=11
$finish called at time : 40 ns : File "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new/circuit1_tb.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'circuit1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 865.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'circuit1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav'
"xvlog -m64 --relax -prj circuit1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new/circuit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new/circuit1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e49ef5c007ac40c0bb88cbf19b5971d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot circuit1_tb_behav xil_defaultlib.circuit1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.circuit1
Compiling module xil_defaultlib.circuit1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot circuit1_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP -notrace
invalid command name "2019:03:13"
    while executing
"2019:03:13 10:51:10:910 Could not recognize operation: U!"
    (file "C:/Users/HP" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 08 11:30:15 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "circuit1_tb_behav -key {Behavioral:sim_1:Functional:circuit1_tb} -tclbatch {circuit1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source circuit1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
 
 
time=   5.0 ns A=0 B=0 || F1=00
time=  10.0 ns A=0 B=0 || F1=10
time=  15.0 ns A=0 B=1 || F1=01
time=  20.0 ns A=0 B=1 || F1=11
time=  25.0 ns A=1 B=0 || F1=00
time=  30.0 ns A=1 B=0 || F1=10
time=  35.0 ns A=1 B=1 || F1=01
time=  40.0 ns A=1 B=1 || F1=11
$finish called at time : 40 ns : File "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new/circuit1_tb.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'circuit1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 865.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'circuit1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav'
"xvlog -m64 --relax -prj circuit1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new/circuit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new/circuit1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e49ef5c007ac40c0bb88cbf19b5971d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot circuit1_tb_behav xil_defaultlib.circuit1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.circuit1
Compiling module xil_defaultlib.circuit1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot circuit1_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP -notrace
invalid command name "2019:03:13"
    while executing
"2019:03:13 10:51:10:910 Could not recognize operation: U!"
    (file "C:/Users/HP" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 08 11:32:54 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "circuit1_tb_behav -key {Behavioral:sim_1:Functional:circuit1_tb} -tclbatch {circuit1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source circuit1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
 
 
time=   5.0 ns A=0 B=0 || F1=00
time=  10.0 ns A=0 B=0 || F1=11
time=  15.0 ns A=0 B=1 || F1=00
time=  20.0 ns A=0 B=1 || F1=11
time=  25.0 ns A=1 B=0 || F1=01
time=  30.0 ns A=1 B=0 || F1=10
time=  35.0 ns A=1 B=1 || F1=01
time=  40.0 ns A=1 B=1 || F1=11
$finish called at time : 40 ns : File "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new/circuit1_tb.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'circuit1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 865.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 08 11:33:54 2021...
