5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd wait1.vcd -o wait1.cdd -v wait1.v
3 0 $root $root NA 0 0 1
3 0 main main wait1.v 1 24 1
2 1 5 8000c 1 3d 121002 0 0 1 2 102 $u0
2 2 11 8000c 2 3d 12100a 0 0 1 2 1102 $u1
1 a 3 830004 1 0 0 0 1 1 2
1 b 3 830007 1 0 0 0 1 1 2
4 1 0 0
4 2 0 0
3 1 main.$u0 main.$u0 wait1.v 0 9 1
2 3 6 c000f 1 0 20004 0 0 1 4 0
2 4 6 80008 0 1 400 0 0 b
2 5 6 8000f 1 37 11006 3 4
2 6 7 c000f 1 0 20008 0 0 1 4 1
2 7 7 70007 1 1 4 0 0 a
2 8 7 7000f 2 11 20084 6 7 1 2 102
2 9 7 10011 2 59 20002 8 0 1 2 2
2 10 8 c000f 0 0 20010 0 0 1 4 1
2 11 8 80008 0 1 400 0 0 b
2 12 8 8000f 0 37 22 10 11
4 12 0 0
4 9 12 0
4 5 9 9
3 1 main.$u1 main.$u1 wait1.v 0 13 1
2 13 12 50008 1 0 20004 0 0 1 4 0
2 14 12 10001 0 1 400 0 0 a
2 15 12 10008 1 37 11006 13 14
4 15 0 0
3 1 main.$u2 main.$u2 wait1.v 0 22 1
