/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [20:0] celloutsig_0_25z;
  reg [6:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_8z & celloutsig_1_14z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z & celloutsig_0_4z[2]);
  assign celloutsig_1_5z = ~celloutsig_1_3z;
  assign celloutsig_1_3z = ~((in_data[184] | celloutsig_1_0z) & in_data[162]);
  assign celloutsig_1_9z = ~((celloutsig_1_5z | in_data[105]) & celloutsig_1_0z);
  assign celloutsig_1_14z = ~((celloutsig_1_6z[0] | celloutsig_1_8z) & celloutsig_1_4z);
  assign celloutsig_0_23z = ~((celloutsig_0_15z[2] | celloutsig_0_21z) & in_data[19]);
  assign celloutsig_0_31z = ~((celloutsig_0_17z[1] | celloutsig_0_23z) & 1'h0);
  assign celloutsig_1_0z = ~((in_data[172] | in_data[128]) & in_data[159]);
  assign celloutsig_0_19z = celloutsig_0_17z[3] | ~(celloutsig_0_10z);
  assign celloutsig_0_10z = celloutsig_0_0z | celloutsig_0_4z[4];
  assign celloutsig_0_24z = in_data[90] | celloutsig_0_11z;
  assign celloutsig_1_7z = { celloutsig_1_2z[2], celloutsig_1_2z[2], celloutsig_1_4z, celloutsig_1_6z[2], celloutsig_1_6z[2], celloutsig_1_6z[0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z } / { 1'h1, in_data[167:159], celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[146:139], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_12z } / { 1'h1, in_data[184:178], celloutsig_1_2z[2], celloutsig_1_2z[2], celloutsig_1_2z[0] };
  assign celloutsig_0_8z = { in_data[73:72], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z[4:1], 1'h1, celloutsig_0_7z, celloutsig_0_2z } / { 1'h1, in_data[86:77], celloutsig_0_5z };
  assign celloutsig_1_4z = { in_data[121:110], celloutsig_1_0z } == in_data[153:141];
  assign celloutsig_0_5z = { in_data[39:35], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z } == { in_data[75:73], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_14z = { in_data[50:44], celloutsig_0_0z } == { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_17z[5:4], celloutsig_0_12z, celloutsig_0_17z } === { celloutsig_0_8z[10:5], celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_19z };
  assign celloutsig_0_1z = in_data[90:86] >= { in_data[95:92], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_8z[7:0], celloutsig_0_7z, celloutsig_0_1z } < { celloutsig_0_8z[7:0], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_7z = celloutsig_0_5z & ~(celloutsig_0_6z);
  assign celloutsig_0_9z = celloutsig_0_2z & ~(celloutsig_0_7z);
  assign celloutsig_0_11z = celloutsig_0_6z & ~(celloutsig_0_3z);
  assign celloutsig_0_32z = celloutsig_0_27z[0] & ~(celloutsig_0_11z);
  assign celloutsig_0_15z = celloutsig_0_4z[4:2] % { 1'h1, celloutsig_0_4z[1], celloutsig_0_7z };
  assign celloutsig_0_25z = { celloutsig_0_4z[4], celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_1z } % { 1'h1, celloutsig_0_8z[3:1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z[4:1], 1'h1, celloutsig_0_6z, celloutsig_0_24z, 1'h0, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[14:12] != in_data[47:45];
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } != in_data[17:15];
  assign celloutsig_0_17z = ~ { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_8z = | { celloutsig_1_7z[5:3], celloutsig_1_5z };
  assign celloutsig_1_12z = | in_data[176:169];
  assign celloutsig_0_12z = | { celloutsig_0_11z, celloutsig_0_8z[6:4], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_1z = ^ in_data[185:178];
  assign celloutsig_0_2z = ^ { in_data[69:64], celloutsig_0_0z };
  assign celloutsig_0_16z = { in_data[2:1], celloutsig_0_1z } >> { celloutsig_0_8z[9], celloutsig_0_6z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_27z = 7'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_27z = { celloutsig_0_25z[5:1], celloutsig_0_12z, celloutsig_0_23z };
  assign celloutsig_0_4z[4:1] = in_data[79:76] ~^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign { celloutsig_1_2z[0], celloutsig_1_2z[2] } = ~ { celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_6z[0], celloutsig_1_6z[2] } = ~ { celloutsig_1_4z, celloutsig_1_2z[2] };
  assign celloutsig_0_4z[0] = 1'h1;
  assign celloutsig_1_2z[1] = celloutsig_1_2z[2];
  assign celloutsig_1_6z[1] = celloutsig_1_6z[2];
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
