WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2593224 heartbeat IPC: 3.856 cumulative IPC: 3.856 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2593225 cumulative IPC: 3.856 (Simulation time: 00 hr 00 min 39 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2593225 cumulative IPC: 3.856 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 7171801 heartbeat IPC: 2.184 cumulative IPC: 2.184 (Simulation time: 00 hr 01 min 38 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 4578577 cumulative IPC: 2.184 (Simulation time: 00 hr 01 min 38 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 4578577 cumulative IPC: 2.184 (Simulation time: 00 hr 01 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/zeusmp_300B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.184 instructions: 10000001 cycles: 4578577
CPU 0 Branch Prediction Accuracy: 98.98% MPKI: 0.4082 Average ROB Occupancy at Mispredict: 249.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0253
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.383
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      62527 HIT:      35347 MISS:      27180
LLC LOAD         ACCESS:      30770 HIT:      10941 MISS:      19829
LLC RFO          ACCESS:      15450 HIT:       8552 MISS:       6898
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      15706 HIT:      15700 MISS:          6
LLC TRANSLATION  ACCESS:        601 HIT:        154 MISS:        447
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 540.4 cycles
cpu0_DTLB TOTAL        ACCESS:    1724810 HIT:    1588796 MISS:     136014
cpu0_DTLB LOAD         ACCESS:    1724810 HIT:    1588796 MISS:     136014
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.661 cycles
cpu0_ITLB TOTAL        ACCESS:      30536 HIT:      30536 MISS:          0
cpu0_ITLB LOAD         ACCESS:      30536 HIT:      30536 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2184724 HIT:    1698752 MISS:     485972
cpu0_L1D LOAD         ACCESS:    1331983 HIT:    1067104 MISS:     264879
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     851916 HIT:     631639 MISS:     220277
cpu0_L1D TRANSLATION  ACCESS:        825 HIT:          9 MISS:        816
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 36.04 cycles
cpu0_L1I TOTAL        ACCESS:      39603 HIT:      39603 MISS:          0
cpu0_L1I LOAD         ACCESS:      39603 HIT:      39603 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     357592 HIT:     310753 MISS:      46839
cpu0_L2C LOAD         ACCESS:     208341 HIT:     177570 MISS:      30771
cpu0_L2C RFO          ACCESS:      57408 HIT:      41958 MISS:      15450
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      91028 HIT:      91011 MISS:         17
cpu0_L2C TRANSLATION  ACCESS:        815 HIT:        214 MISS:        601
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 334.2 cycles
cpu0_STLB TOTAL        ACCESS:     119650 HIT:     118969 MISS:        681
cpu0_STLB LOAD         ACCESS:     119650 HIT:     118969 MISS:        681
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 591.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6998
  ROW_BUFFER_MISS:      20169
 AVG DBUS CONGESTED CYCLE: 3.93
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1059
  FULL:       5657
