# HLS

Parallel 256-point fast Fourier transform (FFT) IP core using Xilinx Vivado HLS (high level synthesis)

- Target frequency : 125 MHz

- Target latency :  <= 32 clock cycle

- Target initial interval : 1 clock cycle

- Target device : kintex ultrascale KCU115

