Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Aug 19 16:56:59 2024
| Host         : ubuntu-machine running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file arty_a7_control_sets.rpt
| Design       : arty_a7
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   379 |
|    Minimum number of control sets                        |   379 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   989 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   379 |
| >= 0 to < 4        |    35 |
| >= 4 to < 6        |    72 |
| >= 6 to < 8        |    34 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |    14 |
| >= 16              |   183 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1254 |          448 |
| No           | No                    | Yes                    |             653 |          275 |
| No           | Yes                   | No                     |             828 |          328 |
| Yes          | No                    | No                     |            5575 |         1743 |
| Yes          | No                    | Yes                    |             410 |          165 |
| Yes          | Yes                   | No                     |            1467 |          437 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                                                                                                     Enable Signal                                                                                                     |                                                                                      Set/Reset Signal                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pop_addressGen_fire                                    |                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine0_twtpcon_ready_i_1_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine3_twtpcon_ready_i_1_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine2_twtpcon_ready_i_1_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  sys_clk        | main_soclinux_serial_tx_rs232phytx_next_value_ce1                                                                                                                                                                     | sys_rst                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine6_twtpcon_ready_i_1_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine4_twtpcon_ready_i_1_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_trrdcon_ready_i_1_n_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine7_twtpcon_ready_i_1_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_twtrcon_ready_i_1_n_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  sys_clk        | soclinux_clk_rise                                                                                                                                                                                                     | soclinux_clk_divider1[0]_i_1_n_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  sys_clk        | main_soclinux_sdram_tfawcon_ready_reg0                                                                                                                                                                                | main_soclinux_sdram_tfawcon_ready_i_1_n_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine5_twtpcon_ready_i_1_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine1_twtpcon_ready_i_1_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  idelay_clk     |                                                                                                                                                                                                                       |                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/outputArea_flow_valid                                                                                                                     |                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  idelay_clk     |                                                                                                                                                                                                                       | builder_xilinxasyncresetsynchronizerimpl0                                                                                                                                                  |                1 |              2 |         2.00 |
|  eth_tx_clk     |                                                                                                                                                                                                                       | main_crg_reset1                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/io_push_fire                                                 |                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine6_trccon_ready_i_1_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine5_trccon_ready_i_1_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  eth_rx_clk     |                                                                                                                                                                                                                       | main_crg_reset1                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_debugReset                                                                                         |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_debugReset                                                                                         |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine3_trascon_ready_i_1_n_0                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_5/debugCd_external_reset0                                                                             |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                                       | builder_xilinxasyncresetsynchronizerimpl0                                                                                                                                                  |                1 |              2 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_syncContext_wPtr[6]_i_1_n_0                                                                        |                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine1_trascon_ready_i_1_n_0                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine4_trccon_ready_i_1_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_syncContext_full_reg_0                                                  |                2 |              2 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine7_trccon_ready_i_1_n_0                                                                                                                                      |                2 |              2 |         1.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_wPtr[6]_i_1__0_n_0                                                                     |                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine2_trccon_ready_i_1_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_bankmachine0_trascon_ready_i_1_n_0                                                                                                                                     |                2 |              2 |         1.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/dBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValidN_reg_1[0] | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CsrPlugin_mstatus_MPP                                                                                               |                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/main_soclinux_sdram_bankmachine7_level_reg[2]_0[0]                                                                          | sys_rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/main_soclinux_sdram_bankmachine4_level_reg[2]_0[0]                                                                          | sys_rst                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk        | builder_bankmachine6_next_state                                                                                                                                                                                       | sys_rst                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/E[0]                                                                                                                        | sys_rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  sys_clk        | builder_bankmachine3_next_state                                                                                                                                                                                       | sys_rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  sys_clk        | builder_bankmachine1_next_state                                                                                                                                                                                       | sys_rst                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/CsrPlugin_mstatus_MIE169_out                                                                                        |                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_clk        | main_soclinux_uart_tx_fifo_wrport_we                                                                                                                                                                                  | sys_rst                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk        | main_soclinux_uart_rx_fifo_wrport_we                                                                                                                                                                                  | sys_rst                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk        | builder_bankmachine5_next_state                                                                                                                                                                                       | sys_rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  sys_clk        | main_soclinux_rx_tick                                                                                                                                                                                                 | main_soclinux_rx_count[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk        | builder_bankmachine0_next_state                                                                                                                                                                                       | sys_rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  idelay_clk     | main_crg_reset_counter[3]_i_1_n_0                                                                                                                                                                                     | idelay_rst                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  sys_clk        | builder_multiplexer_next_state                                                                                                                                                                                        | sys_rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_full_reg_0[0]                                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/execute_CsrPlugin_csr_3857_i_1__0_n_0                                                                          |                1 |              4 |         4.00 |
|  sys_clk        | builder_bankmachine7_next_state                                                                                                                                                                                       | sys_rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  sys_clk        | builder_bankmachine2_next_state                                                                                                                                                                                       | sys_rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  sys_clk        | builder_bankmachine4_next_state                                                                                                                                                                                       | sys_rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_cmd_rValidN                                                                                                           | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_exclusiveMonitor_logic/dBusNonCoherent_bmb_cmd_rValidN_reg_0                                               |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_cores_0_cpu_iBus_rsp_valid_1                                                                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine3_level_reg[3][0]                                                                   | sys_rst                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine5_level_reg[2][0]                                                                   | sys_rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/main_soclinux_sdram_bankmachine6_level_reg[3]_0[0]                                                                          | sys_rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/rspLogic_beatCounter                                                                     | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/main_soclinux_sdram_bankmachine2_level_reg[2][0]                                                                            | sys_rst                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/p_4_in                                                                                                             | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/FSM_onehot_builder_roundrobin1_grant_reg[2][0]                                                                              | sys_rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_cores_1_cpu_iBus_rsp_valid_1                                                                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              4 |         2.00 |
|  sys_clk        | main_soclinux_sdram_time1[3]_i_1_n_0                                                                                                                                                                                  | sys_rst                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk        | main_soclinux_tx_tick                                                                                                                                                                                                 | main_soclinux_tx_count[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk        | main_soclinux_uart_tx_fifo_syncfifo_re                                                                                                                                                                                | sys_rst                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk        | main_soclinux_uart_rx_fifo_syncfifo_re                                                                                                                                                                                | sys_rst                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/dBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValidN_reg_2[0] | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/dBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValidN_reg_0[0] | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  eth_tx_clk     |                                                                                                                                                                                                                       | p_25_in                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  eth_rx_clk     | p_2_out[5]                                                                                                                                                                                                            | main_liteethphymiirx_converter_source_payload_data[7]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  eth_rx_clk     | p_2_out[1]                                                                                                                                                                                                            | main_liteethphymiirx_converter_source_payload_data[7]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pop_addressGen_fire                                    | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                1 |              5 |         5.00 |
|  sys_clk        |                                                                                                                                                                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/stageB_request_isLrsc_reg_0                                                  |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_322_reg_1[0]                                                                      |                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  sys_clk        | main_soclinux_sdram_zqcs_executer_counter[4]_i_1_n_0                                                                                                                                                                  | sys_rst                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/when_Stream_l2041                                                                        |                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/channels_1_headPtr[4]_i_1__1_n_0                                                         |                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_clk        |                                                                                                                                                                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/D[0]                                                          |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/channels_0_headPtr[4]_i_1__0_n_0                                                         |                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/allocationByCounter_allocationPtr_reg[3]_0[0]                                            | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/channels_1_headPtr[4]_i_1_n_0                                                              |                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_clk        |                                                                                                                                                                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/D[0]                                                          |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_spinal_port1_reg[2]_0[0]                                                                          |                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  sys_clk        |                                                                                                                                                                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/stageB_request_isLrsc_reg_1                                                  |                2 |              5 |         2.50 |
|  sys_clk        | main_soclinux_uart_tx_fifo_level0[4]_i_1_n_0                                                                                                                                                                          | sys_rst                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk        | main_soclinux_sdram_time0[4]_i_1_n_0                                                                                                                                                                                  | sys_rst                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[25]_0                           |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/when_Stream_l2041_1                                                                      |                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/when_Stream_l2041                                                                        |                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  sys_clk        | builder_csr_bankarray_csrbank1_half_sys8x_taps0_re                                                                                                                                                                    | sys_rst                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk        |                                                                                                                                                                                                                       | builder_csr_bankarray_interface1_bank_bus_dat_r[4]_i_1_n_0                                                                                                                                 |                3 |              5 |         1.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                                           | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg                |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/io_push_fire                                                 | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/payloadRam_reg_0_31_0_5_i_1_n_0                                                            | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/when_Stream_l2041_1                                                                        |                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_322_reg_0[0]                                                                      |                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/payloadRam_reg_0_31_0_5_i_1__1_n_0                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pop_sync_readArbitation_fire                           | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_full_reg_0[0]                                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[25]_0                           |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/when_Stream_l2041                                                                          |                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/channels_1_headPtr[4]_i_1__0_n_0                                                         |                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/channels_0_headPtr[4]_i_1_n_0                                                            |                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/p_1_in                                                                                     |                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_clk        | main_soclinux_uart_rx_fifo_level0[4]_i_1_n_0                                                                                                                                                                          | sys_rst                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk        | main_soclinux_sdram_sequencer_counter                                                                                                                                                                                 | sys_rst                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/when_ClockDomainGenerator_l222_1                                                                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_8/SR[0]                                                                                               |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire_0                                                                                 | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_valid_reg_inv_1[0]                                               | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/logic_ram_reg_0_31_0_5_i_1__3_n_0                                                               | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                3 |              6 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/E[0]                                                                                            | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_pop_sync_readArbitation_fire                                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/cmdContext_fifo/logic_ram_spinal_port1_reg[7]_0[0]                                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/io_push_fire                                                                                    | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1_n_0                                                                    | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                3 |              6 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_spinal_port1_reg[7]_0[0]                                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                3 |              6 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/memory_MulDivIterativePlugin_div_done_reg                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/MmuPlugin_shared_state_1_reg[2]                                              |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1__2_n_0                                                                 | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/cmdContext_fifo/logic_pop_sync_readArbitation_fire                                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_full_reg_0[0]                                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[29]_0                           |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/E[0]                                                                                     |                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_wPtr[6]_i_1__0_n_0                                                                     | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                3 |              7 |         2.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN                                                                | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN_reg_0                   |                1 |              7 |         7.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_exclusiveMonitor_logic/when_BmbExclusiveMonitor_l126                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/stageB_flusher_counter[6]_i_1__0_n_0                                                                    | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[3]_1                            |                3 |              7 |         2.33 |
|  sys_clk        | main_soclinux_tx_data1_in0                                                                                                                                                                                            |                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_syncContext_wPtr[6]_i_1_n_0                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_sync_valid_1                                                                           | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/cores_0_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN                                                                | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/cores_0_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN_reg_0                   |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_exclusiveMonitor_logic/when_BmbExclusiveMonitor_l126_1                                                                                | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_sync_valid_1                                                                           | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_exclusiveMonitor_logic/logic_cmdArbiter/E[0]                                                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/stageB_flusher_counter[6]_i_1_n_0                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                4 |              7 |         1.75 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l338                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l351                                        |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_exclusiveMonitor_logic/logic_cmdArbiter/io_output_cmd_payload_first_reg[0]                                                            | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_full_reg_0[0]                                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]_1                           |                3 |              7 |         2.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l338                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l351                                        |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire_0                                                                                 |                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/_zz_1                                                                                    |                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk        | builder_csr_bankarray_csrbank5_dfii_control0_re                                                                                                                                                                       | sys_rst                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  sys_clk        | main_soclinux_sdram_phaseinjector2_command_storage[7]_i_1_n_0                                                                                                                                                         | sys_rst                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk        |                                                                                                                                                                                                                       | builder_csr_bankarray_interface8_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                 |                2 |              8 |         4.00 |
|  sys_clk        | soclinux_mosi_latch                                                                                                                                                                                                   | sys_rst                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk        | main_soclinux_uart_tx_fifo_syncfifo_re                                                                                                                                                                                |                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  eth_tx_clk     | main_soclinux_core_tx_padding_source_ready                                                                                                                                                                            | main_soclinux_core_tx_crc_pipe_valid_source_payload_data[7]_i_1_n_0                                                                                                                        |                3 |              8 |         2.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/_zz_1                                                                                    |                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk        | builder_csr_bankarray_csrbank5_dfii_pi0_command0_re                                                                                                                                                                   | sys_rst                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/_zz_1                                                                                      |                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  main_crg_clkin |                                                                                                                                                                                                                       |                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/customDebug_debugBridge_logic_jtagBridge/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_reg_2[0]                                    |                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk        | soclinux_miso_latch                                                                                                                                                                                                   | sys_rst                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk        | main_soclinux_uart_rx_fifo_syncfifo_re                                                                                                                                                                                |                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  sys_clk        | main_soclinux_rx_data_rs232phyrx_next_value_ce1                                                                                                                                                                       |                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  sys_clk        | soclinux_clk_rise                                                                                                                                                                                                     | sys_rst                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_address[11]_i_1_n_0                                              |                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  sys_clk        | builder_csr_bankarray_csrbank5_dfii_pi1_command0_re                                                                                                                                                                   | sys_rst                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  sys_clk        | builder_csr_bankarray_csrbank5_dfii_pi3_command0_re                                                                                                                                                                   | sys_rst                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  sys_clk        | builder_csr_bankarray_csrbank6_mosi0_re                                                                                                                                                                               |                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire                                                                                   |                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  sys_clk        |                                                                                                                                                                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/builder_count_reg_6_sn_1                                                                |                6 |              9 |         1.50 |
|  eth_rx_clk     | main_soclinux_core_rx_converter_converter_source_payload_data[28]_i_1_n_0                                                                                                                                             | eth_rx_rst                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  eth_rx_clk     | main_soclinux_core_rx_converter_converter_source_payload_data[8]_i_1_n_0                                                                                                                                              | eth_rx_rst                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  eth_rx_clk     |                                                                                                                                                                                                                       | main_soclinux_core_liteethmaccrc32checker_syncfifo_level                                                                                                                                   |                3 |              9 |         3.00 |
|  eth_rx_clk     | main_soclinux_core_rx_preamble_source_ready                                                                                                                                                                           | eth_rx_rst                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  eth_rx_clk     | main_soclinux_core_rx_converter_converter_source_payload_data[38]_i_1_n_0                                                                                                                                             | eth_rx_rst                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  sys_clk        | main_crg_counter_ce                                                                                                                                                                                                   | sys_rst                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  eth_rx_clk     | main_soclinux_core_rx_converter_converter_source_payload_data[18]_i_1_n_0                                                                                                                                             | eth_rx_rst                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_timer_count1[9]_i_1_n_0                                                                                                                                                |                3 |             10 |         3.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_bmb_arbiter_io_output_cmd_ready                                                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_bmb_arbiter/memory_arbiter/toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValid_reg_inv |                2 |             10 |         5.00 |
|  sys_clk        | main_soclinux_wishbone_interface_writer_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value_ce                                                                                                               | sys_rst                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  sys_clk        | builder_csr_bankarray_csrbank2_sram_reader_length0_re                                                                                                                                                                 |                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/buffer_valid_reg_inv[0]                                                                         |                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/io_push_fire                                                                                    |                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  eth_rx_clk     | main_soclinux_core_liteethmaccrc32checker_syncfifo_wrport_we__0                                                                                                                                                       |                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/sel                                                                                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_5/buffers_1                                                                                           |                3 |             12 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_valid_reg_inv_1[0]                                               |                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_medeleg_IAM                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                2 |             13 |         6.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_medeleg_IAM                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                3 |             13 |         4.33 |
|  sys_clk        | builder_csr_bankarray_csrbank5_dfii_pi3_address0_re                                                                                                                                                                   |                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  sys_clk        | main_soclinux_sdram_bankmachine0_row_col_n_addr_sel                                                                                                                                                                   | sys_rst                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  sys_clk        | main_soclinux_sdram_bankmachine4_row_col_n_addr_sel                                                                                                                                                                   | sys_rst                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  sys_clk        | main_soclinux_sdram_phaseinjector2_address_storage[13]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  sys_clk        | builder_csr_bankarray_csrbank5_dfii_pi1_address0_re                                                                                                                                                                   |                                                                                                                                                                                            |                5 |             14 |         2.80 |
|  sys_clk        | main_soclinux_sdram_bankmachine1_row[13]_i_1_n_0                                                                                                                                                                      | sys_rst                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/builder_interface1_adr_wishbone2csr_next_value_ce1                                                                 | FSM_onehot_builder_wishbone2csr_state_reg_n_0_[1]                                                                                                                                          |                4 |             14 |         3.50 |
|  sys_clk        | main_soclinux_sdram_bankmachine7_row_col_n_addr_sel                                                                                                                                                                   | sys_rst                                                                                                                                                                                    |                2 |             14 |         7.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_exclusiveMonitor_logic/FSM_sequential_logic_sources_0_state_reg[0]_0                                                                  |                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  sys_clk        | main_soclinux_sdram_bankmachine2_row_col_n_addr_sel                                                                                                                                                                   | sys_rst                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  sys_clk        | builder_csr_bankarray_csrbank5_dfii_pi0_address0_re                                                                                                                                                                   |                                                                                                                                                                                            |                6 |             14 |         2.33 |
|  sys_clk        | main_soclinux_sdram_bankmachine5_row_col_n_addr_sel                                                                                                                                                                   | sys_rst                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  sys_clk        | main_soclinux_sdram_bankmachine6_row[13]_i_1_n_0                                                                                                                                                                      | sys_rst                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  sys_clk        | main_soclinux_sdram_bankmachine3_row[13]_i_1_n_0                                                                                                                                                                      | sys_rst                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  sys_clk        | storage_14_reg_0_1_0_5_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  sys_clk        | main_soclinux_wishbone_interface_writer_stat_fifo_wrport_we                                                                                                                                                           |                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  eth_tx_clk     | main_soclinux_core_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value_ce                                                                                                                          | main_soclinux_core_tx_padding_counter[0]_i_1_n_0                                                                                                                                           |                4 |             16 |         4.00 |
|  sys_clk        | main_soclinux_uart_tx_fifo_wrport_we                                                                                                                                                                                  |                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  sys_clk        | main_soclinux_uart_rx_fifo_wrport_we                                                                                                                                                                                  |                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  sys_clk        |                                                                                                                                                                                                                       | soclinux_clk_divider1[0]_i_1_n_0                                                                                                                                                           |                4 |             16 |         4.00 |
|  sys_clk        |                                                                                                                                                                                                                       | main_a7ddrphy_bitslip0_r1[15]_i_1_n_0                                                                                                                                                      |                2 |             16 |         8.00 |
|  sys_clk        | soclinux_control_re_i_1_n_0                                                                                                                                                                                           | sys_rst                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  sys_clk        | soclinux_cs_storage[16]_i_1_n_0                                                                                                                                                                                       | sys_rst                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/p_2_in                                                                  |                                                                                                                                                                                            |                4 |             17 |         4.25 |
|  sys_clk        |                                                                                                                                                                                                                       | builder_csr_bankarray_interface6_bank_bus_dat_r[16]_i_1_n_0                                                                                                                                |                8 |             17 |         2.12 |
|  sys_clk        | main_soclinux_wishbone_interface_reader_length_clockdomainsrenamer_liteethmacsramreader_next_value_ce                                                                                                                 | sys_rst                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  eth_rx_clk     |                                                                                                                                                                                                                       |                                                                                                                                                                                            |                7 |             20 |         2.86 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/p_263_in                                                                                                            |                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  sys_clk        | sel                                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/io_input_cmd_rValid_reg_inv_0                                                           |                5 |             20 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/p_263_in                                                                                                            |                                                                                                                                                                                            |               10 |             20 |         2.00 |
|  eth_tx_clk     |                                                                                                                                                                                                                       | eth_tx_rst                                                                                                                                                                                 |                7 |             21 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/MmuPlugin_shared_vpn_0[9]_i_1_n_0                                                                                   |                                                                                                                                                                                            |                7 |             22 |         3.14 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/MmuPlugin_shared_vpn_0[9]_i_1__0_n_0                                                                                |                                                                                                                                                                                            |                8 |             22 |         2.75 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/E[0]                                                                    |                                                                                                                                                                                            |                7 |             22 |         3.14 |
|  eth_rx_clk     |                                                                                                                                                                                                                       | eth_rx_rst                                                                                                                                                                                 |               10 |             22 |         2.20 |
|  sys_clk        | main_soclinux_sdram_bankmachine5_syncfifo5_re                                                                                                                                                                         | sys_rst                                                                                                                                                                                    |                7 |             23 |         3.29 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine3_syncfifo3_re                                                                      | sys_rst                                                                                                                                                                                    |               10 |             23 |         2.30 |
|  sys_clk        | main_soclinux_sdram_bankmachine2_syncfifo2_re                                                                                                                                                                         | sys_rst                                                                                                                                                                                    |                8 |             23 |         2.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_ready                                                                              |                                                                                                                                                                                            |                5 |             23 |         4.60 |
|  sys_clk        | main_soclinux_sdram_bankmachine0_syncfifo0_re                                                                                                                                                                         | sys_rst                                                                                                                                                                                    |                8 |             23 |         2.88 |
|  sys_clk        | main_soclinux_sdram_bankmachine6_syncfifo6_re                                                                                                                                                                         | sys_rst                                                                                                                                                                                    |                8 |             23 |         2.88 |
|  sys_clk        | main_soclinux_sdram_bankmachine7_syncfifo7_re                                                                                                                                                                         | sys_rst                                                                                                                                                                                    |                8 |             23 |         2.88 |
|  sys_clk        | main_soclinux_sdram_bankmachine1_syncfifo1_re                                                                                                                                                                         | sys_rst                                                                                                                                                                                    |                6 |             23 |         3.83 |
|  sys_clk        | main_soclinux_sdram_bankmachine4_syncfifo4_re                                                                                                                                                                         | sys_rst                                                                                                                                                                                    |                7 |             23 |         3.29 |
|  sys_clk        | main_a7ddrphy_bitslip0_value30                                                                                                                                                                                        | main_a7ddrphy_bitslip7_value1                                                                                                                                                              |               11 |             24 |         2.18 |
|  sys_clk        | main_a7ddrphy_bitslip8_value10                                                                                                                                                                                        | main_a7ddrphy_bitslip15_value1                                                                                                                                                             |                8 |             24 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/outputCmd_ready                                                                                                             |                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/outputCmd_rValid_reg                                                                                       |                                                                                                                                                                                            |                8 |             25 |         3.12 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_cache_io_cpu_fill_valid                                                     |                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  eth_tx_clk     |                                                                                                                                                                                                                       |                                                                                                                                                                                            |               10 |             26 |         2.60 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_cache_io_cpu_fill_valid                                                     |                                                                                                                                                                                            |                6 |             26 |         4.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_iBus_cmd_ready                                                                                                                |                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_iBus_cmd_ready                                                                                                                |                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_sdram_zqcs_timer_count1[0]_i_1_n_0                                                                                                                                           |                7 |             27 |         3.86 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iArbiter_bmb_cmd_ready                                                                                                                    |                                                                                                                                                                                            |                6 |             27 |         4.50 |
|  sys_clk        |                                                                                                                                                                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[13]_0                                           |               20 |             28 |         1.40 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg[0]                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |                9 |             30 |         3.33 |
|  sys_clk        | main_a7ddrphy_bitslip0_value00                                                                                                                                                                                        | main_a7ddrphy_bitslip0_value1[2]_i_1_n_0                                                                                                                                                   |               13 |             30 |         2.31 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg[0]                                        |                                                                                                                                                                                            |                9 |             30 |         3.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg_1[0]                                      |                                                                                                                                                                                            |                5 |             30 |         6.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_261_reg[0]                                                                        |                                                                                                                                                                                            |                9 |             30 |         3.33 |
|  sys_clk        | main_a7ddrphy_bitslip1_value00                                                                                                                                                                                        | main_a7ddrphy_bitslip1_value1[2]_i_1_n_0                                                                                                                                                   |               10 |             30 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_261_reg[0]                                                                        |                                                                                                                                                                                            |                9 |             30 |         3.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_773_reg[0]                                                                        |                                                                                                                                                                                            |                7 |             30 |         4.29 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_773_reg[0]                                                                        |                                                                                                                                                                                            |                9 |             30 |         3.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/E[0]                                                                                         | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |               24 |             30 |         1.25 |
|  sys_clk        |                                                                                                                                                                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/debugCd_logic_outputReset                                                                                      |               12 |             30 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/_zz_cores_0_cpu_externalInterrupt_plic_target_ie_23                                                                | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |               12 |             31 |         2.58 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_rx_count[3]_i_1_n_0                                                                                                                                                          |                8 |             31 |         3.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_23                                                      | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |               18 |             31 |         1.72 |
|  sys_clk        |                                                                                                                                                                                                                       | main_soclinux_tx_count[3]_i_1_n_0                                                                                                                                                          |                8 |             31 |         3.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/_zz_cores_1_cpu_externalInterrupt_plic_target_ie_23                                                                | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |               15 |             31 |         2.07 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/MmuPlugin_satp_mode163_out                                                                              |                                                                                                                                                                                            |               11 |             31 |         2.82 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_384_reg[0]                                                                        |                                                                                                                                                                                            |               11 |             31 |         2.82 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_23                                                      | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |               15 |             31 |         2.07 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/main_soclinux_sdram_bankmachine5_level_reg[2]                                                                               |                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/stageB_amo_resultReg                                                                                    |                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/E[0]                                                                                                               |                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_opcode_reg[0]_0[0]                                                                     |                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_5__0[0]                           |                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/E[1]                                                                                                               |                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_opcode_reg[0]_0[1]                                                                     |                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/main_soclinux_sdram_bankmachine4_level_reg[2]                                                                               |                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_833_reg[0]                                                                        |                                                                                                                                                                                            |               22 |             32 |         1.45 |
|  sys_clk        | builder_csr_bankarray_csrbank5_dfii_pi2_wrdata0_re                                                                                                                                                                    |                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  sys_clk        | builder_csr_bankarray_csrbank5_dfii_pi3_wrdata0_re                                                                                                                                                                    |                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  sys_clk        | builder_csr_bankarray_csrbank0_scratch0_re                                                                                                                                                                            | sys_rst                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  sys_clk        |                                                                                                                                                                                                                       | builder_csr_bankarray_interface0_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                |               13 |             32 |         2.46 |
|  sys_clk        | builder_csr_bankarray_csrbank7_reload0_re                                                                                                                                                                             | sys_rst                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  sys_clk        | builder_csr_bankarray_csrbank7_load0_re                                                                                                                                                                               | sys_rst                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  sys_clk        | builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_re                                                                                                                                                                    |                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_rsp_valid_1_reg[0]                                   |                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_0                                                    |                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  sys_clk        | main_soclinux_core_pulsesynchronizer1_o                                                                                                                                                                               | sys_rst                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_832_reg[0]                                                                        |                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  eth_tx_clk     | main_soclinux_core_tx_crc_ce                                                                                                                                                                                          | main_soclinux_core_tx_crc_reg                                                                                                                                                              |                9 |             32 |         3.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_323_reg[0]                                                                        |                                                                                                                                                                                            |               15 |             32 |         2.13 |
|  eth_tx_clk     | main_soclinux_core_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce0                                                                                                                          | main_soclinux_core_tx_crc_crc_packet[31]_i_1_n_0                                                                                                                                           |               10 |             32 |         3.20 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_dataRegs_2[31]_i_1_n_0                                                                  |                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/main_soclinux_sdram_bankmachine7_level_reg[2]                                                                               |                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/main_soclinux_sdram_bankmachine6_level_reg[3]                                                                               |                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/main_soclinux_sdram_bankmachine0_level_reg[2]                                                                               |                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/CsrPlugin_mtval                                                                                                     |                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/memory_MulDivIterativePlugin_div_result[31]_i_1_n_0                                                                 |                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_clk        | main_soclinux_bus_errors                                                                                                                                                                                              | sys_rst                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  sys_clk        |                                                                                                                                                                                                                       | builder_csr_bankarray_interface7_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                |               13 |             32 |         2.46 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_833_reg[0]                                                                        |                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_321_reg[0]                                                                        |                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_323_reg[0]                                                                        |                                                                                                                                                                                            |               21 |             32 |         1.52 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CsrPlugin_mtval                                                                                                     |                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1__0_n_0                                                 |                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_321_reg[0]                                                                        |                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/FSM_onehot_builder_roundrobin3_grant_reg[0]                                                                        |                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/FSM_onehot_builder_roundrobin2_grant_reg[0]                                                                        |                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  sys_clk        | main_soclinux_core_pulsesynchronizer0_o                                                                                                                                                                               | sys_rst                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/execute_to_memory_IS_DIV_reg                                                                | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                |                5 |             32 |         6.40 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/when_DBusCachedPlugin_l334                                                                                                                |                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_dataRegs_1[31]_i_1_n_0                                                                  |                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                                         |                                                                                                                                                                                            |               15 |             32 |         2.13 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_832_reg[0]                                                                        |                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/FSM_onehot_builder_roundrobin1_grant_reg[2]_0                                                                               |                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  sys_clk        | main_soclinux_timer_update_value_re                                                                                                                                                                                   | sys_rst                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_320_reg[0]                                                                        |                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  sys_clk        |                                                                                                                                                                                                                       | builder_csr_bankarray_interface5_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                |               21 |             32 |         1.52 |
|  sys_clk        | builder_interface1_dat_w_wishbone2csr_next_value_ce0                                                                                                                                                                  |                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  sys_clk        | main_soclinux_wishbone_interface_writer_errors_status[31]_i_1_n_0                                                                                                                                                     | sys_rst                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  sys_clk        |                                                                                                                                                                                                                       | builder_csr_bankarray_interface2_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                |               12 |             32 |         2.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/memory_MulDivIterativePlugin_div_done_reg_0                                                 | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/memory_MulDivIterativePlugin_div_done_reg                        |                5 |             32 |         6.40 |
|  sys_clk        | main_soclinux_sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_dataRegs_0[31]_i_1_n_0                                                                  |                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/memory_MulDivIterativePlugin_div_result                                                                             |                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/stageB_amo_resultReg                                                                                    |                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/writeBack_arbitration_isValid_reg[0]                                                                    |                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_320_reg[0]                                                                        |                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/writeBack_arbitration_isValid_reg_0[0]                                                                  |                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_decoder_sourceOrderingFifo_io_pop_toStreams_needRefill[1]                                 |                                                                                                                                                                                            |                7 |             34 |         4.86 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/sourceOrderingUnbuffered_0_rValid_reg_1[0]                                               |                                                                                                                                                                                            |               13 |             34 |         2.62 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/sourceOrderingUnbuffered_1_rValid_reg[0]                                                 |                                                                                                                                                                                            |                7 |             34 |         4.86 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_decoder_sourceOrderingFifo_io_pop_toStreams_needRefill[0]                                 |                                                                                                                                                                                            |                8 |             34 |         4.25 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/when_DataCache_l829                                                                                     |                                                                                                                                                                                            |               10 |             38 |         3.80 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_DataCache_l829                                                                                     |                                                                                                                                                                                            |               12 |             38 |         3.17 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/E[0]                                                                                                                |                                                                                                                                                                                            |               12 |             44 |         3.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/MmuPlugin_shared_portSortedOh_reg[0]_0                                                                              |                                                                                                                                                                                            |               14 |             44 |         3.14 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/MmuPlugin_shared_portSortedOh_reg[0]_1                                                                              |                                                                                                                                                                                            |               11 |             44 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/MmuPlugin_shared_portSortedOh_reg[0]_2[0]                                                                           |                                                                                                                                                                                            |               13 |             44 |         3.38 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_1_virtualAddress_0                                                                          |                                                                                                                                                                                            |               13 |             44 |         3.38 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_2_virtualAddress_0                                                                          |                                                                                                                                                                                            |               14 |             44 |         3.14 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_3_virtualAddress_0[9]_i_1_n_0                                                               |                                                                                                                                                                                            |               17 |             44 |         2.59 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_0_virtualAddress_0[9]_i_1_n_0                                                               |                                                                                                                                                                                            |               14 |             44 |         3.14 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_1_virtualAddress_0                                                                          |                                                                                                                                                                                            |               17 |             46 |         2.71 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_3_virtualAddress_0[9]_i_1_n_0                                                               |                                                                                                                                                                                            |               18 |             46 |         2.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_2_virtualAddress_0                                                                          |                                                                                                                                                                                            |               18 |             46 |         2.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/MmuPlugin_shared_portSortedOh_reg[1]_0[0]                                                                           |                                                                                                                                                                                            |               16 |             46 |         2.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_0_virtualAddress_0[9]_i_1_n_0                                                               |                                                                                                                                                                                            |               16 |             46 |         2.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/MmuPlugin_shared_portSortedOh_reg[1]_1[0]                                                                           |                                                                                                                                                                                            |               19 |             46 |         2.42 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_2_virtualAddress_0                                                                          |                                                                                                                                                                                            |               20 |             46 |         2.30 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_3_virtualAddress_0                                                                          |                                                                                                                                                                                            |               20 |             46 |         2.30 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/payloadRam_reg_0_31_0_5_i_1__1_n_0                                                       |                                                                                                                                                                                            |                6 |             48 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/allocationByCounter_allocationPtr_reg[3]_0[0]                                            |                                                                                                                                                                                            |                6 |             48 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_exclusiveMonitor_logic/logic_sources_1_state                                                                                          |                                                                                                                                                                                            |               15 |             50 |         3.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_exclusiveMonitor_logic/logic_sources_0_state                                                                                          |                                                                                                                                                                                            |               14 |             50 |         3.57 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/customDebug_debugBridge_logic_jtagBridge/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_reg_1                                       |                                                                                                                                                                                            |               13 |             61 |         4.69 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_invalidationMonitor_logic_monitor/invalidate_invCounter_value_reg[4]                                                                  |                                                                                                                                                                                            |               12 |             63 |         5.25 |
|  sys_clk        | main_soclinux_uptime_latch_re                                                                                                                                                                                         | sys_rst                                                                                                                                                                                    |               14 |             64 |         4.57 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/payloadRam_reg_0_31_0_5_i_1_n_0                                                            |                                                                                                                                                                                            |                8 |             64 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN                                                                |                                                                                                                                                                                            |               30 |             65 |         2.17 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/cores_0_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN                                                                |                                                                                                                                                                                            |               26 |             65 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_bmb_arbiter_io_output_cmd_ready                                                                                          |                                                                                                                                                                                            |               12 |             65 |         5.42 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValidN                                                                            |                                                                                                                                                                                            |               26 |             69 |         2.65 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/cores_0_cpu_logic_cpu_dataCache_2_io_mem_cmd_s2mPipe_rData_wr_i_1_n_0                                               |                                                                                                                                                                                            |               18 |             73 |         4.06 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_s2mPipe_rData_wr_i_1_n_0                                               |                                                                                                                                                                                            |               26 |             73 |         2.81 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_cmd_rValidN                                                                                                           |                                                                                                                                                                                            |               18 |             74 |         4.11 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/peripheralBridge_logic_io_input_cmd_ready                                                                          |                                                                                                                                                                                            |               20 |             75 |         3.75 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN                                                                                |                                                                                                                                                                                            |               19 |             75 |         3.95 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusCoherent_bmb_arbiter/memory_arbiter/E[0]                                                                                              |                                                                                                                                                                                            |               15 |             76 |         5.07 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN                                                                                |                                                                                                                                                                                            |               15 |             76 |         5.07 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusCoherent_bmb_arbiter/memory_arbiter/dBusCoherent_bmb_cmd_rValidN_reg[0]                                                               |                                                                                                                                                                                            |               15 |             77 |         5.13 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusCoherent_bmb_cmd_rValidN                                                                                                              |                                                                                                                                                                                            |               31 |             78 |         2.52 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/smp_exclusiveMonitor_logic/logic_cmdArbiter/dBusCoherent_bmb_cmd_s2mPipe_rValid_reg                                                       |                                                                                                                                                                                            |               21 |             78 |         3.71 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/dBusNonCoherent_bmb_cmd_s2mPipe_rValid_reg_0                                               |                                                                                                                                                                                            |               14 |             83 |         5.93 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/lastStageRegFileWrite_valid                                                                             |                                                                                                                                                                                            |               11 |             88 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/lastStageRegFileWrite_valid                                                                             |                                                                                                                                                                                            |               11 |             88 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready                                       |                                                                                                                                                                                            |               24 |             90 |         3.75 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/E[0]                                                                                         |                                                                                                                                                                                            |               19 |             90 |         4.74 |
|  sys_clk        | main_soclinux_sdram_phaseinjector0_rddata_status[31]_i_1_n_0                                                                                                                                                          | sys_rst                                                                                                                                                                                    |               46 |            128 |         2.78 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/E[0]                                                                                        |                                                                                                                                                                                            |               58 |            157 |         2.71 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/E[0]                                                                                        |                                                                                                                                                                                            |               49 |            157 |         3.20 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1_n_0                                                                    |                                                                                                                                                                                            |               22 |            172 |         7.82 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1__2_n_0                                                                 |                                                                                                                                                                                            |               22 |            172 |         7.82 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/logic_ram_reg_0_31_0_5_i_1__3_n_0                                                               |                                                                                                                                                                                            |               24 |            192 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/memory_MulDivIterativePlugin_div_done_reg                                                   |                                                                                                                                                                                            |               63 |            197 |         3.13 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                                           |                                                                                                                                                                                            |               63 |            198 |         3.14 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_full_reg_0[0]                                                                          |                                                                                                                                                                                            |               90 |            226 |         2.51 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                                                  |                                                                                                                                                                                            |               88 |            234 |         2.66 |
|  sys_clk        |                                                                                                                                                                                                                       | sys_rst                                                                                                                                                                                    |              149 |            400 |         2.68 |
|  sys_clk        |                                                                                                                                                                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset                                                                                     |              256 |            609 |         2.38 |
|  sys_clk        |                                                                                                                                                                                                                       |                                                                                                                                                                                            |              429 |           1203 |         2.80 |
+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


