// Seed: 3592545962
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  assign module_1._id_3 = 0;
  output wor id_1;
  assign id_1 = -1 ==? id_2;
  assign id_1 = !id_3;
endmodule
module module_0 #(
    parameter id_0 = 32'd29,
    parameter id_3 = 32'd36,
    parameter id_6 = 32'd60
) (
    input tri1 _id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri _id_3,
    output wire id_4,
    input supply1 id_5,
    input uwire module_1
);
  initial begin : LABEL_0
  end
  and primCall (id_4, id_8, id_9, id_5, id_10.id_9, id_11);
  struct packed {
    logic [1 'b0 : id_3  ==  -1] id_8;
    logic [id_0  -  -1 : id_6]   id_9;
  } [1 : $realtime] id_10;
  wire id_11;
  assign id_10.id_9 = -1;
  module_0 modCall_1 (
      id_11,
      id_10,
      id_10
  );
endmodule
