Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/app/Vivado/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TopTest_behav xil_defaultlib.TopTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'instruction_in' [F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/Datapath.sv:176]
WARNING: [VRFC 10-5021] port 'mem_write_EX_MEM' is not connected on this instance [F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/Datapath.sv:121]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/Adder4.sv" Line 1. Module Adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/pipeline/Control_ID_EX.sv" Line 1. Module Control_ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/BranchControl.sv" Line 1. Module BranchControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/BranchComparasion.sv" Line 1. Module BranchComparasion doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/ALUcontrol.sv" Line 1. Module ALUcontrol doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/ALU.sv" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/pipeline/Control_EX_MEM.sv" Line 1. Module Control_EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/pipeline/Control_MEM_WB.sv" Line 1. Module Control_MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/ControlUnit.sv" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/Adder4.sv" Line 1. Module Adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/pipeline/Control_ID_EX.sv" Line 1. Module Control_ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/BranchControl.sv" Line 1. Module BranchControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/BranchComparasion.sv" Line 1. Module BranchComparasion doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/ALUcontrol.sv" Line 1. Module ALUcontrol doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/ALU.sv" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/pipeline/Control_EX_MEM.sv" Line 1. Module Control_EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/pipeline/Control_MEM_WB.sv" Line 1. Module Control_MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/sources_1/dut/ControlUnit.sv" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux2
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Adder4
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Control_ID_EX
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.BranchComparasion
Compiling module xil_defaultlib.Mux3
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Control_EX_MEM
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Control_MEM_WB
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DUT
Compiling module xil_defaultlib.TopTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopTest_behav
