/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [4:0] _04_;
  wire [18:0] _05_;
  reg [3:0] _06_;
  wire [26:0] _07_;
  wire [6:0] _08_;
  wire [12:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [14:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [19:0] celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_40z;
  wire [7:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_50z;
  wire [14:0] celloutsig_0_51z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [39:0] celloutsig_0_68z;
  wire [7:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_76z;
  wire [3:0] celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [19:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = ~(celloutsig_0_40z[1] & celloutsig_0_18z[3]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z[2] & celloutsig_0_1z);
  assign celloutsig_0_58z = ~(celloutsig_0_45z & _00_);
  assign celloutsig_0_59z = ~(celloutsig_0_20z[5] & celloutsig_0_8z);
  assign celloutsig_0_85z = ~(celloutsig_0_8z & celloutsig_0_58z);
  assign celloutsig_1_18z = ~(celloutsig_1_5z[4] & celloutsig_1_8z[5]);
  assign celloutsig_0_6z = !(in_data[19] ? celloutsig_0_4z : celloutsig_0_0z[7]);
  assign celloutsig_0_45z = ~celloutsig_0_21z;
  assign celloutsig_0_33z = ~((celloutsig_0_20z[1] | celloutsig_0_21z) & (celloutsig_0_6z | celloutsig_0_14z));
  assign celloutsig_0_56z = ~((celloutsig_0_10z[2] | celloutsig_0_4z) & (celloutsig_0_51z[3] | celloutsig_0_27z));
  assign celloutsig_0_27z = ~((celloutsig_0_24z[4] | celloutsig_0_11z) & (celloutsig_0_2z[4] | celloutsig_0_0z[12]));
  assign celloutsig_0_4z = celloutsig_0_3z | celloutsig_0_2z[1];
  assign celloutsig_0_11z = celloutsig_0_8z | celloutsig_0_0z[5];
  assign celloutsig_0_1z = celloutsig_0_0z[8] | in_data[18];
  assign celloutsig_0_14z = _03_ | celloutsig_0_11z;
  assign celloutsig_0_21z = celloutsig_0_15z | celloutsig_0_0z[3];
  assign celloutsig_1_3z = celloutsig_1_2z[13:11] + celloutsig_1_0z[3:1];
  assign celloutsig_0_17z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_15z } + { celloutsig_0_9z[10], celloutsig_0_11z, celloutsig_0_3z };
  reg [3:0] _27_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _27_ <= 4'h0;
    else _27_ <= { in_data[66:64], celloutsig_0_1z };
  assign { _04_[3], _01_, _03_, _04_[0] } = _27_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 4'h0;
    else _06_ <= celloutsig_1_0z[4:1];
  reg [26:0] _29_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _29_ <= 27'h0000000;
    else _29_ <= { celloutsig_0_9z[5:2], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_14z };
  assign { _07_[26:21], _05_[18:10], _00_, _07_[10:0] } = _29_;
  reg [6:0] _30_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _30_ <= 7'h00;
    else _30_ <= in_data[24:18];
  assign { _02_, _08_[5:0] } = _30_;
  assign celloutsig_1_0z = in_data[115:111] & in_data[110:106];
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z } & { in_data[69:66], _04_[3], _01_, _03_, _04_[0], celloutsig_0_1z, _04_[3], _01_, _03_, _04_[0] };
  assign celloutsig_0_29z = { celloutsig_0_20z[3:0], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z } / { 1'h1, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_13z = { _06_[2:0], celloutsig_1_7z } / { 1'h1, celloutsig_1_3z[1:0], celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_13z[5:2] / { 1'h1, celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_0_39z = in_data[19:8] === { celloutsig_0_34z[4:1], celloutsig_0_32z, _02_, _08_[5:0] };
  assign celloutsig_0_8z = celloutsig_0_0z[9:7] >= { celloutsig_0_2z[1:0], celloutsig_0_5z };
  assign celloutsig_1_4z = in_data[136:115] >= { in_data[130:129], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_2z[14:5], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_4z } >= { celloutsig_1_2z[18:4], celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_0z[9:6], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_10z } <= { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_32z = _08_[4:0] || { celloutsig_0_13z[3:0], celloutsig_0_27z };
  assign celloutsig_0_22z = { celloutsig_0_2z, celloutsig_0_21z, _04_[3], _01_, _03_, _04_[0] } || { in_data[50:46], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_68z = { in_data[77:56], celloutsig_0_42z, celloutsig_0_11z, celloutsig_0_45z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_47z } % { 1'h1, celloutsig_0_58z, _04_[3], _01_, _03_, _04_[0], celloutsig_0_25z, celloutsig_0_56z, celloutsig_0_51z, celloutsig_0_39z, celloutsig_0_22z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z[2:1], _06_ } % { 1'h1, celloutsig_1_3z[0], _06_[3:1], in_data[96] };
  assign celloutsig_0_20z = { celloutsig_0_2z[4], celloutsig_0_2z, celloutsig_0_17z } % { 1'h1, celloutsig_0_9z[10:6], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[18:6] % { 1'h1, in_data[56:45] };
  assign celloutsig_0_44z = { _01_, _03_, _04_[0], celloutsig_0_17z, celloutsig_0_11z } % { 1'h1, celloutsig_0_34z[12:7] };
  assign celloutsig_1_9z = { celloutsig_1_6z[3:2], _06_ } % { 1'h1, _06_[2:1], celloutsig_1_3z };
  assign celloutsig_0_51z = celloutsig_0_1z ? { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z } : { celloutsig_0_24z[6:2], celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_0_42z = - { celloutsig_0_34z[7:6], celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_76z = - { celloutsig_0_50z[4], celloutsig_0_14z, celloutsig_0_59z };
  assign celloutsig_0_19z = - celloutsig_0_12z[2:0];
  assign celloutsig_0_24z = - { _05_[15:13], celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_0z[9], _04_[3], _01_, _03_, _04_[0] } !== celloutsig_0_10z;
  assign celloutsig_0_69z = ~ celloutsig_0_68z[32:25];
  assign celloutsig_0_31z = { celloutsig_0_13z, celloutsig_0_1z } | { _02_, _08_[5:1] };
  assign celloutsig_1_2z = { in_data[165:151], celloutsig_1_0z } | { celloutsig_1_0z[0], _06_, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = celloutsig_0_10z | { celloutsig_0_0z[9:6], celloutsig_0_8z };
  assign celloutsig_0_3z = | { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_84z = { _01_, _03_, _04_[0], celloutsig_0_58z } >> { celloutsig_0_69z[1], celloutsig_0_76z };
  assign celloutsig_0_50z = { in_data[23:19], celloutsig_0_33z } << celloutsig_0_44z[6:1];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_4z } >> { _06_[3:2], _06_ };
  assign celloutsig_0_12z = { _01_, _03_, _04_[0], celloutsig_0_4z } >> celloutsig_0_10z[4:1];
  assign celloutsig_0_34z = { celloutsig_0_0z[11:5], celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_17z } <<< { celloutsig_0_9z[9:2], celloutsig_0_25z, celloutsig_0_10z, _04_[3], _01_, _03_, _04_[0] };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } <<< celloutsig_0_9z[4:0];
  assign celloutsig_0_25z = { celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_16z } >>> { _05_[17], celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_40z = { celloutsig_0_13z[3:1], celloutsig_0_6z, celloutsig_0_29z } - { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_2z = in_data[91:87] - { celloutsig_0_0z[10:7], celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_6z[4:2] ^ celloutsig_1_3z;
  assign celloutsig_1_8z = { celloutsig_1_2z[4], celloutsig_1_0z } ^ in_data[112:107];
  assign celloutsig_0_18z = { celloutsig_0_0z[9], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_3z } ^ { in_data[50:47], celloutsig_0_17z };
  assign _04_[2:1] = { _01_, _03_ };
  assign _05_[9:0] = { _00_, celloutsig_0_50z, celloutsig_0_19z };
  assign _07_[20:11] = { _05_[18:10], _00_ };
  assign _08_[6] = _02_;
  assign { out_data[128], out_data[99:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
