(set-logic ALL_SUPPORTED)

(declare-fun v!4 () (_ BitVec 32))
(declare-fun v!8 () (_ BitVec 32))
(declare-fun v!12 () (_ BitVec 32))
(declare-fun v!15 () (_ BitVec 32))

(declare-fun t!0 () Real)
(declare-fun t!1 () Real)
(declare-fun t!2 () Real)
(declare-fun t!3 () Real)
(declare-fun t!4 () Real)
(declare-fun t!5 () Real)
(declare-fun t!6 () Real)
(declare-fun t!7 () Real)
(declare-fun t!8 () Real)
(declare-fun t!9 () Real)
(declare-fun t!10 () Real)
(declare-fun t!11 () Real)
(declare-fun t!12 () Real)
(declare-fun t!13 () Real)
(declare-fun t!14 () Real)

(declare-fun rf!3 () Real)
(declare-fun rf!7 () Real)
(declare-fun rf!11 () Real)
(declare-fun rf!14 () Real)

(assert (bvsle (_ bv2 32) v!15))

(assert (< 0 t!0))
(assert (< 0 t!1))
(assert (< 0 t!2))
(assert (< 0 t!3))
(assert (< 0 t!4))
(assert (< 0 t!5))
(assert (< 0 t!6))
(assert (< 0 t!7))
(assert (< 0 t!8))
(assert (< 0 t!9))
(assert (< 0 t!10))
(assert (< 0 t!11))
(assert (< 0 t!12))
(assert (< 0 t!13))
(assert (< 0 t!14))

(assert (and (< t!10 t!11) (< t!11 t!12) (< t!12 t!13) (< t!6 t!7) (< t!7 t!8) (< t!8 t!9) (< t!2 t!3) (< t!3 t!4) (< t!4 t!5) (< t!0 t!1) (< t!1 t!2) (< t!2 t!6) (< t!6 t!10) (< t!10 t!14)))

(assert (and
  (=> (= 1 rf!14) (and (< t!1 t!14) (= (_ bv0 32) v!15)))
  (=> (= 4 rf!14) (and (< t!4 t!14) (= v!4 v!15)))
  (or (= 4 rf!14) (= 1 rf!14))
  (=> (= 0 rf!3) (and (< t!0 t!3) (= (_ bv0 32) v!4)))
  (=> (= 8 rf!3) (and (< t!8 t!3) (= (bvadd v!8 (_ bv1 32)) v!4)))
  (=> (= 12 rf!3) (and (< t!12 t!3) (= (bvadd v!12 (_ bv1 32)) v!4)))
  (or (= 12 rf!3) (or (= 8 rf!3) (= 0 rf!3)))
  (=> (= 0 rf!7) (and (< t!0 t!7) (= (_ bv0 32) v!8)))
  (=> (= 8 rf!7) (and (< t!8 t!7) (= (bvadd v!8 (_ bv1 32)) v!8)))
  (=> (= 12 rf!7) (and (< t!12 t!7) (= (bvadd v!12 (_ bv1 32)) v!8)))
  (or (= 12 rf!7) (or (= 8 rf!7) (= 0 rf!7)))
  (=> (= 0 rf!11) (and (< t!0 t!11) (= (_ bv0 32) v!12)))
  (=> (= 8 rf!11) (and (< t!8 t!11) (= (bvadd v!8 (_ bv1 32)) v!12)))
  (=> (= 12 rf!11) (and (< t!12 t!11) (= (bvadd v!12 (_ bv1 32)) v!12)))
  (=> true (or (= 12 rf!11) (or (= 8 rf!11) (= 0 rf!11))))))

(assert (and
  (=> (and (= 1 rf!14) (< t!1 t!4)) (< t!14 t!4))
  (=> (and (= 4 rf!14) (< t!4 t!1)) (< t!14 t!1))
  (=> (and (= 0 rf!3) (< t!0 t!8)) (< t!3 t!8))
  (=> (and (= 0 rf!3) (< t!0 t!12)) (< t!3 t!12))
  (=> (and (= 8 rf!3) (< t!8 t!0)) (< t!3 t!0))
  (=> (and (= 8 rf!3) (< t!8 t!12)) (< t!3 t!12))
  (=> (and (= 12 rf!3) (< t!12 t!0)) (< t!3 t!0))
  (=> (and (= 12 rf!3) (< t!12 t!8)) (< t!3 t!8))
  (=> (and (= 0 rf!7) (< t!0 t!8)) (< t!7 t!8))
  (=> (and (= 0 rf!7) (< t!0 t!12)) (< t!7 t!12))
  (=> (and (= 8 rf!7) (< t!8 t!0)) (< t!7 t!0))
  (=> (and (= 8 rf!7) (< t!8 t!12)) (< t!7 t!12))
  (=> (and (= 12 rf!7) (< t!12 t!0)) (< t!7 t!0))
  (=> (and (= 12 rf!7) (< t!12 t!8)) (< t!7 t!8))
  (=> (and (= 0 rf!11) (< t!0 t!8)) (< t!11 t!8))
  (=> (and (= 0 rf!11) (< t!0 t!12)) (< t!11 t!12))
  (=> (and (= 8 rf!11) (< t!8 t!0)) (< t!11 t!0))
  (=> (and (= 8 rf!11) (< t!8 t!12)) (< t!11 t!12))
  (=> (and (= 12 rf!11) (< t!12 t!0)) (< t!11 t!0))
  (=> (and (= 12 rf!11) (< t!12 t!8)) (< t!11 t!8))))

(assert (and (distinct t!1 t!4) (distinct t!0 t!8 t!12)))

(check-sat)

