

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:14:51 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       Chan_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2359293|  2359293|  2359293|  2359293|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop            |  2359292|  2359292|     90742|          -|          -|    26|    no    |
        | + Col_Loop           |    90740|    90740|      3490|          -|          -|    26|    no    |
        |  ++ Filter1_Loop     |     3488|     3488|       109|          -|          -|    32|    no    |
        |   +++ W_Row_Loop     |      105|      105|        35|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop   |       33|       33|        11|          -|          -|     3|    no    |
        |     +++++ Chan_Loop  |        8|        8|         4|          2|          1|     3|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    412|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        3|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    191|    -|
|Register         |        -|      -|     247|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      5|     618|   1547|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_cud_U1  |conv_1_fadd_32ns_cud  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_eOg_U3  |conv_1_fcmp_32ns_eOg  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_dEe_U2  |conv_1_fmul_32ns_dEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U     |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_U  |conv_1_conv_1_weibkb  |        2|  0|   0|    0|   864|   32|     1|        27648|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        3|  0|   0|    0|   896|   64|     2|        28672|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln26_1_fu_489_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_2_fu_472_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln26_3_fu_499_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_4_fu_540_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln26_5_fu_553_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_6_fu_563_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln26_fu_412_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_364_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_322_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln8_fu_288_p2      |     +    |      0|  0|  14|          10|           5|
    |c_fu_312_p2            |     +    |      0|  0|  15|           5|           1|
    |ch_fu_573_p2           |     +    |      0|  0|  10|           2|           1|
    |f_fu_346_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_300_p2            |     +    |      0|  0|  15|           5|           1|
    |wc_fu_462_p2           |     +    |      0|  0|  10|           2|           1|
    |wr_fu_384_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_442_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_483_p2   |     -    |      0|  0|  15|           6|           6|
    |sub_ln26_3_fu_520_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_402_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln34_fu_615_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_306_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_340_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_378_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_456_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_526_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_603_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_597_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_294_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln34_fu_609_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 412|         208|         190|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_ch_0_phi_fu_248_p4  |   9|          2|    2|          4|
    |c_0_reg_175                    |   9|          2|    5|         10|
    |ch_0_reg_244                   |   9|          2|    2|          4|
    |f_0_reg_187                    |   9|          2|    6|         12|
    |grp_fu_268_p0                  |  15|          3|   32|         96|
    |grp_fu_268_p1                  |  15|          3|   32|         96|
    |phi_mul_reg_163                |   9|          2|   10|         20|
    |r_0_reg_151                    |   9|          2|    5|         10|
    |w_sum_0_reg_209                |   9|          2|   32|         64|
    |w_sum_1_reg_221                |   9|          2|   32|         64|
    |w_sum_2_reg_256                |   9|          2|   32|         64|
    |wc_0_reg_233                   |   9|          2|    2|          4|
    |wr_0_reg_198                   |   9|          2|    2|          4|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 191|         42|  196|        466|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln8_reg_630                  |  10|   0|   10|          0|
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_175                      |   5|   0|    5|          0|
    |c_reg_646                        |   5|   0|    5|          0|
    |ch_0_reg_244                     |   2|   0|    2|          0|
    |ch_reg_735                       |   2|   0|    2|          0|
    |conv_out_addr_reg_674            |  15|   0|   15|          0|
    |f_0_reg_187                      |   6|   0|    6|          0|
    |f_reg_659                        |   6|   0|    6|          0|
    |icmp_ln24_reg_721                |   1|   0|    1|          0|
    |icmp_ln24_reg_721_pp0_iter1_reg  |   1|   0|    1|          0|
    |phi_mul_reg_163                  |  10|   0|   10|          0|
    |r_0_reg_151                      |   5|   0|    5|          0|
    |r_reg_638                        |   5|   0|    5|          0|
    |sext_ln26_1_reg_692              |  10|   0|   12|          2|
    |sext_ln26_reg_687                |   6|   0|    6|          0|
    |sub_ln26_2_reg_711               |   6|   0|    6|          0|
    |sub_ln26_3_reg_716               |  13|   0|   13|          0|
    |w_sum_0_reg_209                  |  32|   0|   32|          0|
    |w_sum_1_reg_221                  |  32|   0|   32|          0|
    |w_sum_2_reg_256                  |  32|   0|   32|          0|
    |wc_0_reg_233                     |   2|   0|    2|          0|
    |wc_reg_706                       |   2|   0|    2|          0|
    |wr_0_reg_198                     |   2|   0|    2|          0|
    |wr_reg_682                       |   2|   0|    2|          0|
    |zext_ln14_reg_651                |  10|   0|   16|          6|
    |zext_ln26_reg_664                |   6|   0|   64|         58|
    |zext_ln35_1_reg_669              |   6|   0|   11|          5|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 247|   0|  318|         71|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

