// Seed: 4049492737
module module_0;
  logic [7:0][1]
      id_1 (
          0,
          1
      ),
      id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  initial force id_2[1 : ""] = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1 id_0,
    inout  tri0 id_1,
    input  tri  id_2,
    input  wire id_3,
    input  wire id_4,
    output tri1 id_5,
    output tri  id_6
);
  tri0 id_8 = id_1;
  module_0 modCall_1 ();
  assign id_6 = 1;
endmodule
