/*
    mc6821.cpp


    flexemu, an MC6809 emulator running FLEX
    Copyright (C) 1997-2022  W. Schwotzer

    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation; either version 2 of the License, or
    any later version.

    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this program; if not, write to the Free Software
    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
*/


#include "misc1.h"
#include <stdio.h>

#include "mc6821.h"

Mc6821::Mc6821() : cra(0), ora(0), ddra(0), crb(0), orb(0), ddrb(0),
                   cls(ControlLine::NONE)
{
}

Mc6821::~Mc6821()
{
}

void Mc6821::resetIo()
{
    cra = 0;    // control register A
    ora = 0;    // output register A
    ddra = 0;   // data direction register A
    crb = 0;    // control register B
    orb = 0;    // output register B
    ddrb = 0;   // data direction register B

    cls = ControlLine::NONE; // control lines CA1, CA2, CB1, CB2

}

Byte Mc6821::readIo(Word offset)
{
    switch (offset & 0x03)
    {
        case 0:
            if (cra & 0x04)         // check data direction bit
            {
                Byte result = readInputA(); // get data from HW-input
                cra &= 0xbf;    // clear IRQA2 flag
                cra &= 0x7f;    // clear IRQA1 flag

                if ((cra & 0x38) == 0x20)
                {
                    cls &= ~ControlLine::CA2;
                }

                return result; // read output register A
            }
            else
            {
                return ddra;
            }

        case 1:
            requestInputA();        // request for input
            return cra;

        case 2:
            if (crb & 0x04)         // check data direction bit
            {
                Byte result = readInputB(); // get data from HW-input
                crb &= 0xbf;    // clear IRQB2 flag
                crb &= 0x7f;    // clear IRQB1 flag
                return result; // read output register B
            }
            else
            {
                return ddrb;
            }

        case 3:
            requestInputB();        // request for input
            return crb;
    }

    return 0;
}

// read data from port-Pins (should be overwritten by subclass)
// if non strobed data input should be read

Byte Mc6821::readInputA()
{
    return ora;
}

Byte Mc6821::readInputB()
{
    return orb;
}

// request for data from port-Pins (should be implemented by subclass)
// if strobed data input should be read

void Mc6821::requestInputA()
{
}

void Mc6821::requestInputB()
{
}


void Mc6821::writeIo(Word offset, Byte val)
{
    switch (offset & 0x03)
    {
        case 0:
            if (BTST2(cra))     // check data direction bit
            {
                ora = val & ddra;
                writeOutputA(ora); // write output to port-Pins
            }
            else
            {
                ddra = val;
            }

            break;

        case 1:
            cra = val;

            if ((cra & 0x30) == 0x30)
            {
                if (BTST3(cra))
                {
                    cls |= ControlLine::CA2;
                }
                else
                {
                    cls &= ~ControlLine::CA2;
                }
            }

            break;

        case 2:
            if (BTST2(crb))     // check data direction bit
            {
                orb = val & ddrb;
                writeOutputB(orb); // write output to port-Pins

                if ((crb & 0x38) == 0x20)
                {
                    cls &= ~ControlLine::CB2;
                }
            }
            else
            {
                ddrb = val;
            }

            break;

        case 3:
            crb = val;

            if ((crb & 0x30) == 0x30)
            {
                if (BTST3(crb))
                {
                    cls |= ControlLine::CB2;
                }
                else
                {
                    cls &= ~ControlLine::CB2;
                }
            }

            break;
    }
}

// write output to port-Pins (should be overwritten by subclass)

void Mc6821::writeOutputA(Byte)
{
}

void Mc6821::set_irq_A()
{
}

void Mc6821::set_irq_B()
{
}


void Mc6821::writeOutputB(Byte)
{
}

// generate an active transition on CA1, CA2, CB1 or CB2

void Mc6821::activeTransition(Mc6821::ControlLine control_line)
{
    switch (control_line)
    {
        case ControlLine::CA1:
            BSET7(cra);     // set IRQA1 flag

            if (BTST0(cra))
            {
                set_irq_A();    // send an interrupt to CPU
            }

            if ((cra & 0x38) == 0x20)
            {
                cls |= ControlLine::CA2;
            }
            break;

        case ControlLine::CA2:
            if (BTST5(cra))
            {
                BSET6(cra); // set IRQA2 flag

                if (BTST3(cra))
                {
                    // send an interrupt to CPU
                }
            }
            else if (!BTST5(cra))
            {
                BSET6(cra); // set IRQA2 flag

                if (BTST3(cra))
                {
                    set_irq_A();
                }
            }
            break;

        case ControlLine::CB1:
            BSET7(crb);     // set IRQB1 flag

            if (BTST0(crb))
            {
                set_irq_B();    // send an interrupt to CPU
            }

            if ((crb & 0x38) == 0x20)
            {
                cls |= ControlLine::CB2;
            }
            break;

        case ControlLine::CB2:
            if (BTST5(crb))
            {
                BSET6(crb); // set IRQB2 flag

                if (BTST3(crb))
                {
                    // send an interrupt to CPU
                }
            }
            else if (!BTST5(crb))
            {
                BSET6(crb); // set IRQB2 flag

                if (BTST3(crb))
                {
                    set_irq_B();
                }
            }
            break;

        case ControlLine::NONE:
        default:
            break;
    }
}


// test contol lines CB1 or CB2
// contents of control lines only valid, if used as outputs

bool Mc6821::testControlLine(Mc6821::ControlLine control_line)
{
    return (cls & control_line) != ControlLine::NONE;
}

