#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 18 14:55:41 2021
# Process ID: 17428
# Current directory: C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8612 C:\Users\Kalud\Desktop\Studium\Studium_ab_2020\SS2021\Faecher\VHDL\Labor\__Versuch_1\vivado\intro1\intro1.xpr
# Log file: C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/vivado.log
# Journal file: C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Kalud/Documents/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1005.086 ; gain = 0.000
update_compile_order -fileset sources_1
sexit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 18 16:18:13 2021...
Labor/__Versuch_1/vorlagen/testbench_generator/generate_testbench.tcl
# variable tfh
# variable module
# variable inputBitPorts
# variable inputBusPorts
# variable outputBitPorts
# variable outputBusPorts
# variable inoutBitPorts
# variable inoutBusPorts
# catch {unset inputBusPorts}
# catch {unset outputBusPorts}
# catch {unset inoutBusPorts}
# set tfh {}
# set filename {}
# set mode {w}
# set cell {}
# set returnString 0
# proc vhdlTestbench {} {
# 	# Summary :
# 
# 	# Argument Usage:
# 
# 	# Return Value:
# 	# VHDL testbench
# 
# 	# Categories: xilinxtclstore, designutils
# 
# 	variable module
# 	variable inputBitPorts
# 	variable inputBusPorts
# 	variable outputBitPorts
# 	variable outputBusPorts
# 	variable inoutBitPorts
# 	variable inoutBusPorts
# 
# 	set component_port_lines [list]
# 	set signal_lines [list]
# 	set instance_port_lines [list]
# 	# Process input single bit ports
# 	foreach port [lsort -dictionary $inputBitPorts] {
# 		lappend component_port_lines [list "$port" "in std_logic;"]
# 		lappend signal_lines [list "$port" "std_logic;"]
# 		lappend instance_port_lines [list "$port" "$port,"]
# 	}
# 	# Process input bus ports
# 	foreach {port busInfo} [array2sortedList inputBusPorts] {
# 		lassign $busInfo width stop start
# 		if {$start>$stop} {
# 			lappend component_port_lines [list "$port" "in std_logic_vector($start downto $stop);"]
# 			lappend signal_lines [list "$port" "std_logic_vector($start downto $stop);"]
# 		lappend instance_port_lines [list "${port}($start downto $stop)" "${port}($start downto $stop),"]
# 	 } else {
# 			lappend component_port_lines [list "$port" "in std_logic_vector($start to $stop);"]
# 			lappend signal_lines [list "$port" "std_logic_vector($start to $stop);"]
# 		lappend instance_port_lines [list "${port}($start to $stop)" "${port}($start to $stop),"]
# 		}
# 	}
# 	# Process output single bit ports
# 	foreach port [lsort -dictionary $outputBitPorts] {
# 		lappend component_port_lines [list "$port" "out	std_logic;"]
# 		lappend signal_lines [list "$port" "std_logic;"]
# 		lappend instance_port_lines [list "$port" "$port,"]
# 	}
# 	# Process output bus ports
# 	foreach {port busInfo} [array2sortedList outputBusPorts] {
# 		lassign $busInfo width stop start
# 		if {$start>$stop} {
# 			lappend component_port_lines [list "$port"	"out std_logic_vector($start downto $stop);"]
# 			lappend signal_lines [list "$port" "std_logic_vector($start downto $stop);"]
# 		lappend instance_port_lines [list "${port}($start downto $stop)" "${port}($start downto $stop),"]
# 		} else {
# 			lappend component_port_lines [list "$port" "out	std_logic_vector($start to $stop);"]
# 			lappend signal_lines [list "$port" "std_logic_vector($start to $stop);"]
# 		lappend instance_port_lines [list "${port}($start to $stop)" "${port}($start to $stop),"]
# 		}
# 	}
# 	# Process inout single bit ports
# 	foreach port [lsort -dictionary $inoutBitPorts] {
# 		lappend component_port_lines [list "$port" "inout	std_logic;"]
# 		lappend signal_lines [list "$port" "std_logic;"]
# 		lappend instance_port_lines [list "$port" "$port,"]
# 	}
# 	# Process inout bus ports
# 	foreach {port busInfo} [array2sortedList inoutBusPorts] {
# 		lassign $busInfo width stop start
# 		if {$start>$stop} {
# 			lappend component_port_lines [list "$port" "inout std_logic_vector($start downto $stop);"]
# 			lappend signal_lines [list "$port" "std_logic_vector($start downto $stop);"]
# 		lappend instance_port_lines [list "${port}($start downto $stop)" "${port}($start downto $stop),"]
# 		} else {
# 			lappend component_port_lines [list "$port" "inout std_logic_vector($start to $stop);"]
# 			lappend signal_lines [list "$port" "std_logic_vector($start to $stop);"]
# 		lappend instance_port_lines [list "${port}($start to $stop)" "${port}($start to $stop),"]
# 	 }
# 	}
# 
# 	# Build component ports
# 	# Detect maximum column width to align columns
# 	set maxWidth 0
# 	foreach component_port_line $component_port_lines {
# 		if {[regexp {^\s*\-\-} $component_port_line]} {
# 			# Skip component_port lines that are just comments
# 			continue
# 		}
# 		set width [string length [lindex $component_port_line 0]]
# 		if {![info exist maxWidth] || $maxWidth < $width} {
# 			set maxWidth $width
# 		}
# 	}
# 	set component_ports {}
# 	foreach component_port_line $component_port_lines {
# 		if {[regexp {^\s*\-\-} $component_port_line]} {
# 			# component_port lines that are just comments
# 			append component_ports "\n			$component_port_line"
# 			continue
# 		}
# 		append component_ports [format "\n			%-${maxWidth}s : %-${maxWidth}s" [lindex $component_port_line 0] [lindex $component_port_line 1]]
# 	}
# 	# Remove the last semi-colon
# 	set index [string last {;} $component_ports]
# 	set component_ports [string replace $component_ports $index $index {}]
# 
# 	# Build signals
# 	# Detect maximum column width to align columns
# 	set maxWidth 0
# 	foreach signal_line $signal_lines {
# 		if {[regexp {^\s*\-\-} $signal_line]} {
# 			# Skip signal lines that are just comments
# 			continue
# 		}
# 		set width [string length [lindex $signal_line 0]]
# 		if {![info exist maxWidth] || $maxWidth < $width} {
# 			set maxWidth $width
# 		}
# 	}
# 	set signals {}
# 	foreach signal_line $signal_lines {
# 		if {[regexp {^\s*\-\-} $signal_line]} {
# 			# signal lines that are just comments
# 			append signals "\n	$signal_line"
# 			continue
# 		}
# 		append signals [format "\n	signal tb_%-${maxWidth}s : %-${maxWidth}s" [lindex $signal_line 0] [lindex $signal_line 1]]
# 	}
# 
# 	# Build instance ports
# 	# Detect maximum column width to align columns
# 	set maxWidth 0
# 	foreach instance_port_line $instance_port_lines {
# 		if {[regexp {^\s*\-\-} $instance_port_line]} {
# 			# Skip instance_port lines that are just comments
# 			continue
# 		}
# 		set width [string length [lindex $instance_port_line 0]]
# 		if {![info exist maxWidth] || $maxWidth < $width} {
# 			set maxWidth $width
# 		}
# 	}
# 	set instance_ports {}
# 	foreach instance_port_line $instance_port_lines {
# 		if {[regexp {^\s*\-\-} $instance_port_line]} {
# 			# instance_port lines that are just comments
# 			append instance_ports "\n		$instance_port_line"
# 			continue
# 		}
# 		append instance_ports [format "\n		%-${maxWidth}s => tb_%-${maxWidth}s" [lindex $instance_port_line 0] [lindex $instance_port_line 1]]
# 	}
# 	# Remove the last colon
# 	set index [string last {,} $instance_ports]
# 	set instance_ports [string replace $instance_ports $index $index {}]
# 
# 
# 	# generate testbench code
# 	set content [format "library IEEE;
# use IEEE.std_logic_1164.all;
# use IEEE.numeric_std.all;
# 
# entity tb is
# end entity tb;
# 
# architecture struct of tb is
# 
# 	component ${module} is
# 		port (%s
# 		);
# 	end component;
# 	
# 	%s
# 
# 	constant clk_period : time := 100 ns;
# 	constant reset_active_time : time := clk_period;
# 	constant reset_active_level : std_logic := '0';
# 	
# 	
# begin
# 	uut: ${module} port map (%s
# 	);
# 
# 	clk_process: process
# 	begin
# 		<clk> <= '0';
# 		wait for clk_period / 2;
# 		<clk> <= '1';
# 		wait for clk_period / 2;
# 	end process;
# 
# 	stimulus_process: process
# 	begin
# 		<reset> <= reset_active_level;
# 		wait for reset_active_time;
# 		<reset> <= not reset_active_level;
# 		-- ...
# 		wait;
# 	end process;
# 
# end struct;
# 	" $component_ports $signals $instance_ports]
# 
# 	return $content
# }
# proc sortPins { pins &bus &bit } {
# 	# Summary : sort list of pins into busses and bit ports by removing hiearchical
# 	# prefixes, and assigns them to the specified array and list, respectively
# 
# 	# Argument Usage:
# 	# pins :
# 	# &bus :
# 	# &bit :
# 
# 	# Return Value:
# 	# 0
# 
# 	# Categories: xilinxtclstore, designutils
# 
# 	 upvar ${&bus} busPorts
# 	 upvar ${&bit} bitPorts
# 	 array set busPorts [list ]
# 	 set bitPorts [list]
# 
# 	 foreach pin $pins {
# 			set busName [get_property -quiet BUS_NAME [get_pins $pin]]
# 			if {![info exist busPorts($busName)] && [llength $busName]} {
# 				 set busWidth [get_property -quiet BUS_WIDTH [get_pins $pin]]
# 				 set busStart [get_property -quiet BUS_START [get_pins $pin]]
# 				 set busStop	[get_property -quiet BUS_STOP	[get_pins $pin]]
# 				 array set busPorts [list $busName [list $busWidth $busStop $busStart]]
# 			} elseif {[llength $busName] == 0} {
# 				 lappend bitPorts [get_property -quiet REF_PIN_NAME $pin]
# 			}
# 	 }
# 	 return 0
# }
# proc sortPorts { ports &bus &bit } {
# 	# Summary : sort list of ports into busses and bit ports, and assigns
# 	# them to the specified array and list, respectively
# 
# 	# Argument Usage:
# 	# ports :
# 	# &bus :
# 	# &bit :
# 
# 	# Return Value:
# 	# 0
# 
# 	# Categories: xilinxtclstore, designutils
# 
# 	upvar ${&bus} busPorts
# 	upvar ${&bit} bitPorts
# 	array set busPorts [list ]
# 	set bitPorts [list]
# 
# 	foreach port $ports {
# 		set busName [get_property -quiet BUS_NAME [get_ports $port]]
# 		if {![info exist busPorts($busName)] && [llength $busName]} {
# 			set busWidth [get_property -quiet BUS_WIDTH [get_ports $port]]
# 			set busStart [get_property -quiet BUS_START [get_ports $port]]
# 			set busStop	[get_property -quiet BUS_STOP	[get_ports $port]]
# 			array set busPorts [list $busName [list $busWidth $busStop $busStart]]
# 		} elseif {[llength $busName] == 0} {
# 			lappend bitPorts $port
# 		}
# 	}
# 	return 0
# }
# proc array2sortedList { &ar } {
# 	# Summary : convert an array into a sorted list
# 
# 	# Argument Usage:
# 	# &ar : Array passed by reference
# 
# 	# Return Value:
# 	# sorted list
# 
# 	# Categories: xilinxtclstore, designutils
# 
# 	upvar ${&ar} ar
# 	set sortedList [list]
# 	foreach key [lsort -dictionary [array names ar]] {
# 		lappend sortedList $key
# 		lappend sortedList $ar($key)
# 	}
# 	return $sortedList
# }
# set syntax_check_results [check_syntax -quiet -return_string]
# if {$syntax_check_results != ""} {
# 	puts $syntax_check_results
# 	error "ERROR: Design contains syntax errors. Cannot continue."
# }
# update_compile_order -fileset sources_1
# if {[catch {synth_design -rtl -name rtl_1} msg]} {
# 	set errMsg $msg
# 	error $errMsg
# }
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: counter4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1297.039 ; gain = 252.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter4' [C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.srcs/sources_1/imports/vorlagen_v1/counter4.vhd:15]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.srcs/sources_1/imports/vorlagen_v1/counter4.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'counter4' (1#1) [C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.srcs/sources_1/imports/vorlagen_v1/counter4.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1373.496 ; gain = 328.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1379.219 ; gain = 334.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1379.219 ; gain = 334.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1379.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1430.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1483.668 ; gain = 438.898
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1483.668 ; gain = 478.582
# if { [catch {current_instance .}]} {
# 	set errMsg "ERROR: No open design. An elaborated design must be open to run this command."
# 	error $errMsg
# }
INFO: [Vivado 12-618] Current instance is the top level of design 'rtl_1'.
# set current_instance [current_instance -quiet .]
# if {$cell != {}} {
# 	set module [get_property -quiet REF_NAME $cell]
# 	set isTop 0
# } else {
# 	# If top-level, then $current_instance is empty
# 	if {$current_instance == {}} {
# 		set module [get_property -quiet TOP [current_design]]
# 		set isTop 1
# 	} else {
# 		# We need to change to the top-level so that the list of pins can be extracted from
# 		# the current instance
# 		current_instance -quiet
# 		set module [get_property -quiet REF_NAME [get_cells -quiet $current_instance]]
# 		set isTop 0
# 		set cell $current_instance
# 	}
# }
# regexp {^[\\\s]*(.+?)[\\\s]*$} $module match module
# if {$filename == {}} {
# 	set filename "[get_property DIRECTORY [current_project]]/tb_${module}.vhd"
# }
# if {$isTop} {
# 	# Build data structures for IN ports
# 	set inPorts [lsort [get_ports -quiet -filter DIRECTION==IN]]
# 	array set inputBusPorts [list ]
# 	set inputBitPorts [list]
# 	sortPorts $inPorts inputBusPorts inputBitPorts
# 
# 	# Build data structures for OUT ports
# 	set outPorts [lsort [get_ports -quiet -filter DIRECTION==OUT]]
# 	array set outputBusPorts [list ]
# 	set outputBitPorts [list]
# 	sortPorts $outPorts outputBusPorts outputBitPorts
# 
# 	# Build data structures for INOUT ports
# 	set inoutPorts [lsort [get_ports -quiet -filter DIRECTION==INOUT]]
# 	array set inoutBusPorts [list ]
# 	set inoutBitPorts [list]
# 	sortPorts $inoutPorts inoutBusPorts inoutBitPorts
# } else {
# 	# Build data structures for IN ports
# 	set inPins [lsort [get_pins -quiet -of [get_cells -quiet $cell] -filter DIRECTION==IN]]
# 	array set inputBusPorts [list ]
# 	set inputBitPorts [list]
# 	sortPins $inPins inputBusPorts inputBitPorts
# 
# 	# Build data structures for OUT ports
# 	set outPins [lsort [get_pins -quiet -of [get_cells -quiet $cell] -filter DIRECTION==OUT]]
# 	array set outputBusPorts [list ]
# 	set outputBitPorts [list]
# 	sortPins $outPins outputBusPorts outputBitPorts
# 
# 	# Build data structures for INOUT ports
# 	set inoutPins [lsort [get_pins -quiet -of [get_cells -quiet $cell] -filter DIRECTION==INOUT]]
# 	array set inoutBusPorts [list ]
# 	set inoutBitPorts [list]
# 	sortPorts $inoutPins inoutBusPorts inoutBitPorts
# }
# set content [vhdlTestbench]
# puts "\nCreating testbench for Module $module in [file normalize $filename]"

Creating testbench for Module counter4 in C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/tb_counter4.vhd
# set tfh [open $filename $mode]
# puts $tfh $content
# close $tfh
# if {$current_instance != {}} {
# 	current_instance -quiet
# 	current_instance -quiet $current_instance
# } else {
# 	current_instance -quiet
# }
# close_design
# if {$returnString} {
# 	return $content
# }
# import_files -fileset sim_1 -force $filename
# puts "\nINFO: Testbench $filename generated and added to simulation sources.\n"

INFO: Testbench C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/tb_counter4.vhd generated and added to simulation sources.

# return 0
0
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.srcs/sources_1/imports/vorlagen_v1/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.srcs/sim_1/imports/intro1/tb_counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1491.223 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
"xelab -wto 35d3a229ca57490bbb4035c7924d1efc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Kalud/Documents/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 35d3a229ca57490bbb4035c7924d1efc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.counter4 [counter4_default]
Compiling architecture struct of entity xil_defaultlib.tb
Built simulation snapshot tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Apr 18 17:06:16 2021. For additional details about this file, please refer to the WebTalk help file at C:/Users/Kalud/Documents/vivado/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 116.535 ; gain = 23.809
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 18 17:06:16 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1491.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1491.223 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1491.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1491.223 ; gain = 0.000
close_project
open_project -read_only C:/Users/Kalud/Desktop/gaming/intro11/intro1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Petros/Vivado/intro1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-229] Project 'intro1.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Kalud/Documents/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1491.223 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Kalud/Documents/vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.srcs/sim_1/imports/intro1/tb_counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
"xelab -wto 35d3a229ca57490bbb4035c7924d1efc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Kalud/Documents/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 35d3a229ca57490bbb4035c7924d1efc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.counter4 [counter4_default]
Compiling architecture struct of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1491.223 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1491.223 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/uut/q}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/uut/q_ns}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 1000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.srcs/sources_1/imports/vorlagen_v1/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter4'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
"xelab -wto 35d3a229ca57490bbb4035c7924d1efc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Kalud/Documents/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 35d3a229ca57490bbb4035c7924d1efc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.counter4 [counter4_default]
Compiling architecture struct of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1622.902 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/uut/clk}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/uut/reset}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.srcs/sim_1/imports/intro1/tb_counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.879 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
"xelab -wto 35d3a229ca57490bbb4035c7924d1efc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Kalud/Documents/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 35d3a229ca57490bbb4035c7924d1efc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'counter44' remains a black box since it has no binding entity [C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.srcs/sim_1/imports/intro1/tb_counter4.vhd:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture struct of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1634.879 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.srcs/sources_1/imports/vorlagen_v1/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.srcs/sim_1/imports/intro1/tb_counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim'
"xelab -wto 35d3a229ca57490bbb4035c7924d1efc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Kalud/Documents/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 35d3a229ca57490bbb4035c7924d1efc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.counter4 [counter4_default]
Compiling architecture struct of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1634.879 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/uut/clk}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/uut/reset}} 
run 100 ns
run 100 ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/uut/q}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/uut/q_ns}} 
save_wave_config {C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/tb_behav.wcfg
set_property xsim.view C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/tb_behav.wcfg [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
run 450 ns
current_wave_config {tb_behav.wcfg}
C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/tb_behav.wcfg
add_wave {{/tb/uut/q_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 650 ns
save_wave_config {C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/tb_behav.wcfg}
save_wave_config {C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/tb_behav.wcfg}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vorlagen/vorlagen_v1/sttb_counter4.vhd
update_compile_order -fileset sim_1
set_property top sttb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
assert 3 = 2 + 2;
invalid command name "assert"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Kalud/Desktop/Studium/Studium_ab_2020/SS2021/Faecher/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 18 20:19:50 2021...
