
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: xph2app003
#     Report Created on:  Tue Jun  6 10:55:53 2017
#     Working Directory: /tp/xph2app/xph2app003/Prj_conception/Design/spy
#     SpyGlass Version : 5.6.0
#     Policy Name      : SpyGlass(5.6.0)
#                        dft(5.6.0)
#                        dft_dsm(5.6.0)
#
#     Total Number of Generated Messages :         13
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         13
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                          Line    Wt    Message
======================================================================================
[1]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ../vhd/cordic.vhd                                                             16      2     Architecture CORDIC_top.A is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./spyglass-1/dft/dft_dsm_clocks/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/dft/dft_dsm_clocks/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=dft/dft_dsm_clocks ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                             Alias                         Severity        File                                                                                      Line    Wt    Message
======================================================================================
[4]      Atspeed_11                       Atspeed_11                    Error           ../vhd/cordic.vhd                                                                         9       10    Clock domain 'CORDIC_top.clk' [in 'CORDIC_top.A'] is not controlled by any atspeed clock in capture-atspeed mode (144 flipflop(s) affected). Clock source is port.
[2]      dftMandatory_Constraint_Check    mandatory_constraint_check    InputWarning    ./spyglass-1/dft/dft_dsm_clocks/spyglass_reports/dft/dft_mandatory_sgdc.rpt               21      10    One or more mandatory constraints missing in module 'CORDIC_top.A'. Please see summary report in the reported file
[5]      CG_generateReport                CG_generateReport             Info            ./spyglass-1/dft/dft_dsm_clocks/spyglass_reports/dft_dsm/dft_dsm_clock_gating_cell.rpt    0       10    Clock gating report file './spyglass-1/dft/dft_dsm_clocks/spyglass_reports/dft_dsm/dft_dsm_clock_gating_cell.rpt' is generated
[C]      Info_DftDebugData                Info_DftDebugData             Info            ../vhd/cordic.vhd                                                                         16      1     DFT data for design block 'CORDIC_top.A'
[6]      Info_atSpeedClock                Info_atSpeedClock             Info            ../vhd/cordic.vhd                                                                         16      10    No at-speed test clocks found in design 'CORDIC_top.A'
[B]      Info_testclock                   showSimVal                    Info            ../vhd/cordic.vhd                                                                         16      10    Constraint 'clock -testclock' missing in design 'CORDIC_top.A'
[7]      Info_testmode                    showSimVal                    Info            ../vhd/cordic.vhd                                                                         16      10    'Shift mode' simulation value for design 'CORDIC_top.A' is displayed
[8]      Info_testmode                    showSimVal                    Info            ../vhd/cordic.vhd                                                                         16      10    'Capture mode' simulation value for design 'CORDIC_top.A' is displayed
[9]      Info_testmode                    showSimVal                    Info            ../vhd/cordic.vhd                                                                         16      10    'Capture atspeed mode' simulation value for design 'CORDIC_top.A' is displayed
[A]      Info_testmode                    showSimVal                    Info            ../vhd/cordic.vhd                                                                         16      10    'Functional mode' simulation value for design 'CORDIC_top.A' is displayed
[3]      dftOptional_Constraint_Check     optional_constraint_check     Info            ./spyglass-1/dft/dft_dsm_clocks/spyglass_reports/dft/dft_optional_sgdc.rpt                21      10    One or more optional constraints missing in module 'CORDIC_top.A'. Please see summary report in the reported file
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
