INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'henrikhestnes' on host 'ubuntu' (Linux_x86_64 version 5.4.0-88-generic) on Fri Oct 01 21:05:58 PDT 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS
INFO: [HLS 200-10] In directory '/home/henrikhestnes/Documents/CSE237C_Embedded/ug871-design-files/Introduction/lab1'
Sourcing Tcl script '/home/henrikhestnes/Documents/CSE237C_Embedded/ug871-design-files/Introduction/lab1/fir_prj/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project fir_prj 
INFO: [HLS 200-10] Opening project '/home/henrikhestnes/Documents/CSE237C_Embedded/ug871-design-files/Introduction/lab1/fir_prj'.
INFO: [HLS 200-1510] Running: set_top fir 
INFO: [HLS 200-1510] Running: add_files fir.c 
INFO: [HLS 200-10] Adding design file 'fir.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb fir_test.c 
INFO: [HLS 200-10] Adding test bench file 'fir_test.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb out.gold.dat 
INFO: [HLS 200-10] Adding test bench file 'out.gold.dat' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/henrikhestnes/Documents/CSE237C_Embedded/ug871-design-files/Introduction/lab1/fir_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Oct  1 21:06:20 2021...
INFO: [HLS 200-802] Generated output file fir_prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 23.82 seconds. CPU system time: 1.37 seconds. Elapsed time: 22.8 seconds; current allocated memory: 257.878 MB.
