// Seed: 1262335449
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output wor id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wire id_4,
    output wire id_5,
    input uwire id_6,
    output supply1 id_7,
    input tri id_8,
    output tri id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri1 id_12,
    input tri1 id_13
);
  wire id_15;
  wire id_16;
  assign id_0 = id_8;
endmodule
module module_3 (
    input tri0 id_0,
    input supply0 id_1,
    output tri1 id_2
);
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.type_17 = 0;
  wire id_4;
  wire id_5;
endmodule
