##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_5
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for Mhz4_096/q
		4.4::Critical Path Report for SPIM_MEMS_IntClock
		4.5::Critical Path Report for SPI_ADC_IntClock
		4.6::Critical Path Report for cydff_13/q
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2(routed):R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock_2(routed):F vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
		5.5::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
		5.6::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_5:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. \Boundary8bit:CounterHW\/tc:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. \Boundary8bit:CounterHW\/tc:F)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. Mhz4_096/q:F)
		5.11::Critical Path Report for (SPI_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.12::Critical Path Report for (SPI_ADC_IntClock:R vs. SPI_ADC_IntClock:R)
		5.13::Critical Path Report for (SPIM_MEMS_IntClock:R vs. SPIM_MEMS_IntClock:R)
		5.14::Critical Path Report for (Clock_5:R vs. CyBUS_CLK:R)
		5.15::Critical Path Report for (Clock_5:R vs. Clock_5:R)
		5.16::Critical Path Report for (\Boundary8bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
		5.17::Critical Path Report for (Mhz4_096/q:R vs. CyBUS_CLK:R)
		5.18::Critical Path Report for (Mhz4_096/q:R vs. Mhz4_096/q:R)
		5.19::Critical Path Report for (Mhz4_096/q:R vs. cydff_13/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Clock_2                      | N/A                   | Target: 36.00 MHz  | 
Clock: Clock_2(routed)              | N/A                   | Target: 36.00 MHz  | 
Clock: Clock_5                      | Frequency: 53.84 MHz  | Target: 36.00 MHz  | 
Clock: CyBUS_CLK                    | Frequency: 26.70 MHz  | Target: 72.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 72.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 72.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 72.00 MHz  | 
Clock: Mhz4_096/q                   | Frequency: 44.80 MHz  | Target: 18.00 MHz  | 
Clock: SPIM_MEMS_IntClock           | Frequency: 51.65 MHz  | Target: 2.00 MHz   | 
Clock: SPI_ADC_IntClock             | Frequency: 52.89 MHz  | Target: 8.00 MHz   | 
Clock: \Boundary8bit:CounterHW\/tc  | N/A                   | Target: 36.00 MHz  | 
Clock: cydff_13/q                   | Frequency: 85.22 MHz  | Target: 9.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                 Capture Clock                Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------  ---------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2(routed)              CyBUS_CLK                    13888.9          -6806       N/A              N/A         N/A              N/A         13888.9          -6806       
Clock_5                      Clock_5                      27777.8          10294       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_5                      CyBUS_CLK                    13888.9          -4657       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    Clock_5                      13888.9          -4684       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    CyBUS_CLK                    13888.9          -23566      6944.44          -1296       13888.9          -1776       6944.44          -3255       
CyBUS_CLK                    Mhz4_096/q                   N/A              N/A         13888.9          18839       N/A              N/A         N/A              N/A         
CyBUS_CLK                    \Boundary8bit:CounterHW\/tc  13888.9          12695       13888.9          11789       N/A              N/A         N/A              N/A         
Mhz4_096/q                   CyBUS_CLK                    13888.9          -44278      N/A              N/A         N/A              N/A         N/A              N/A         
Mhz4_096/q                   Mhz4_096/q                   55555.6          33235       N/A              N/A         N/A              N/A         N/A              N/A         
Mhz4_096/q                   cydff_13/q                   55555.6          43821       N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_MEMS_IntClock           SPIM_MEMS_IntClock           500000           480638      N/A              N/A         N/A              N/A         N/A              N/A         
SPI_ADC_IntClock             CyBUS_CLK                    13888.9          -252        N/A              N/A         N/A              N/A         N/A              N/A         
SPI_ADC_IntClock             SPI_ADC_IntClock             125000           106092      N/A              N/A         N/A              N/A         N/A              N/A         
\Boundary8bit:CounterHW\/tc  CyBUS_CLK                    N/A              N/A         6944.44          -21980      N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase      
-----------  ------------  --------------------  
DOUT(0)_PAD  21118         SPI_ADC_IntClock:R    
SDO2(0)_PAD  18763         SPIM_MEMS_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase      
---------------------  ------------  --------------------  
CS2(0)_PAD             23473         SPIM_MEMS_IntClock:R  
CSn(0)_PAD             25768         CyBUS_CLK:R           
Clock_tiktak_1(0)_PAD  23858         CyBUS_CLK:R           
Clock_tiktak_2(0)_PAD  25504         CyBUS_CLK:R           
Clock_tiktak_3(0)_PAD  23561         CyBUS_CLK:R           
DIN(0)_PAD             25283         SPI_ADC_IntClock:R    
DOut1N(0)_PAD          24730         CyBUS_CLK:R           
DOut1P(0)_PAD          24661         CyBUS_CLK:R           
EN1(0)_PAD             23515         CyBUS_CLK:R           
Out_TikTak(0)_PAD      46269         Mhz4_096/q:R          
SCL2(0)_PAD            22774         SPIM_MEMS_IntClock:R  
SCLK(0)_PAD            24702         SPI_ADC_IntClock:R    
SDI2(0)_PAD            22976         SPIM_MEMS_IntClock:R  
START_PIN(0)_PAD       25268         CyBUS_CLK:R           
TEST_1(0)_PAD          75104         Mhz4_096/q:R          
TEST_1(0)_PAD          54391         CyBUS_CLK:R           
TEST_2(0)_PAD          24452         CyBUS_CLK:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
Frequency: 53.84 MHz | Target: 36.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -4684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12563
-------------------------------------   ----- 
End-of-path arrival time (ps)           12563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q              macrocell60     1250   1250  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/main_2                macrocell10     3386   4636  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10     3350   7986  -4684  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell9   4576  12563  -4684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 26.70 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Comp_low:Sync:ctrl_reg\/control_4
Path End       : cydff_18/clk_en
Capture Clock  : cydff_18/clock_0
Path slack     : -23566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35355
-------------------------------------   ----- 
End-of-path arrival time (ps)           35355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Comp_low:Sync:ctrl_reg\/busclk                             controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Comp_low:Sync:ctrl_reg\/control_4        controlcell11   2050   2050  -23566  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/main_7  macrocell45     2724   4774  -23566  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/q       macrocell45     3350   8124  -23566  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/main_8        macrocell30     2225  10349  -23566  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/q             macrocell30     3350  13699  -23566  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_4        macrocell31     2823  16523  -23566  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q             macrocell31     3350  19873  -23566  RISE       1
Net_11964_split/main_8                    macrocell40     2300  22173  -23566  RISE       1
Net_11964_split/q                         macrocell40     3350  25523  -23566  RISE       1
Net_11964/main_2                          macrocell27     2300  27823  -23566  RISE       1
Net_11964/q                               macrocell27     3350  31173  -23566  RISE       1
cydff_18/clk_en                           macrocell90     4182  35355  -23566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_18/clock_0                                            macrocell90         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Mhz4_096/q
****************************************
Clock: Mhz4_096/q
Frequency: 44.80 MHz | Target: 18.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_15/main_7
Capture Clock  : Net_12035_15/clock_0
Path slack     : 33235p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                       17774
-------------------------------------   ----- 
End-of-path arrival time (ps)           38427
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q                                           macrocell112   1250  21903  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell26    6866  28768  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32118  33235  RISE       1
Net_12035_15/main_7                                     macrocell99    6308  38427  33235  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   8979  19616  RISE       1


===================================================================== 
4.4::Critical Path Report for SPIM_MEMS_IntClock
************************************************
Clock: SPIM_MEMS_IntClock
Frequency: 51.65 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock
Path slack     : 480638p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -2850
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16512
-------------------------------------   ----- 
End-of-path arrival time (ps)           16512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3   count7cell       1940   1940  480638  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/main_1  macrocell22      4038   5978  480638  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/q       macrocell22      3350   9328  480638  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/f1_load    datapathcell18   7184  16512  480638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SPI_ADC_IntClock
**********************************************
Clock: SPI_ADC_IntClock
Frequency: 52.89 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_ADC:BSPIM:sR8:Dp:u0\/clock
Path slack     : 106092p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -2850
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   122150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16058
-------------------------------------   ----- 
End-of-path arrival time (ps)           16058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4   count7cell       1940   1940  106092  RISE       1
\SPI_ADC:BSPIM:load_rx_data\/main_0  macrocell16      7539   9479  106092  RISE       1
\SPI_ADC:BSPIM:load_rx_data\/q       macrocell16      3350  12829  106092  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/f1_load    datapathcell14   3228  16058  106092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for cydff_13/q
****************************************
Clock: cydff_13/q
Frequency: 85.22 MHz | Target: 9.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : captured_2/main_0
Capture Clock  : captured_2/clock_0
Path slack     : 43821p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21531
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73577

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        9103
-------------------------------------   ----- 
End-of-path arrival time (ps)           29756
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q      macrocell112   1250  21903  43821  RISE       1
captured_2/main_0  macrocell128   7853  29756  43821  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_2/clock_0                              macrocell128   2323  21531  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2(routed):R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -6806p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                            7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14505
-------------------------------------   ----- 
End-of-path arrival time (ps)           14505
 
Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                               clockblockcell      0      0   COMP  RISE       1
\Waiter:CounterUDB:count_enable\/main_2         macrocell5       8843   8843  -6806  RISE       1
\Waiter:CounterUDB:count_enable\/q              macrocell5       3350  12193  -6806  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1    2313  14505  -6806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (Clock_2(routed):F vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -6806p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21588

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       14505
-------------------------------------   ----- 
End-of-path arrival time (ps)           28394
 
Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                               clockblockcell      0  13889   COMP  FALL       1
\Waiter:CounterUDB:count_enable\/main_2         macrocell5       8843  22731  -6806  FALL       1
\Waiter:CounterUDB:count_enable\/q              macrocell5       3350  26081  -6806  FALL       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1    2313  28394  -6806  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Comp_low:Sync:ctrl_reg\/control_4
Path End       : cydff_18/clk_en
Capture Clock  : cydff_18/clock_0
Path slack     : -23566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35355
-------------------------------------   ----- 
End-of-path arrival time (ps)           35355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Comp_low:Sync:ctrl_reg\/busclk                             controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Comp_low:Sync:ctrl_reg\/control_4        controlcell11   2050   2050  -23566  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/main_7  macrocell45     2724   4774  -23566  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/q       macrocell45     3350   8124  -23566  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/main_8        macrocell30     2225  10349  -23566  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/q             macrocell30     3350  13699  -23566  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_4        macrocell31     2823  16523  -23566  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q             macrocell31     3350  19873  -23566  RISE       1
Net_11964_split/main_8                    macrocell40     2300  22173  -23566  RISE       1
Net_11964_split/q                         macrocell40     3350  25523  -23566  RISE       1
Net_11964/main_2                          macrocell27     2300  27823  -23566  RISE       1
Net_11964/q                               macrocell27     3350  31173  -23566  RISE       1
cydff_18/clk_en                           macrocell90     4182  35355  -23566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_18/clock_0                                            macrocell90         0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12420/q
Path End       : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -1296p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_12420/q                                 macrocell71      1250   1250  -1296  RISE       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/route_si  datapathcell13   3520   4770  -1296  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell13      0   6944  FALL       1


5.5::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:load_reg\/q
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -1776p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       9655
-------------------------------------   ---- 
End-of-path arrival time (ps)           16599
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell131        0   6944  FALL       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:load_reg\/q                    macrocell131     1250   8194  -1776  RISE       1
\Period:bSR:status_0\/main_1               macrocell28      2288  10482  -1776  RISE       1
\Period:bSR:status_0\/q                    macrocell28      3350  13832  -1776  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell19   2767  16599  -1776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1


5.6::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : -3255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           13634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell19   4370  11314  -3255  RISE       1
Net_686/main_2                           macrocell70      2319  13634  -3255  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_5:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -4684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12563
-------------------------------------   ----- 
End-of-path arrival time (ps)           12563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q              macrocell60     1250   1250  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/main_2                macrocell10     3386   4636  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10     3350   7986  -4684  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell9   4576  12563  -4684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell9       0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. \Boundary8bit:CounterHW\/tc:R)
*****************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_860/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 12695p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                    9390
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary8bit:CounterHW\/tc:R#2)   13889
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       19769

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell67         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_860/q        macrocell67   1250   1250  12695  RISE       1
cydff_10/main_0  macrocell69   5823   7073  12695  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                 macrocell69      8390   9390  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. \Boundary8bit:CounterHW\/tc:F)
*****************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Mhz4_096/main_0
Capture Clock  : Mhz4_096/clock_0
Path slack     : 11789p

Capture Clock Arrival Time                                           13889
+ Clock path delay                                                    9387
+ Cycle adjust (CyBUS_CLK:R#3 vs. \Boundary8bit:CounterHW\/tc:F#2)       0
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       19766

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_686/q        macrocell70   1250   1250  11789  RISE       1
Mhz4_096/main_0  macrocell73   6727   7977  11789  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. Mhz4_096/q:F)
*************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : cydff_13/main_0
Capture Clock  : cydff_13/clock_0
Path slack     : 18839p

Capture Clock Arrival Time                           27778
+ Clock path delay                                   17959
+ Cycle adjust (CyBUS_CLK:R#6 vs. Mhz4_096/q:F#2)   -13889
- Setup time                                         -3510
-------------------------------------------------   ------ 
End-of-path required time (ps)                       28338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9498
-------------------------------------   ---- 
End-of-path arrival time (ps)           9498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q  macrocell47    1250   1250  18839  RISE       1
cydff_13/main_0  macrocell114   8248   9498  18839  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1


5.11::Critical Path Report for (SPI_ADC_IntClock:R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11504/q
Path End       : \GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_2:genblk2:Counter0:DP:u0\/clock
Path slack     : -252p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                              -6060
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_11504/q                                        macrocell80      1250   1250   -252  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell15   6831   8081   -252  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock               datapathcell15      0      0  RISE       1


5.12::Critical Path Report for (SPI_ADC_IntClock:R vs. SPI_ADC_IntClock:R)
**************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_ADC:BSPIM:sR8:Dp:u0\/clock
Path slack     : 106092p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -2850
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   122150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16058
-------------------------------------   ----- 
End-of-path arrival time (ps)           16058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4   count7cell       1940   1940  106092  RISE       1
\SPI_ADC:BSPIM:load_rx_data\/main_0  macrocell16      7539   9479  106092  RISE       1
\SPI_ADC:BSPIM:load_rx_data\/q       macrocell16      3350  12829  106092  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/f1_load    datapathcell14   3228  16058  106092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1


5.13::Critical Path Report for (SPIM_MEMS_IntClock:R vs. SPIM_MEMS_IntClock:R)
******************************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock
Path slack     : 480638p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -2850
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16512
-------------------------------------   ----- 
End-of-path arrival time (ps)           16512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3   count7cell       1940   1940  480638  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/main_1  macrocell22      4038   5978  480638  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/q       macrocell22      3350   9328  480638  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/f1_load    datapathcell18   7184  16512  480638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1


5.14::Critical Path Report for (Clock_5:R vs. CyBUS_CLK:R)
**********************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -4657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                    7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12355
-------------------------------------   ----- 
End-of-path arrival time (ps)           12355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10749/q                                            macrocell66      1250   1250  -4657  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/main_0         macrocell15      4842   6092  -4657  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/q              macrocell15      3350   9442  -4657  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell12   2914  12355  -4657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1


5.15::Critical Path Report for (Clock_5:R vs. Clock_5:R)
********************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:load_reg\/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10294p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 21768

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11474
-------------------------------------   ----- 
End-of-path arrival time (ps)           11474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:load_reg\/q                     macrocell57     1250   1250  10294  RISE       1
\TransmitShiftReg:bSR:status_0\/main_0                macrocell10     2298   3548  10294  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10     3350   6898  10294  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell9   4576  11474  10294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell9       0      0  RISE       1


5.16::Critical Path Report for (\Boundary8bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
******************************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -21980p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                         -6010
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         934

Launch Clock Arrival Time                       0
+ Clock path delay                       9390
+ Data path delay                       13525
-------------------------------------   ----- 
End-of-path arrival time (ps)           22915
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                 macrocell69      8390   9390  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                 macrocell69      1250  10640  -21980  RISE       1
\Period:bSR:status_0\/main_0               macrocell28      6158  16798  -21980  RISE       1
\Period:bSR:status_0\/q                    macrocell28      3350  20148  -21980  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell19   2767  22915  -21980  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1


5.17::Critical Path Report for (Mhz4_096/q:R vs. CyBUS_CLK:R)
*************************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : cydff_18/clk_en
Capture Clock  : cydff_18/clock_0
Path slack     : -44278p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Mhz4_096/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -2100
-------------------------------------------------   ----- 
End-of-path required time (ps)                      11789

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                       36449
-------------------------------------   ----- 
End-of-path arrival time (ps)           56067
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8981  19618  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_12035_1/q                             macrocell113   1250  20868  -44278  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/main_5  macrocell45    4618  25486  -44278  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/q       macrocell45    3350  28836  -44278  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/main_8        macrocell30    2225  31061  -44278  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/q             macrocell30    3350  34411  -44278  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_4        macrocell31    2823  37235  -44278  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q             macrocell31    3350  40585  -44278  RISE       1
Net_11964_split/main_8                    macrocell40    2300  42885  -44278  RISE       1
Net_11964_split/q                         macrocell40    3350  46235  -44278  RISE       1
Net_11964/main_2                          macrocell27    2300  48535  -44278  RISE       1
Net_11964/q                               macrocell27    3350  51885  -44278  RISE       1
cydff_18/clk_en                           macrocell90    4182  56067  -44278  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_18/clock_0                                            macrocell90         0      0  RISE       1


5.18::Critical Path Report for (Mhz4_096/q:R vs. Mhz4_096/q:R)
**************************************************************

++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_15/main_7
Capture Clock  : Net_12035_15/clock_0
Path slack     : 33235p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                       17774
-------------------------------------   ----- 
End-of-path arrival time (ps)           38427
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q                                           macrocell112   1250  21903  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell26    6866  28768  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32118  33235  RISE       1
Net_12035_15/main_7                                     macrocell99    6308  38427  33235  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   8979  19616  RISE       1


5.19::Critical Path Report for (Mhz4_096/q:R vs. cydff_13/q:R)
**************************************************************

++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : captured_2/main_0
Capture Clock  : captured_2/clock_0
Path slack     : 43821p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21531
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73577

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        9103
-------------------------------------   ----- 
End-of-path arrival time (ps)           29756
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q      macrocell112   1250  21903  43821  RISE       1
captured_2/main_0  macrocell128   7853  29756  43821  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_2/clock_0                              macrocell128   2323  21531  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : cydff_18/clk_en
Capture Clock  : cydff_18/clock_0
Path slack     : -44278p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Mhz4_096/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -2100
-------------------------------------------------   ----- 
End-of-path required time (ps)                      11789

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                       36449
-------------------------------------   ----- 
End-of-path arrival time (ps)           56067
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8981  19618  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_12035_1/q                             macrocell113   1250  20868  -44278  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/main_5  macrocell45    4618  25486  -44278  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/q       macrocell45    3350  28836  -44278  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/main_8        macrocell30    2225  31061  -44278  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/q             macrocell30    3350  34411  -44278  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_4        macrocell31    2823  37235  -44278  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q             macrocell31    3350  40585  -44278  RISE       1
Net_11964_split/main_8                    macrocell40    2300  42885  -44278  RISE       1
Net_11964_split/q                         macrocell40    3350  46235  -44278  RISE       1
Net_11964/main_2                          macrocell27    2300  48535  -44278  RISE       1
Net_11964/q                               macrocell27    3350  51885  -44278  RISE       1
cydff_18/clk_en                           macrocell90    4182  56067  -44278  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_18/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -21980p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                         -6010
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         934

Launch Clock Arrival Time                       0
+ Clock path delay                       9390
+ Data path delay                       13525
-------------------------------------   ----- 
End-of-path arrival time (ps)           22915
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                 macrocell69      8390   9390  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                 macrocell69      1250  10640  -21980  RISE       1
\Period:bSR:status_0\/main_0               macrocell28      6158  16798  -21980  RISE       1
\Period:bSR:status_0\/q                    macrocell28      3350  20148  -21980  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell19   2767  22915  -21980  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:StsReg\/status_0
Capture Clock  : \Period:bSR:StsReg\/clock
Path slack     : -16494p

Capture Clock Arrival Time                                           6944
+ Clock path delay                                                      0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)      0
- Setup time                                                         -500
------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                       6444

Launch Clock Arrival Time                       0
+ Clock path delay                       9390
+ Data path delay                       13549
-------------------------------------   ----- 
End-of-path arrival time (ps)           22939
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                 macrocell69      8390   9390  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell69     1250  10640  -21980  RISE       1
\Period:bSR:status_0\/main_0  macrocell28     6158  16798  -21980  RISE       1
\Period:bSR:status_0\/q       macrocell28     3350  20148  -21980  RISE       1
\Period:bSR:StsReg\/status_0  statusicell12   2791  22939  -16494  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:StsReg\/clock                                   statusicell12       0   6944  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:load_reg\/main_0
Capture Clock  : \Period:bSR:load_reg\/clock_0
Path slack     : -13363p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        3434

Launch Clock Arrival Time                      0
+ Clock path delay                      9390
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           16798
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                 macrocell69      8390   9390  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell69    1250  10640  -21980  RISE       1
\Period:bSR:load_reg\/main_0  macrocell131   6158  16798  -13363  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell131        0   6944  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -8999p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16698
-------------------------------------   ----- 
End-of-path arrival time (ps)           16698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                 macrocell47     1250   1250  -8999  RISE       1
\Waiter:CounterUDB:hwCapture\/main_2            macrocell2      7109   8359  -8999  RISE       1
\Waiter:CounterUDB:hwCapture\/q                 macrocell2      3350  11709  -8999  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   4990  16698  -8999  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -8818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20607
-------------------------------------   ----- 
End-of-path arrival time (ps)           20607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell47     1250   1250  -8999  RISE       1
Net_10771/main_2                                  macrocell6     10331  11581  -8818  RISE       1
Net_10771/q                                       macrocell6      3350  14931  -8818  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell5   5676  20607  -8818  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -7757p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19546
-------------------------------------   ----- 
End-of-path arrival time (ps)           19546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell47     1250   1250  -8999  RISE       1
Net_10771/main_2                                  macrocell6     10331  11581  -8818  RISE       1
Net_10771/q                                       macrocell6      3350  14931  -8818  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell6   4615  19546  -7757  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -6806p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21588

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       14505
-------------------------------------   ----- 
End-of-path arrival time (ps)           28394
 
Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                               clockblockcell      0  13889   COMP  FALL       1
\Waiter:CounterUDB:count_enable\/main_2         macrocell5       8843  22731  -6806  FALL       1
\Waiter:CounterUDB:count_enable\/q              macrocell5       3350  26081  -6806  FALL       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1    2313  28394  -6806  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -6528p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18317
-------------------------------------   ----- 
End-of-path arrival time (ps)           18317
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell47     1250   1250  -8999  RISE       1
Net_10771/main_2                                  macrocell6     10331  11581  -8818  RISE       1
Net_10771/q                                       macrocell6      3350  14931  -8818  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell4   3386  18317  -6528  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : -6526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18315
-------------------------------------   ----- 
End-of-path arrival time (ps)           18315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                               macrocell47    1250   1250  -8999  RISE       1
Net_10771/main_2                              macrocell6    10331  11581  -8818  RISE       1
Net_10771/q                                   macrocell6     3350  14931  -8818  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell3   3384  18315  -6526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:StsReg\/clock
Path slack     : -6526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18315
-------------------------------------   ----- 
End-of-path arrival time (ps)           18315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                      macrocell47    1250   1250  -8999  RISE       1
Net_10771/main_2                     macrocell6    10331  11581  -8818  RISE       1
Net_10771/q                          macrocell6     3350  14931  -8818  RISE       1
\RecieveShiftReg:bSR:StsReg\/clk_en  statusicell3   3384  18315  -6526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:StsReg\/clock                          statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -6526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18315
-------------------------------------   ----- 
End-of-path arrival time (ps)           18315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell47     1250   1250  -8999  RISE       1
Net_10771/main_2                                  macrocell6     10331  11581  -8818  RISE       1
Net_10771/q                                       macrocell6      3350  14931  -8818  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell3   3384  18315  -6526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -6331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14030
-------------------------------------   ----- 
End-of-path arrival time (ps)           14030
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                        macrocell47     1250   1250  -8999  RISE       1
\BitCounterDec:CounterUDB:count_enable\/main_4         macrocell9      7109   8359  -6331  RISE       1
\BitCounterDec:CounterUDB:count_enable\/q              macrocell9      3350  11709  -6331  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell2   2322  14030  -6331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/f0_load
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -5939p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10759

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16698
-------------------------------------   ----- 
End-of-path arrival time (ps)           16698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                               macrocell47     1250   1250  -8999  RISE       1
\Waiter:CounterUDB:hwCapture\/main_2          macrocell2      7109   8359  -8999  RISE       1
\Waiter:CounterUDB:hwCapture\/q               macrocell2      3350  11709  -8999  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/f0_load  datapathcell1   4990  16698  -5939  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -5785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13484
-------------------------------------   ----- 
End-of-path arrival time (ps)           13484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10511/q                                            macrocell62      1250   1250  -5785  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/main_1         macrocell15      5970   7220  -5785  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/q              macrocell15      3350  10570  -5785  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell12   2914  13484  -5785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -4684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12563
-------------------------------------   ----- 
End-of-path arrival time (ps)           12563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q              macrocell60     1250   1250  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/main_2                macrocell10     3386   4636  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10     3350   7986  -4684  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell9   4576  12563  -4684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell9       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -4684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12563
-------------------------------------   ----- 
End-of-path arrival time (ps)           12563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q              macrocell60     1250   1250  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/main_2                macrocell10     3386   4636  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10     3350   7986  -4684  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell8   4576  12563  -4684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell8       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:runmode_enable\/q
Path End       : \TEST:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : -4426p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14085
-------------------------------------   ----- 
End-of-path arrival time (ps)           14085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:runmode_enable\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:runmode_enable\/q         macrocell84      1250   1250  -4426  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   7705   8955  -4426  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   5130  14085  -4426  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  14085  -4426  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell17      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -4058p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11937
-------------------------------------   ----- 
End-of-path arrival time (ps)           11937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q              macrocell60      1250   1250  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/main_2                macrocell10      3386   4636  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10      3350   7986  -4684  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell11   3950  11937  -4058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -3635p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q              macrocell60      1250   1250  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/main_2                macrocell10      3386   4636  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10      3350   7986  -4684  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell10   3527  11514  -3635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell10      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \GlitchFilter_6:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_6:genblk2:Counter0:DP:u0\/clock
Path slack     : -3331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11159
-------------------------------------   ----- 
End-of-path arrival time (ps)           11159
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                    macrocell47     1250   1250  -8999  RISE       1
\GlitchFilter_6:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell7   9909  11159  -3331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_6:genblk2:Counter0:DP:u0\/clock               datapathcell7       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : -3255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           13634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell19   4370  11314  -3255  RISE       1
Net_686/main_2                           macrocell70      2319  13634  -3255  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_12420/main_2
Capture Clock  : Net_12420/clock_0
Path slack     : -3255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           13634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell19   4370  11314  -3255  RISE       1
Net_12420/main_2                         macrocell71      2319  13634  -3255  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_10925/main_0
Capture Clock  : Net_10925/clock_0
Path slack     : -3255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           13634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell19   4370  11314  -3255  RISE       1
Net_10925/main_0                         macrocell72      2319  13634  -3255  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -3243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           13622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell13      0   6944  FALL       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell13   4370  11314  -3243  RISE       1
Net_686/main_0                             macrocell70      2307  13622  -3243  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_12420/main_0
Capture Clock  : Net_12420/clock_0
Path slack     : -3243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           13622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell13      0   6944  FALL       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell13   4370  11314  -3243  RISE       1
Net_12420/main_0                           macrocell71      2307  13622  -3243  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[1]:samples_0\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[1]:samples_0\/clock_0
Path slack     : -2878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13257
-------------------------------------   ----- 
End-of-path arrival time (ps)           13257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160  -2878  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/main_0        macrocell52      8097  13257  -2878  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/clock_0               macrocell52         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_1/main_0
Capture Clock  : My_wire_1/clock_0
Path slack     : -2878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13257
-------------------------------------   ----- 
End-of-path arrival time (ps)           13257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160  -2878  RISE       1
My_wire_1/main_0                                    macrocell53      8097  13257  -2878  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:StsReg\/interrupt
Path End       : Net_860/ar_0
Capture Clock  : Net_860/clock_0
Path slack     : -2409p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       9354
-------------------------------------   ---- 
End-of-path arrival time (ps)           16298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:StsReg\/clock                                   statusicell12       0   6944  FALL       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\Period:bSR:StsReg\/interrupt  statusicell12   2550   9494  -2409  RISE       1
Net_860/ar_0                   macrocell67     6804  16298  -2409  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell67         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[0]:samples_0\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[0]:samples_0\/clock_0
Path slack     : -2317p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12696
-------------------------------------   ----- 
End-of-path arrival time (ps)           12696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160  -2878  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/main_0        macrocell49      7536  12696  -2317  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/clock_0               macrocell49         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_0/main_0
Capture Clock  : My_wire_0/clock_0
Path slack     : -2317p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12696
-------------------------------------   ----- 
End-of-path arrival time (ps)           12696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160  -2878  RISE       1
My_wire_0/main_0                                    macrocell50      7536  12696  -2317  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[0]:samples_0\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[0]:samples_0\/clock_0
Path slack     : -1519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11898
-------------------------------------   ----- 
End-of-path arrival time (ps)           11898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                   macrocell66   1250   1250  -4657  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/main_1  macrocell49  10648  11898  -1519  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/clock_0               macrocell49         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_0/main_1
Capture Clock  : My_wire_0/clock_0
Path slack     : -1519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11898
-------------------------------------   ----- 
End-of-path arrival time (ps)           11898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell66   1250   1250  -4657  RISE       1
My_wire_0/main_1  macrocell50  10648  11898  -1519  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -1459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14847
-------------------------------------   ----- 
End-of-path arrival time (ps)           14847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                              macrocell47    1250   1250  -8999  RISE       1
\Waiter:CounterUDB:hwCapture\/main_2         macrocell2     7109   8359  -8999  RISE       1
\Waiter:CounterUDB:hwCapture\/q              macrocell2     3350  11709  -8999  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell1   3139  14847  -1459  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12420/q
Path End       : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -1296p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_12420/q                                 macrocell71      1250   1250  -1296  RISE       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/route_si  datapathcell13   3520   4770  -1296  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell13      0   6944  FALL       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10925/q
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -1295p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10925/q                               macrocell72      1250   1250  -1295  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/route_si  datapathcell19   3519   4769  -1295  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \TEST:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \TEST:PWMUDB:genblk8:stsreg\/clock
Path slack     : -1189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14578
-------------------------------------   ----- 
End-of-path arrival time (ps)           14578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell16      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  -2443  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  -2443  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  -2443  RISE       1
\TEST:PWMUDB:status_2\/main_1          macrocell20      4794   8294  -1189  RISE       1
\TEST:PWMUDB:status_2\/q               macrocell20      3350  11644  -1189  RISE       1
\TEST:PWMUDB:genblk8:stsreg\/status_2  statusicell9     2933  14578  -1189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk8:stsreg\/clock                          statusicell9        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:runmode_enable\/q
Path End       : \TEST:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : -1127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8956
-------------------------------------   ---- 
End-of-path arrival time (ps)           8956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:runmode_enable\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:runmode_enable\/q         macrocell84      1250   1250  -4426  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell17   7706   8956  -1127  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell17      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:runmode_enable\/q
Path End       : \TEST:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : -1126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8955
-------------------------------------   ---- 
End-of-path arrival time (ps)           8955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:runmode_enable\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:runmode_enable\/q         macrocell84      1250   1250  -4426  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   7705   8955  -1126  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell16      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[1]:samples_0\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[1]:samples_0\/clock_0
Path slack     : -957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                   macrocell66   1250   1250  -4657  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/main_1  macrocell52  10086  11336   -957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/clock_0               macrocell52         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_1/main_1
Capture Clock  : My_wire_1/clock_0
Path slack     : -957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell66   1250   1250  -4657  RISE       1
My_wire_1/main_1  macrocell53  10086  11336   -957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : Net_110/clk_en
Capture Clock  : Net_110/clock_0
Path slack     : -652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12441
-------------------------------------   ----- 
End-of-path arrival time (ps)           12441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q   macrocell47   1250   1250  -8999  RISE       1
Net_10449/main_2  macrocell12   5514   6764   -652  RISE       1
Net_10449/q       macrocell12   3350  10114   -652  RISE       1
Net_110/clk_en    macrocell34   2327  12441   -652  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_110/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : Net_10457/clk_en
Capture Clock  : Net_10457/clock_0
Path slack     : -645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12434
-------------------------------------   ----- 
End-of-path arrival time (ps)           12434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q   macrocell47   1250   1250  -8999  RISE       1
Net_11444/main_1  macrocell29   5514   6764   -645  RISE       1
Net_11444/q       macrocell29   3350  10114   -645  RISE       1
Net_10457/clk_en  macrocell74   2320  12434   -645  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:overflow_reg_i\/q
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13756
-------------------------------------   ----- 
End-of-path arrival time (ps)           13756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:overflow_reg_i\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:overflow_reg_i\/q         macrocell38    1250   1250   -367  RISE       1
\Waiter:CounterUDB:status_2\/main_1          macrocell4     6235   7485   -367  RISE       1
\Waiter:CounterUDB:status_2\/q               macrocell4     3350  10835   -367  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_2  statusicell1   2922  13756   -367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:prevCompare\/q
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCompare\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:prevCompare\/q            macrocell39    1250   1250   -363  RISE       1
\Waiter:CounterUDB:status_0\/main_1          macrocell3     3087   4337   -363  RISE       1
\Waiter:CounterUDB:status_0\/q               macrocell3     3350   7687   -363  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_0  statusicell1   6065  13752   -363  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11504/q
Path End       : \GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_2:genblk2:Counter0:DP:u0\/clock
Path slack     : -252p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                              -6060
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_11504/q                                        macrocell80      1250   1250   -252  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell15   6831   8081   -252  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock               datapathcell15      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:sP16:pwmdp:u0\/clk_en
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : -180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11969
-------------------------------------   ----- 
End-of-path arrival time (ps)           11969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                            model name      delay     AT  slack  edge  Fanout
----------------------------------  --------------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                  synccell         1020   1020   -180  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clk_en  datapathcell16  10949  11969   -180  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell16      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_6:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Frame_clear_1/main_2
Capture Clock  : Frame_clear_1/clock_0
Path slack     : -27p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10406
-------------------------------------   ----- 
End-of-path arrival time (ps)           10406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_6:genblk2:Counter0:DP:u0\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GlitchFilter_6:genblk2:Counter0:DP:u0\/z0_comb  datapathcell7   2290   2290    -27  RISE       1
Frame_clear_1/main_2                             macrocell47     8116  10406    -27  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11503/q
Path End       : \GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_2:genblk2:Counter0:DP:u0\/clock
Path slack     : 31p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7798
-------------------------------------   ---- 
End-of-path arrival time (ps)           7798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11503/clock_0                                           macrocell83         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_11503/q                                        macrocell83      1250   1250     31  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell15   6548   7798     31  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock               datapathcell15      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 227p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13162
-------------------------------------   ----- 
End-of-path arrival time (ps)           13162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q            macrocell44    1250   1250    227  RISE       1
\BitCounterDec:CounterUDB:status_0\/main_1          macrocell7     2284   3534    227  RISE       1
\BitCounterDec:CounterUDB:status_0\/q               macrocell7     3350   6884    227  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_0  statusicell2   6278  13162    227  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:prevCapture\/main_1
Capture Clock  : \Waiter:CounterUDB:prevCapture\/clock_0
Path slack     : 826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9553
-------------------------------------   ---- 
End-of-path arrival time (ps)           9553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q                         macrocell47   1250   1250  -8999  RISE       1
\Waiter:CounterUDB:prevCapture\/main_1  macrocell37   8303   9553    826  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCapture\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \BitCounterDec:CounterUDB:count_stored_i\/main_2
Capture Clock  : \BitCounterDec:CounterUDB:count_stored_i\/clock_0
Path slack     : 826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9553
-------------------------------------   ---- 
End-of-path arrival time (ps)           9553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell47   1250   1250  -8999  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/main_2  macrocell46   8303   9553    826  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/clock_0           macrocell46         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \TEST:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 857p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell16      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  -2443  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  -2443  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  -2443  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   3472   6972    857  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell16      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:StsReg\/status_0
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : 901p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12488
-------------------------------------   ----- 
End-of-path arrival time (ps)           12488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q  macrocell60    1250   1250  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/main_2    macrocell10    3386   4636  -4684  RISE       1
\TransmitShiftReg:bSR:status_0\/q         macrocell10    3350   7986  -4684  RISE       1
\TransmitShiftReg:bSR:StsReg\/status_0    statusicell4   4501  12488    901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                        statusicell4        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \TEST:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell16      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  -2443  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  -2443  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  -2443  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell17   3178   6678   1151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell17      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1194p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12195
-------------------------------------   ----- 
End-of-path arrival time (ps)           12195
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell12   2300   2300   1194  RISE       1
\BitCounterEnc:CounterUDB:status_2\/main_0            macrocell14      3623   5923   1194  RISE       1
\BitCounterEnc:CounterUDB:status_2\/q                 macrocell14      3350   9273   1194  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5     2922  12195   1194  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 1209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell12   2300   2300   1194  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell12   4190   6490   1209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:sP16:pwmdp:u1\/clk_en
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                            model name      delay     AT  slack  edge  Fanout
----------------------------------  --------------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                  synccell         1020   1020   -180  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/clk_en  datapathcell17   9348  10368   1421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell17      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Waiter:CounterUDB:count_stored_i\/clock_0
Path slack     : 1536p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24268

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                        8843
-------------------------------------   ----- 
End-of-path arrival time (ps)           22731
 
Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                          clockblockcell      0  13889   COMP  FALL       1
\Waiter:CounterUDB:count_stored_i\/main_0  macrocell41      8843  22731   1536  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:count_stored_i\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \Waiter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Waiter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 1691p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell1   2300   2300   1328  RISE       1
\Waiter:CounterUDB:overflow_reg_i\/main_0      macrocell38     6388   8688   1691  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:overflow_reg_i\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_2:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_11503/main_1
Capture Clock  : Net_11503/clock_0
Path slack     : 1998p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8381
-------------------------------------   ---- 
End-of-path arrival time (ps)           8381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock               datapathcell15      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\GlitchFilter_2:genblk2:Counter0:DP:u0\/z0_comb  datapathcell15   2290   2290   1998  RISE       1
Net_11503/main_1                                 macrocell83      6091   8381   1998  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11503/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \BitCounterDec:CounterUDB:count_stored_i\/main_1
Capture Clock  : \BitCounterDec:CounterUDB:count_stored_i\/clock_0
Path slack     : 2055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8324
-------------------------------------   ---- 
End-of-path arrival time (ps)           8324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
cydff_2/q                                         macrocell42   1250   1250  -6276  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/main_1  macrocell46   7074   8324   2055  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/clock_0           macrocell46         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_5/ap_0
Capture Clock  : cydff_5/clock_0
Path slack     : 2079p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   13889

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11810
-------------------------------------   ----- 
End-of-path arrival time (ps)           11810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell62   1250   1250   2079  RISE       1
cydff_5/ap_0  macrocell63  10560  11810   2079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_1037/ap_0
Capture Clock  : Net_1037/clock_0
Path slack     : 2079p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   13889

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11810
-------------------------------------   ----- 
End-of-path arrival time (ps)           11810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_10511/q    macrocell62   1250   1250   2079  RISE       1
Net_1037/ap_0  macrocell64  10560  11810   2079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[2]:samples_0\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[2]:samples_0\/clock_0
Path slack     : 2142p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8236
-------------------------------------   ---- 
End-of-path arrival time (ps)           8236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                   macrocell58   1250   1250   2142  RISE       1
\GlitchFilter_3:genblk1[2]:samples_0\/main_0  macrocell55   6986   8236   2142  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:samples_0\/clock_0               macrocell55         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_2/main_0
Capture Clock  : My_wire_2/clock_0
Path slack     : 2142p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8236
-------------------------------------   ---- 
End-of-path arrival time (ps)           8236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell58   1250   1250   2142  RISE       1
My_wire_2/main_0  macrocell56   6986   8236   2142  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[1]:samples_0\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[1]:samples_0\/clock_0
Path slack     : 2156p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                   macrocell58   1250   1250   2142  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/main_2  macrocell52   6973   8223   2156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/clock_0               macrocell52         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_1/main_3
Capture Clock  : My_wire_1/clock_0
Path slack     : 2156p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell58   1250   1250   2142  RISE       1
My_wire_1/main_3  macrocell53   6973   8223   2156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[0]:samples_0\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[0]:samples_0\/clock_0
Path slack     : 2157p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                   macrocell58   1250   1250   2142  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/main_2  macrocell49   6972   8222   2157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/clock_0               macrocell49         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_0/main_2
Capture Clock  : My_wire_0/clock_0
Path slack     : 2157p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell58   1250   1250   2142  RISE       1
My_wire_0/main_2  macrocell50   6972   8222   2157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : cydff_2/ap_0
Capture Clock  : cydff_2/clock_0
Path slack     : 2335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q  macrocell47   1250   1250  -8999  RISE       1
cydff_2/ap_0     macrocell42  10304  11554   2335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2478p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell2   2300   2300   2478  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell2   2921   5221   2478  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2484p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10905
-------------------------------------   ----- 
End-of-path arrival time (ps)           10905
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell2   2300   2300   2478  RISE       1
\BitCounterDec:CounterUDB:status_2\/main_0            macrocell8      2942   5242   2484  RISE       1
\BitCounterDec:CounterUDB:status_2\/q                 macrocell8      3350   8592   2484  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2313  10905   2484  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 2980p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   2980  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell5   3689   4899   2980  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 2982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   2980  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell6   3687   4897   2982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2996p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                           macrocell47    1250   1250  -8999  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   9642  10892   2996  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \TEST:PWMUDB:runmode_enable\/main_0
Capture Clock  : \TEST:PWMUDB:runmode_enable\/clock_0
Path slack     : 3105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk1:ctrlreg\/clock                         controlcell8        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210   3105  RISE       1
\TEST:PWMUDB:runmode_enable\/main_0      macrocell84    6064   7274   3105  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:runmode_enable\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_8/ap_0
Capture Clock  : cydff_8/clock_0
Path slack     : 3266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   13889

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10623
-------------------------------------   ----- 
End-of-path arrival time (ps)           10623
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell62   1250   1250   2079  RISE       1
cydff_8/ap_0  macrocell65   9373  10623   3266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:count_stored_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:count_stored_i\/clock_0
Path slack     : 3402p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                       macrocell66   1250   1250  -4657  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/main_0  macrocell61   5727   6977   3402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/clock_0           macrocell61         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 3874p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9515
-------------------------------------   ---- 
End-of-path arrival time (ps)           9515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q            macrocell60    1250   1250   3874  RISE       1
\BitCounterEnc:CounterUDB:status_0\/main_1          macrocell13    2607   3857   3874  RISE       1
\BitCounterEnc:CounterUDB:status_0\/q               macrocell13    3350   7207   3874  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0  statusicell5   2308   9515   3874  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 4061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell44     1250   1250    227  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/f1_load  datapathcell5   5728   6978   4061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 4065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell44     1250   1250    227  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/f1_load  datapathcell6   5723   6973   4065  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 4066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   2980  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell4   2603   3813   4066  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 4069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   2980  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell3   2600   3810   4069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : preouts_2/ar_0
Capture Clock  : preouts_2/clock_0
Path slack     : 4174p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell62   1250   1250   2079  RISE       1
preouts_2/ar_0  macrocell58   8465   9715   4174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \TEST:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 4208p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7581
-------------------------------------   ---- 
End-of-path arrival time (ps)           7581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                    synccell       1020   1020   -180  RISE       1
\TEST:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell8   6561   7581   4208  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk1:ctrlreg\/clock                         controlcell8        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \TEST:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4208p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7581
-------------------------------------   ---- 
End-of-path arrival time (ps)           7581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                   synccell       1020   1020   -180  RISE       1
\TEST:PWMUDB:genblk8:stsreg\/clk_en  statusicell9   6561   7581   4208  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk8:stsreg\/clock                          statusicell9        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 4369p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3510
-------------------------------------   ---- 
End-of-path arrival time (ps)           10454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell6        0   6944  FALL       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0     controlcell6     1210   8154   4369  RISE       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/cs_addr_2  datapathcell13   2300  10454   4369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell13      0   6944  FALL       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 4377p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           10447
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell13       0   6944  FALL       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0     controlcell13    1210   8154   4377  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_2  datapathcell19   2292  10447   4377  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 4456p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell12   2300   2300   1194  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/main_0      macrocell59      3623   5923   4456  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell59         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/route_si
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 4610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3500
------------------------------------------------   ----- 
End-of-path required time (ps)                     10389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell42         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
cydff_2/q                                           macrocell42     1250   1250  -6276  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/route_si  datapathcell3   4529   5779   4610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_110/q
Path End       : \GlitchFilter_1:genblk1[0]:sample\/main_1
Capture Clock  : \GlitchFilter_1:genblk1[0]:sample\/clock_0
Path slack     : 4771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_110/clock_0                                             macrocell34         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_110/q                                  macrocell34   1250   1250   4771  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/main_1  macrocell35   4358   5608   4771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_110/q
Path End       : Data_sync_0/main_1
Capture Clock  : Data_sync_0/clock_0
Path slack     : 4801p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_110/clock_0                                             macrocell34         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_110/q           macrocell34   1250   1250   4771  RISE       1
Data_sync_0/main_1  macrocell36   4328   5578   4801  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 5149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell44     1250   1250    227  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/f1_load  datapathcell4   4639   5889   5149  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterDec:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BitCounterDec:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 5150p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell2   2300   2300   2478  RISE       1
\BitCounterDec:CounterUDB:overflow_reg_i\/main_0      macrocell43     2929   5229   5150  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:overflow_reg_i\/clock_0           macrocell43         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 5154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell44     1250   1250    227  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell3   4635   5885   5154  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11504/q
Path End       : Net_11503/main_0
Capture Clock  : Net_11503/clock_0
Path slack     : 5182p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_11504/q       macrocell80   1250   1250   -252  RISE       1
Net_11503/main_0  macrocell83   3947   5197   5182  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11503/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 5187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8202
-------------------------------------   ---- 
End-of-path arrival time (ps)           8202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell12   2290   2290   5187  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1   statusicell5     5912   8202   5187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 5197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8192
-------------------------------------   ---- 
End-of-path arrival time (ps)           8192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell1   2290   2290   5197  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell1    5902   8192   5197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_1/q
Path End       : My_wire_1/main_2
Capture Clock  : My_wire_1/clock_0
Path slack     : 5325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_1/q       macrocell53   1250   1250   5325  RISE       1
My_wire_1/main_2  macrocell53   3803   5053   5325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 5335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8554
-------------------------------------   ---- 
End-of-path arrival time (ps)           8554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                  macrocell47    1250   1250  -8999  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   7304   8554   5335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : Frame_clear_1/main_3
Capture Clock  : Frame_clear_1/clock_0
Path slack     : 5342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q       macrocell47   1250   1250  -8999  RISE       1
Frame_clear_1/main_3  macrocell47   3786   5036   5342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_0/q
Path End       : My_wire_0/main_5
Capture Clock  : My_wire_0/clock_0
Path slack     : 5342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_0/q       macrocell50   1250   1250   5342  RISE       1
My_wire_0/main_5  macrocell50   3786   5036   5342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11503/q
Path End       : Net_11503/main_2
Capture Clock  : Net_11503/clock_0
Path slack     : 5374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11503/clock_0                                           macrocell83         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_11503/q       macrocell83   1250   1250     31  RISE       1
Net_11503/main_2  macrocell83   3755   5005   5374  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11503/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FrameAllow:Sync:ctrl_reg\/control_0
Path End       : preouts_2/main_0
Capture Clock  : preouts_2/clock_0
Path slack     : 5501p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FrameAllow:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\FrameAllow:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   5501  RISE       1
preouts_2/main_0                      macrocell58    2828   4878   5501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : Data_sync_0/main_3
Capture Clock  : Data_sync_0/clock_0
Path slack     : 5548p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Data_sync_0/q       macrocell36   1250   1250  -6121  RISE       1
Data_sync_0/main_3  macrocell36   3581   4831   5548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \Waiter:CounterUDB:prevCapture\/main_0
Capture Clock  : \Waiter:CounterUDB:prevCapture\/clock_0
Path slack     : 5548p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Data_sync_0/q                           macrocell36   1250   1250  -6121  RISE       1
\Waiter:CounterUDB:prevCapture\/main_0  macrocell37   3581   4831   5548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCapture\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \BitCounterDec:CounterUDB:count_stored_i\/main_0
Capture Clock  : \BitCounterDec:CounterUDB:count_stored_i\/clock_0
Path slack     : 5548p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Data_sync_0/q                                     macrocell36   1250   1250  -6121  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/main_0  macrocell46   3581   4831   5548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/clock_0           macrocell46         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : 5712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell70   1250   1250   5712  RISE       1
Net_686/main_1  macrocell70   3417   4667   5712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_12420/main_1
Capture Clock  : Net_12420/clock_0
Path slack     : 5712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_686/q         macrocell70   1250   1250   5712  RISE       1
Net_12420/main_1  macrocell71   3417   4667   5712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_1
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 5742p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q  macrocell60   1250   1250  -4684  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_1    macrocell57   3386   4636   5742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:status_5\/q
Path End       : \TEST:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \TEST:PWMUDB:genblk8:stsreg\/clock
Path slack     : 5803p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7586
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:status_5\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:status_5\/q               macrocell89    1250   1250   5803  RISE       1
\TEST:PWMUDB:genblk8:stsreg\/status_5  statusicell9   6336   7586   5803  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk8:stsreg\/clock                          statusicell9        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_2/q
Path End       : My_wire_2/main_3
Capture Clock  : My_wire_2/clock_0
Path slack     : 5886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_2/q       macrocell56   1250   1250   5886  RISE       1
My_wire_2/main_3  macrocell56   3243   4493   5886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:StsReg\/status_1
Capture Clock  : \RecieveShiftReg:bSR:StsReg\/clock
Path slack     : 5974p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q  macrocell44    1250   1250    227  RISE       1
\RecieveShiftReg:bSR:StsReg\/status_1     statusicell3   6165   7415   5974  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:StsReg\/clock                          statusicell3        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : Net_860/main_0
Capture Clock  : Net_860/clock_0
Path slack     : 6024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell7   2050   2050   6024  RISE       1
Net_860/main_0                            macrocell67    2305   4355   6024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell67         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture_3:Sync:ctrl_reg\/control_0
Path End       : cydff_18/main_0
Capture Clock  : cydff_18/clock_0
Path slack     : 6024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture_3:Sync:ctrl_reg\/busclk                    controlcell10       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture_3:Sync:ctrl_reg\/control_0  controlcell10   2050   2050   6024  RISE       1
cydff_18/main_0                              macrocell90     2305   4355   6024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_18/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:sample\/q
Path End       : Data_sync_0/main_2
Capture Clock  : Data_sync_0/clock_0
Path slack     : 6209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:sample\/q  macrocell35   1250   1250   6209  RISE       1
Data_sync_0/main_2                    macrocell36   2920   4170   6209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_1\/q
Path End       : \TEST:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \TEST:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 6342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_1\/q              macrocell87   1250   1250   6342  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/main_1  macrocell86   2787   4037   6342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_1\/q
Path End       : \TEST:PWMUDB:db_cnt_1\/main_3
Capture Clock  : \TEST:PWMUDB:db_cnt_1\/clock_0
Path slack     : 6342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_1\/q       macrocell87   1250   1250   6342  RISE       1
\TEST:PWMUDB:db_cnt_1\/main_3  macrocell87   2787   4037   6342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_1\/q
Path End       : \TEST:PWMUDB:db_cnt_0\/main_3
Capture Clock  : \TEST:PWMUDB:db_cnt_0\/clock_0
Path slack     : 6342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_1\/q       macrocell87   1250   1250   6342  RISE       1
\TEST:PWMUDB:db_cnt_0\/main_3  macrocell88   2787   4037   6342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_ph1_run_temp\/q
Path End       : \TEST:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \TEST:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 6351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_ph1_run_temp\/q       macrocell85   1250   1250   6351  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/main_0  macrocell85   2777   4027   6351  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_ph1_run_temp\/q
Path End       : \TEST:PWMUDB:db_cnt_1\/main_0
Capture Clock  : \TEST:PWMUDB:db_cnt_1\/clock_0
Path slack     : 6360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_ph1_run_temp\/q  macrocell85   1250   1250   6351  RISE       1
\TEST:PWMUDB:db_cnt_1\/main_0    macrocell87   2769   4019   6360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_ph1_run_temp\/q
Path End       : \TEST:PWMUDB:db_cnt_0\/main_0
Capture Clock  : \TEST:PWMUDB:db_cnt_0\/clock_0
Path slack     : 6360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_ph1_run_temp\/q  macrocell85   1250   1250   6351  RISE       1
\TEST:PWMUDB:db_cnt_0\/main_0    macrocell88   2769   4019   6360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_1\/q
Path End       : \TEST:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \TEST:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 6361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_1\/q              macrocell87   1250   1250   6342  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/main_1  macrocell85   2768   4018   6361  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_0
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 6509p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10457/q                             macrocell74   1250   1250  -3917  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_0  macrocell57   2620   3870   6509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_0\/q
Path End       : \TEST:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \TEST:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 6525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_0\/q              macrocell88   1250   1250   6525  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/main_2  macrocell86   2604   3854   6525  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_0\/q
Path End       : \TEST:PWMUDB:db_cnt_1\/main_4
Capture Clock  : \TEST:PWMUDB:db_cnt_1\/clock_0
Path slack     : 6525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_0\/q       macrocell88   1250   1250   6525  RISE       1
\TEST:PWMUDB:db_cnt_1\/main_4  macrocell87   2604   3854   6525  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_0\/q
Path End       : \TEST:PWMUDB:db_cnt_0\/main_4
Capture Clock  : \TEST:PWMUDB:db_cnt_0\/clock_0
Path slack     : 6525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_0\/q       macrocell88   1250   1250   6525  RISE       1
\TEST:PWMUDB:db_cnt_0\/main_4  macrocell88   2604   3854   6525  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_0\/q
Path End       : \TEST:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \TEST:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 6527p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_0\/q              macrocell88   1250   1250   6525  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/main_2  macrocell85   2602   3852   6527  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_ph2_run_temp\/q
Path End       : \TEST:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \TEST:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 6810p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_ph2_run_temp\/q       macrocell86   1250   1250   6810  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/main_0  macrocell86   2319   3569   6810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_ph2_run_temp\/q
Path End       : \TEST:PWMUDB:db_cnt_1\/main_1
Capture Clock  : \TEST:PWMUDB:db_cnt_1\/clock_0
Path slack     : 6810p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_ph2_run_temp\/q  macrocell86   1250   1250   6810  RISE       1
\TEST:PWMUDB:db_cnt_1\/main_1    macrocell87   2319   3569   6810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_ph2_run_temp\/q
Path End       : \TEST:PWMUDB:db_cnt_0\/main_1
Capture Clock  : \TEST:PWMUDB:db_cnt_0\/clock_0
Path slack     : 6810p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_ph2_run_temp\/q  macrocell86   1250   1250   6810  RISE       1
\TEST:PWMUDB:db_cnt_0\/main_1    macrocell88   2319   3569   6810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[2]:samples_1\/q
Path End       : My_wire_2/main_1
Capture Clock  : My_wire_2/clock_0
Path slack     : 6822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:samples_1\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[2]:samples_1\/q  macrocell54   1250   1250   6822  RISE       1
My_wire_2/main_1                         macrocell56   2307   3557   6822  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[1]:samples_1\/q
Path End       : My_wire_1/main_4
Capture Clock  : My_wire_1/clock_0
Path slack     : 6822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_1\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[1]:samples_1\/q  macrocell51   1250   1250   6822  RISE       1
My_wire_1/main_4                         macrocell53   2307   3557   6822  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:samples_1\/q
Path End       : My_wire_0/main_3
Capture Clock  : My_wire_0/clock_0
Path slack     : 6823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_1\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[0]:samples_1\/q  macrocell48   1250   1250   6823  RISE       1
My_wire_0/main_3                         macrocell50   2306   3556   6823  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[1]:samples_0\/q
Path End       : \GlitchFilter_3:genblk1[1]:samples_1\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[1]:samples_1\/clock_0
Path slack     : 6828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[1]:samples_0\/q       macrocell52   1250   1250   6828  RISE       1
\GlitchFilter_3:genblk1[1]:samples_1\/main_0  macrocell51   2301   3551   6828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_1\/clock_0               macrocell51         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[1]:samples_0\/q
Path End       : My_wire_1/main_5
Capture Clock  : My_wire_1/clock_0
Path slack     : 6828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[1]:samples_0\/q  macrocell52   1250   1250   6828  RISE       1
My_wire_1/main_5                         macrocell53   2301   3551   6828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:samples_0\/q
Path End       : \GlitchFilter_3:genblk1[0]:samples_1\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[0]:samples_1\/clock_0
Path slack     : 6830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[0]:samples_0\/q       macrocell49   1250   1250   6830  RISE       1
\GlitchFilter_3:genblk1[0]:samples_1\/main_0  macrocell48   2299   3549   6830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_1\/clock_0               macrocell48         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:samples_0\/q
Path End       : My_wire_0/main_4
Capture Clock  : My_wire_0/clock_0
Path slack     : 6830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[0]:samples_0\/q  macrocell49   1250   1250   6830  RISE       1
My_wire_0/main_4                         macrocell50   2299   3549   6830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[2]:samples_0\/q
Path End       : \GlitchFilter_3:genblk1[2]:samples_1\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[2]:samples_1\/clock_0
Path slack     : 6839p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:samples_0\/clock_0               macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[2]:samples_0\/q       macrocell55   1250   1250   6839  RISE       1
\GlitchFilter_3:genblk1[2]:samples_1\/main_0  macrocell54   2290   3540   6839  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:samples_1\/clock_0               macrocell54         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[2]:samples_0\/q
Path End       : My_wire_2/main_2
Capture Clock  : My_wire_2/clock_0
Path slack     : 6839p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:samples_0\/clock_0               macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[2]:samples_0\/q  macrocell55   1250   1250   6839  RISE       1
My_wire_2/main_2                         macrocell56   2290   3540   6839  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:genblk7:dbctrlreg\/control_0
Path End       : \TEST:PWMUDB:db_cnt_0\/main_2
Capture Clock  : \TEST:PWMUDB:db_cnt_0\/clock_0
Path slack     : 6845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk7:dbctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:genblk7:dbctrlreg\/control_0  controlcell9   1210   1210   6845  RISE       1
\TEST:PWMUDB:db_cnt_0\/main_2              macrocell88    2324   3534   6845  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : \TEST:PWMUDB:db_cnt_1\/main_2
Capture Clock  : \TEST:PWMUDB:db_cnt_1\/clock_0
Path slack     : 6859p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           3520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk7:dbctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell9   1210   1210   6859  RISE       1
\TEST:PWMUDB:db_cnt_1\/main_2              macrocell87    2310   3520   6859  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6936p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   2290   2290   6936  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    4163   6453   6936  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:overflow_reg_i\/q
Path End       : Net_10511/clk_en
Capture Clock  : Net_10511/clock_0
Path slack     : 7397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:overflow_reg_i\/q  macrocell59   1250   1250   3574  RISE       1
Net_10511/clk_en                             macrocell62   3142   4392   7397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:prevCompare\/q
Path End       : cydff_2/clk_en
Capture Clock  : cydff_2/clock_0
Path slack     : 7434p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCompare\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:prevCompare\/q  macrocell39   1250   1250   -363  RISE       1
cydff_2/clk_en                     macrocell42   3105   4355   7434  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_1
Path End       : Net_860/clk_en
Capture Clock  : Net_860/clock_0
Path slack     : 7452p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_1  controlcell7   2050   2050   7452  RISE       1
Net_860/clk_en                            macrocell67    2286   4336   7452  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell67         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:genblk7:dbctrlreg\/clk_en
Capture Clock  : \TEST:PWMUDB:genblk7:dbctrlreg\/clock
Path slack     : 7474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                      synccell       1020   1020   -180  RISE       1
\TEST:PWMUDB:genblk7:dbctrlreg\/clk_en  controlcell9   3294   4314   7474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk7:dbctrlreg\/clock                       controlcell9        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \TEST:PWMUDB:runmode_enable\/clock_0
Path slack     : 7474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                   synccell      1020   1020   -180  RISE       1
\TEST:PWMUDB:runmode_enable\/clk_en  macrocell84   3294   4314   7474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:runmode_enable\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:db_ph1_run_temp\/clk_en
Capture Clock  : \TEST:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 7474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                    synccell      1020   1020   -180  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clk_en  macrocell85   3294   4314   7474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:db_ph2_run_temp\/clk_en
Capture Clock  : \TEST:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 7474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                    synccell      1020   1020   -180  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clk_en  macrocell86   3294   4314   7474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:db_cnt_1\/clk_en
Capture Clock  : \TEST:PWMUDB:db_cnt_1\/clock_0
Path slack     : 7474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out             synccell      1020   1020   -180  RISE       1
\TEST:PWMUDB:db_cnt_1\/clk_en  macrocell87   3294   4314   7474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:db_cnt_0\/clk_en
Capture Clock  : \TEST:PWMUDB:db_cnt_0\/clock_0
Path slack     : 7474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out             synccell      1020   1020   -180  RISE       1
\TEST:PWMUDB:db_cnt_0\/clk_en  macrocell88   3294   4314   7474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:status_5\/clk_en
Capture Clock  : \TEST:PWMUDB:status_5\/clock_0
Path slack     : 7474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out             synccell      1020   1020   -180  RISE       1
\TEST:PWMUDB:status_5\/clk_en  macrocell89   3294   4314   7474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:status_5\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : Net_10511/ap_0
Capture Clock  : Net_10511/clock_0
Path slack     : 7804p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10457/q     macrocell74   1250   1250   7804  RISE       1
Net_10511/ap_0  macrocell62   4835   6085   7804  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10457/ar_0
Capture Clock  : Net_10457/clock_0
Path slack     : 8913p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell5   2050   2050   8913  RISE       1
Net_10457/ar_0                           macrocell74    2926   4976   8913  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_10749/ap_0
Capture Clock  : Net_10749/clock_0
Path slack     : 9468p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell62   1250   1250   2079  RISE       1
Net_10749/ap_0  macrocell66   3171   4421   9468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture_3:Sync:ctrl_reg\/control_1
Path End       : cydff_18/ar_0
Capture Clock  : cydff_18/clock_0
Path slack     : 9536p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture_3:Sync:ctrl_reg\/busclk                    controlcell10       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture_3:Sync:ctrl_reg\/control_1  controlcell10   2050   2050   9536  RISE       1
cydff_18/ar_0                                macrocell90     2303   4353   9536  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_18/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell3    520    520  10349  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell4      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell4    520    520  10349  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell5      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell5    520    520  10349  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell6      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Mhz4_096/main_0
Capture Clock  : Mhz4_096/clock_0
Path slack     : 11789p

Capture Clock Arrival Time                                           13889
+ Clock path delay                                                    9387
+ Cycle adjust (CyBUS_CLK:R#3 vs. \Boundary8bit:CounterHW\/tc:F#2)       0
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       19766

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_686/q        macrocell70   1250   1250  11789  RISE       1
Mhz4_096/main_0  macrocell73   6727   7977  11789  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_860/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 12695p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                    9390
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary8bit:CounterHW\/tc:R#2)   13889
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       19769

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell67         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_860/q        macrocell67   1250   1250  12695  RISE       1
cydff_10/main_0  macrocell69   5823   7073  12695  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                 macrocell69      8390   9390  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 13040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 21768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell4        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210  13040  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell8   7518   8728  13040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell8       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 13040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 21768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell4        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210  13040  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell9   7518   8728  13040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell9       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 14072p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 21768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell4        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210  13040  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell11   6485   7695  14072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 14073p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 21768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7694
-------------------------------------   ---- 
End-of-path arrival time (ps)           7694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell4        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210  13040  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell10   6484   7694  14073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell10      0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 15680p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9998
-------------------------------------   ---- 
End-of-path arrival time (ps)           9998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell66      1250   1250  15680  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell10   8748   9998  15680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell10      0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 15935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9743
-------------------------------------   ---- 
End-of-path arrival time (ps)           9743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                                    macrocell66    1250   1250  15680  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   8493   9743  15935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell4        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : 16226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9452
-------------------------------------   ---- 
End-of-path arrival time (ps)           9452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                           macrocell66    1250   1250  15680  RISE       1
\TransmitShiftReg:bSR:StsReg\/clk_en  statusicell4   8202   9452  16226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                        statusicell4        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 16226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9452
-------------------------------------   ---- 
End-of-path arrival time (ps)           9452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell66      1250   1250  15680  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell11   8202   9452  16226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:load_reg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 16226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9452
-------------------------------------   ---- 
End-of-path arrival time (ps)           9452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                             macrocell66   1250   1250  15680  RISE       1
\TransmitShiftReg:bSR:load_reg\/clk_en  macrocell57   8202   9452  16226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : preouts_2/clk_en
Capture Clock  : preouts_2/clock_0
Path slack     : 16226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9452
-------------------------------------   ---- 
End-of-path arrival time (ps)           9452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell66   1250   1250  15680  RISE       1
preouts_2/clk_en  macrocell58   8202   9452  16226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_8/clk_en
Capture Clock  : cydff_8/clock_0
Path slack     : 17366p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8311
-------------------------------------   ---- 
End-of-path arrival time (ps)           8311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell64         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell64   1250   1250  17366  RISE       1
cydff_8/clk_en  macrocell65   7061   8311  17366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 18125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell66     1250   1250  15680  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell8   6303   7553  18125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell8       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 18127p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7551
-------------------------------------   ---- 
End-of-path arrival time (ps)           7551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell66     1250   1250  15680  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell9   6301   7551  18127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell9       0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : cydff_13/main_0
Capture Clock  : cydff_13/clock_0
Path slack     : 18839p

Capture Clock Arrival Time                           27778
+ Clock path delay                                   17959
+ Cycle adjust (CyBUS_CLK:R#6 vs. Mhz4_096/q:F#2)   -13889
- Setup time                                         -3510
-------------------------------------------------   ------ 
End-of-path required time (ps)                       28338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9498
-------------------------------------   ---- 
End-of-path arrival time (ps)           9498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q  macrocell47    1250   1250  18839  RISE       1
cydff_13/main_0  macrocell114   8248   9498  18839  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_5/main_0
Capture Clock  : cydff_5/clock_0
Path slack     : 19761p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 24268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell64         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell64   1250   1250  17366  RISE       1
cydff_5/main_0  macrocell63   3256   4506  19761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : Net_1037/main_1
Capture Clock  : Net_1037/clock_0
Path slack     : 19761p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 24268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell64         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1037/q       macrocell64   1250   1250  17366  RISE       1
Net_1037/main_1  macrocell64   3256   4506  19761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_5/q
Path End       : Net_1037/main_0
Capture Clock  : Net_1037/clock_0
Path slack     : 20718p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 24268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                            macrocell63         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
cydff_5/q        macrocell63   1250   1250  20718  RISE       1
Net_1037/main_0  macrocell64   2300   3550  20718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_8/q
Path End       : Net_10749/clk_en
Capture Clock  : Net_10749/clock_0
Path slack     : 21529p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                            macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_8/q         macrocell65   1250   1250  21529  RISE       1
Net_10749/clk_en  macrocell66   2899   4149  21529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 24238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 24758

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell8    520    520  24238  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell9      0    520  24238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell9       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 24238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 24758

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell9     520    520  24238  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell10      0    520  24238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell10      0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 24238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 24758

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell10    520    520  24238  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell11      0    520  24238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_15/main_7
Capture Clock  : Net_12035_15/clock_0
Path slack     : 33235p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                       17774
-------------------------------------   ----- 
End-of-path arrival time (ps)           38427
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q                                           macrocell112   1250  21903  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell26    6866  28768  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32118  33235  RISE       1
Net_12035_15/main_7                                     macrocell99    6308  38427  33235  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   8979  19616  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_14/main_6
Capture Clock  : Net_12035_14/clock_0
Path slack     : 33235p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                       17774
-------------------------------------   ----- 
End-of-path arrival time (ps)           38427
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q                                           macrocell112   1250  21903  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell26    6866  28768  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32118  33235  RISE       1
Net_12035_14/main_6                                     macrocell100   6308  38427  33235  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   8979  19616  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_13/main_5
Capture Clock  : Net_12035_13/clock_0
Path slack     : 33235p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                       17774
-------------------------------------   ----- 
End-of-path arrival time (ps)           38427
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q                                           macrocell112   1250  21903  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell26    6866  28768  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32118  33235  RISE       1
Net_12035_13/main_5                                     macrocell101   6308  38427  33235  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   8979  19616  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_12/main_4
Capture Clock  : Net_12035_12/clock_0
Path slack     : 33235p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                       17774
-------------------------------------   ----- 
End-of-path arrival time (ps)           38427
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q                                           macrocell112   1250  21903  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell26    6866  28768  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32118  33235  RISE       1
Net_12035_12/main_4                                     macrocell102   6308  38427  33235  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8979  19616  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_11/main_3
Capture Clock  : Net_12035_11/clock_0
Path slack     : 34794p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20651
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72697

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                       17250
-------------------------------------   ----- 
End-of-path arrival time (ps)           37903
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q                                           macrocell112   1250  21903  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell26    6866  28768  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32118  33235  RISE       1
Net_12035_11/main_3                                     macrocell103   5784  37903  34794  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103  10014  20651  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_10/main_2
Capture Clock  : Net_12035_10/clock_0
Path slack     : 34794p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20651
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72697

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                       17250
-------------------------------------   ----- 
End-of-path arrival time (ps)           37903
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q                                           macrocell112   1250  21903  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell26    6866  28768  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32118  33235  RISE       1
Net_12035_10/main_2                                     macrocell104   5784  37903  34794  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104  10014  20651  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_9/main_1
Capture Clock  : Net_12035_9/clock_0
Path slack     : 34794p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20651
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72697

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                       17250
-------------------------------------   ----- 
End-of-path arrival time (ps)           37903
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q                                           macrocell112   1250  21903  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell26    6866  28768  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32118  33235  RISE       1
Net_12035_9/main_1                                      macrocell105   5784  37903  34794  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105  10014  20651  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_8/main_0
Capture Clock  : Net_12035_8/clock_0
Path slack     : 34794p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20651
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72697

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                       17250
-------------------------------------   ----- 
End-of-path arrival time (ps)           37903
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q                                           macrocell112   1250  21903  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell26    6866  28768  33235  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32118  33235  RISE       1
Net_12035_8/main_0                                      macrocell106   5784  37903  34794  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10014  20651  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_7/main_5
Capture Clock  : Net_12035_7/clock_0
Path slack     : 40765p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                       10245
-------------------------------------   ----- 
End-of-path arrival time (ps)           30898
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q       macrocell112   1250  21903  33235  RISE       1
Net_12035_7/main_5  macrocell107   8995  30898  40765  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107   8981  19618  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_6/main_4
Capture Clock  : Net_12035_6/clock_0
Path slack     : 40765p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                       10245
-------------------------------------   ----- 
End-of-path arrival time (ps)           30898
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q       macrocell112   1250  21903  33235  RISE       1
Net_12035_6/main_4  macrocell108   8995  30898  40765  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8981  19618  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_5/main_3
Capture Clock  : Net_12035_5/clock_0
Path slack     : 40765p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                       10245
-------------------------------------   ----- 
End-of-path arrival time (ps)           30898
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q       macrocell112   1250  21903  33235  RISE       1
Net_12035_5/main_3  macrocell109   8995  30898  40765  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8981  19618  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : captured_2/main_0
Capture Clock  : captured_2/clock_0
Path slack     : 43821p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21531
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73577

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        9103
-------------------------------------   ----- 
End-of-path arrival time (ps)           29756
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q      macrocell112   1250  21903  43821  RISE       1
captured_2/main_0  macrocell128   7853  29756  43821  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_2/clock_0                              macrocell128   2323  21531  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_4/q
Path End       : Net_12035_7/main_3
Capture Clock  : Net_12035_7/clock_0
Path slack     : 44962p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        6049
-------------------------------------   ----- 
End-of-path arrival time (ps)           26701
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10016  20653  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_4/q       macrocell110   1250  21903  34381  RISE       1
Net_12035_7/main_3  macrocell107   4799  26701  44962  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107   8981  19618  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_4/q
Path End       : Net_12035_6/main_2
Capture Clock  : Net_12035_6/clock_0
Path slack     : 44962p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        6049
-------------------------------------   ----- 
End-of-path arrival time (ps)           26701
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10016  20653  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_4/q       macrocell110   1250  21903  34381  RISE       1
Net_12035_6/main_2  macrocell108   4799  26701  44962  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8981  19618  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_4/q
Path End       : Net_12035_5/main_1
Capture Clock  : Net_12035_5/clock_0
Path slack     : 44962p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        6049
-------------------------------------   ----- 
End-of-path arrival time (ps)           26701
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10016  20653  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_4/q       macrocell110   1250  21903  34381  RISE       1
Net_12035_5/main_1  macrocell109   4799  26701  44962  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8981  19618  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_10/q
Path End       : Net_12035_15/main_4
Capture Clock  : Net_12035_15/clock_0
Path slack     : 45004p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        6007
-------------------------------------   ----- 
End-of-path arrival time (ps)           26658
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_10/q       macrocell104   1250  21901  45004  RISE       1
Net_12035_15/main_4  macrocell99    4757  26658  45004  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   8979  19616  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_10/q
Path End       : Net_12035_14/main_3
Capture Clock  : Net_12035_14/clock_0
Path slack     : 45004p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        6007
-------------------------------------   ----- 
End-of-path arrival time (ps)           26658
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_10/q       macrocell104   1250  21901  45004  RISE       1
Net_12035_14/main_3  macrocell100   4757  26658  45004  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   8979  19616  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_10/q
Path End       : Net_12035_13/main_2
Capture Clock  : Net_12035_13/clock_0
Path slack     : 45004p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        6007
-------------------------------------   ----- 
End-of-path arrival time (ps)           26658
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_10/q       macrocell104   1250  21901  45004  RISE       1
Net_12035_13/main_2  macrocell101   4757  26658  45004  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   8979  19616  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_10/q
Path End       : Net_12035_12/main_1
Capture Clock  : Net_12035_12/clock_0
Path slack     : 45004p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        6007
-------------------------------------   ----- 
End-of-path arrival time (ps)           26658
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_10/q       macrocell104   1250  21901  45004  RISE       1
Net_12035_12/main_1  macrocell102   4757  26658  45004  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8979  19616  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : Net_12035_15/main_5
Capture Clock  : Net_12035_15/clock_0
Path slack     : 45018p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        5992
-------------------------------------   ----- 
End-of-path arrival time (ps)           26643
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q        macrocell105   1250  21901  45018  RISE       1
Net_12035_15/main_5  macrocell99    4742  26643  45018  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   8979  19616  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : Net_12035_14/main_4
Capture Clock  : Net_12035_14/clock_0
Path slack     : 45018p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        5992
-------------------------------------   ----- 
End-of-path arrival time (ps)           26643
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q        macrocell105   1250  21901  45018  RISE       1
Net_12035_14/main_4  macrocell100   4742  26643  45018  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   8979  19616  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : Net_12035_13/main_3
Capture Clock  : Net_12035_13/clock_0
Path slack     : 45018p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        5992
-------------------------------------   ----- 
End-of-path arrival time (ps)           26643
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q        macrocell105   1250  21901  45018  RISE       1
Net_12035_13/main_3  macrocell101   4742  26643  45018  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   8979  19616  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : Net_12035_12/main_2
Capture Clock  : Net_12035_12/clock_0
Path slack     : 45018p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        5992
-------------------------------------   ----- 
End-of-path arrival time (ps)           26643
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q        macrocell105   1250  21901  45018  RISE       1
Net_12035_12/main_2  macrocell102   4742  26643  45018  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8979  19616  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_4/q
Path End       : captured_4/main_0
Capture Clock  : captured_4/clock_0
Path slack     : 45054p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21531
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73577

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        7870
-------------------------------------   ----- 
End-of-path arrival time (ps)           28523
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10016  20653  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_4/q      macrocell110   1250  21903  45054  RISE       1
captured_4/main_0  macrocell126   6620  28523  45054  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_4/clock_0                              macrocell126   2323  21531  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_15/main_6
Capture Clock  : Net_12035_15/clock_0
Path slack     : 45811p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        5200
-------------------------------------   ----- 
End-of-path arrival time (ps)           25851
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q        macrocell106   1250  21901  45811  RISE       1
Net_12035_15/main_6  macrocell99    3950  25851  45811  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   8979  19616  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_14/main_5
Capture Clock  : Net_12035_14/clock_0
Path slack     : 45811p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        5200
-------------------------------------   ----- 
End-of-path arrival time (ps)           25851
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q        macrocell106   1250  21901  45811  RISE       1
Net_12035_14/main_5  macrocell100   3950  25851  45811  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   8979  19616  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_13/main_4
Capture Clock  : Net_12035_13/clock_0
Path slack     : 45811p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        5200
-------------------------------------   ----- 
End-of-path arrival time (ps)           25851
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q        macrocell106   1250  21901  45811  RISE       1
Net_12035_13/main_4  macrocell101   3950  25851  45811  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   8979  19616  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_12/main_3
Capture Clock  : Net_12035_12/clock_0
Path slack     : 45811p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        5200
-------------------------------------   ----- 
End-of-path arrival time (ps)           25851
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q        macrocell106   1250  21901  45811  RISE       1
Net_12035_12/main_3  macrocell102   3950  25851  45811  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8979  19616  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_3/q
Path End       : Net_12035_7/main_4
Capture Clock  : Net_12035_7/clock_0
Path slack     : 46337p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        4673
-------------------------------------   ----- 
End-of-path arrival time (ps)           25326
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10016  20653  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_3/q       macrocell111   1250  21903  35755  RISE       1
Net_12035_7/main_4  macrocell107   3423  25326  46337  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107   8981  19618  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_3/q
Path End       : Net_12035_6/main_3
Capture Clock  : Net_12035_6/clock_0
Path slack     : 46337p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        4673
-------------------------------------   ----- 
End-of-path arrival time (ps)           25326
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10016  20653  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_3/q       macrocell111   1250  21903  35755  RISE       1
Net_12035_6/main_3  macrocell108   3423  25326  46337  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8981  19618  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_3/q
Path End       : Net_12035_5/main_2
Capture Clock  : Net_12035_5/clock_0
Path slack     : 46337p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        4673
-------------------------------------   ----- 
End-of-path arrival time (ps)           25326
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10016  20653  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_3/q       macrocell111   1250  21903  35755  RISE       1
Net_12035_5/main_2  macrocell109   3423  25326  46337  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8981  19618  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : captured_0/main_0
Capture Clock  : captured_0/clock_0
Path slack     : 46417p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21531
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73577

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        7542
-------------------------------------   ----- 
End-of-path arrival time (ps)           27160
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68   8981  19618  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_11292/q        macrocell68    1250  20868  46417  RISE       1
captured_0/main_0  macrocell130   6292  27160  46417  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_0/clock_0                              macrocell130   2323  21531  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_3/q
Path End       : captured_3/main_0
Capture Clock  : captured_3/clock_0
Path slack     : 46425p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21531
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73577

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        6499
-------------------------------------   ----- 
End-of-path arrival time (ps)           27152
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10016  20653  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_3/q      macrocell111   1250  21903  46425  RISE       1
captured_3/main_0  macrocell127   5249  27152  46425  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_3/clock_0                              macrocell127   2323  21531  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_11/q
Path End       : Net_12035_15/main_3
Capture Clock  : Net_12035_15/clock_0
Path slack     : 46580p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        4431
-------------------------------------   ----- 
End-of-path arrival time (ps)           25082
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_11/q       macrocell103   1250  21901  46580  RISE       1
Net_12035_15/main_3  macrocell99    3181  25082  46580  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   8979  19616  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_11/q
Path End       : Net_12035_14/main_2
Capture Clock  : Net_12035_14/clock_0
Path slack     : 46580p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        4431
-------------------------------------   ----- 
End-of-path arrival time (ps)           25082
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_11/q       macrocell103   1250  21901  46580  RISE       1
Net_12035_14/main_2  macrocell100   3181  25082  46580  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   8979  19616  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_11/q
Path End       : Net_12035_13/main_1
Capture Clock  : Net_12035_13/clock_0
Path slack     : 46580p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        4431
-------------------------------------   ----- 
End-of-path arrival time (ps)           25082
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_11/q       macrocell103   1250  21901  46580  RISE       1
Net_12035_13/main_1  macrocell101   3181  25082  46580  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   8979  19616  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_11/q
Path End       : Net_12035_12/main_0
Capture Clock  : Net_12035_12/clock_0
Path slack     : 46580p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        4431
-------------------------------------   ----- 
End-of-path arrival time (ps)           25082
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_11/q       macrocell103   1250  21901  46580  RISE       1
Net_12035_12/main_0  macrocell102   3181  25082  46580  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8979  19616  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : Net_12035_4/main_3
Capture Clock  : Net_12035_4/clock_0
Path slack     : 46673p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20653
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72698

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        6407
-------------------------------------   ----- 
End-of-path arrival time (ps)           26025
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q       macrocell113   1250  20868  36479  RISE       1
Net_12035_4/main_3  macrocell110   5157  26025  46673  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10016  20653  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : Net_12035_3/main_2
Capture Clock  : Net_12035_3/clock_0
Path slack     : 46673p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20653
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72698

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        6407
-------------------------------------   ----- 
End-of-path arrival time (ps)           26025
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q       macrocell113   1250  20868  36479  RISE       1
Net_12035_3/main_2  macrocell111   5157  26025  46673  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10016  20653  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : Net_12035_2/main_1
Capture Clock  : Net_12035_2/clock_0
Path slack     : 46673p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20653
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72698

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        6407
-------------------------------------   ----- 
End-of-path arrival time (ps)           26025
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q       macrocell113   1250  20868  36479  RISE       1
Net_12035_2/main_1  macrocell112   5157  26025  46673  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_10/q
Path End       : captured_10/main_0
Capture Clock  : captured_10/clock_0
Path slack     : 47033p

Capture Clock Arrival Time                               0
+ Clock path delay                                   22559
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       74605

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        6921
-------------------------------------   ----- 
End-of-path arrival time (ps)           27571
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104  10014  20651  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_10/q      macrocell104   1250  21901  47033  RISE       1
captured_10/main_0  macrocell120   5671  27571  47033  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_10/clock_0                             macrocell120   3351  22559  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : captured_9/main_0
Capture Clock  : captured_9/clock_0
Path slack     : 47048p

Capture Clock Arrival Time                               0
+ Clock path delay                                   22559
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       74605

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        6906
-------------------------------------   ----- 
End-of-path arrival time (ps)           27557
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105  10014  20651  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q      macrocell105   1250  21901  47048  RISE       1
captured_9/main_0  macrocell121   5656  27557  47048  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_9/clock_0                              macrocell121   3351  22559  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : captured_8/main_0
Capture Clock  : captured_8/clock_0
Path slack     : 47444p

Capture Clock Arrival Time                               0
+ Clock path delay                                   22559
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       74605

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        6510
-------------------------------------   ----- 
End-of-path arrival time (ps)           27161
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10014  20651  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q      macrocell106   1250  21901  47444  RISE       1
captured_8/main_0  macrocell122   5260  27161  47444  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_8/clock_0                              macrocell122   3351  22559  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_4/main_2
Capture Clock  : Net_12035_4/clock_0
Path slack     : 47649p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20653
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72698

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        4396
-------------------------------------   ----- 
End-of-path arrival time (ps)           25049
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q       macrocell112   1250  21903  33235  RISE       1
Net_12035_4/main_2  macrocell110   3146  25049  47649  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10016  20653  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_3/main_1
Capture Clock  : Net_12035_3/clock_0
Path slack     : 47649p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20653
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72698

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        4396
-------------------------------------   ----- 
End-of-path arrival time (ps)           25049
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q       macrocell112   1250  21903  33235  RISE       1
Net_12035_3/main_1  macrocell111   3146  25049  47649  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10016  20653  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : Net_12035_7/main_6
Capture Clock  : Net_12035_7/clock_0
Path slack     : 47856p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        4190
-------------------------------------   ----- 
End-of-path arrival time (ps)           23808
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q       macrocell113   1250  20868  36479  RISE       1
Net_12035_7/main_6  macrocell107   2940  23808  47856  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107   8981  19618  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : Net_12035_6/main_5
Capture Clock  : Net_12035_6/clock_0
Path slack     : 47856p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        4190
-------------------------------------   ----- 
End-of-path arrival time (ps)           23808
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q       macrocell113   1250  20868  36479  RISE       1
Net_12035_6/main_5  macrocell108   2940  23808  47856  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8981  19618  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : Net_12035_5/main_4
Capture Clock  : Net_12035_5/clock_0
Path slack     : 47856p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        4190
-------------------------------------   ----- 
End-of-path arrival time (ps)           23808
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q       macrocell113   1250  20868  36479  RISE       1
Net_12035_5/main_4  macrocell109   2940  23808  47856  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8981  19618  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_14/q
Path End       : Net_12035_15/main_0
Capture Clock  : Net_12035_15/clock_0
Path slack     : 48182p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      19616
+ Data path delay                        3864
-------------------------------------   ----- 
End-of-path arrival time (ps)           23480
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   8979  19616  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_14/q       macrocell100   1250  20866  48182  RISE       1
Net_12035_15/main_0  macrocell99    2614  23480  48182  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   8979  19616  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_4/main_0
Capture Clock  : Net_12035_4/clock_0
Path slack     : 48198p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20653
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72698

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        4883
-------------------------------------   ----- 
End-of-path arrival time (ps)           24500
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  20868  37029  RISE       1
Net_12035_4/main_0  macrocell110   3633  24500  48198  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10016  20653  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_3/main_0
Capture Clock  : Net_12035_3/clock_0
Path slack     : 48198p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20653
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72698

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        4883
-------------------------------------   ----- 
End-of-path arrival time (ps)           24500
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  20868  37029  RISE       1
Net_12035_3/main_0  macrocell111   3633  24500  48198  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10016  20653  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_2/main_0
Capture Clock  : Net_12035_2/clock_0
Path slack     : 48198p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20653
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72698

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        4883
-------------------------------------   ----- 
End-of-path arrival time (ps)           24500
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  20868  37029  RISE       1
Net_12035_2/main_0  macrocell112   3633  24500  48198  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10016  20653  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_7/main_0
Capture Clock  : Net_12035_7/clock_0
Path slack     : 48219p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        3827
-------------------------------------   ----- 
End-of-path arrival time (ps)           23445
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  20868  37029  RISE       1
Net_12035_7/main_0  macrocell107   2577  23445  48219  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107   8981  19618  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_6/main_0
Capture Clock  : Net_12035_6/clock_0
Path slack     : 48219p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        3827
-------------------------------------   ----- 
End-of-path arrival time (ps)           23445
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  20868  37029  RISE       1
Net_12035_6/main_0  macrocell108   2577  23445  48219  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8981  19618  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_5/main_0
Capture Clock  : Net_12035_5/clock_0
Path slack     : 48219p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        3827
-------------------------------------   ----- 
End-of-path arrival time (ps)           23445
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  20868  37029  RISE       1
Net_12035_5/main_0  macrocell109   2577  23445  48219  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8981  19618  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_1/main_0
Capture Clock  : Net_12035_1/clock_0
Path slack     : 48219p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        3826
-------------------------------------   ----- 
End-of-path arrival time (ps)           23444
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  20868  37029  RISE       1
Net_12035_1/main_0  macrocell113   2576  23444  48219  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8981  19618  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_10/q
Path End       : Net_12035_11/main_0
Capture Clock  : Net_12035_11/clock_0
Path slack     : 48268p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20651
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72697

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        3778
-------------------------------------   ----- 
End-of-path arrival time (ps)           24429
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_10/q       macrocell104   1250  21901  45004  RISE       1
Net_12035_11/main_0  macrocell103   2528  24429  48268  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103  10014  20651  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : Net_12035_11/main_1
Capture Clock  : Net_12035_11/clock_0
Path slack     : 48269p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20651
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72697

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        3777
-------------------------------------   ----- 
End-of-path arrival time (ps)           24428
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q        macrocell105   1250  21901  45018  RISE       1
Net_12035_11/main_1  macrocell103   2527  24428  48269  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103  10014  20651  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : Net_12035_10/main_0
Capture Clock  : Net_12035_10/clock_0
Path slack     : 48269p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20651
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72697

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        3777
-------------------------------------   ----- 
End-of-path arrival time (ps)           24428
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q        macrocell105   1250  21901  45018  RISE       1
Net_12035_10/main_0  macrocell104   2527  24428  48269  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104  10014  20651  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_3/q
Path End       : Net_12035_4/main_1
Capture Clock  : Net_12035_4/clock_0
Path slack     : 48276p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20653
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72698

Launch Clock Arrival Time                       0
+ Clock path delay                      20653
+ Data path delay                        3770
-------------------------------------   ----- 
End-of-path arrival time (ps)           24423
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10016  20653  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_3/q       macrocell111   1250  21903  35755  RISE       1
Net_12035_4/main_1  macrocell110   2520  24423  48276  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10016  20653  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_13/q
Path End       : Net_12035_15/main_1
Capture Clock  : Net_12035_15/clock_0
Path slack     : 48496p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      19616
+ Data path delay                        3549
-------------------------------------   ----- 
End-of-path arrival time (ps)           23165
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   8979  19616  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_13/q       macrocell101   1250  20866  48496  RISE       1
Net_12035_15/main_1  macrocell99    2299  23165  48496  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   8979  19616  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_13/q
Path End       : Net_12035_14/main_0
Capture Clock  : Net_12035_14/clock_0
Path slack     : 48496p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      19616
+ Data path delay                        3549
-------------------------------------   ----- 
End-of-path arrival time (ps)           23165
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   8979  19616  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_13/q       macrocell101   1250  20866  48496  RISE       1
Net_12035_14/main_0  macrocell100   2299  23165  48496  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   8979  19616  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_6/q
Path End       : Net_12035_7/main_1
Capture Clock  : Net_12035_7/clock_0
Path slack     : 48498p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        3548
-------------------------------------   ----- 
End-of-path arrival time (ps)           23165
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_6/q       macrocell108   1250  20868  37756  RISE       1
Net_12035_7/main_1  macrocell107   2298  23165  48498  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107   8981  19618  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_12/q
Path End       : Net_12035_15/main_2
Capture Clock  : Net_12035_15/clock_0
Path slack     : 48498p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      19616
+ Data path delay                        3547
-------------------------------------   ----- 
End-of-path arrival time (ps)           23163
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8979  19616  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_12/q       macrocell102   1250  20866  48498  RISE       1
Net_12035_15/main_2  macrocell99    2297  23163  48498  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   8979  19616  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_12/q
Path End       : Net_12035_14/main_1
Capture Clock  : Net_12035_14/clock_0
Path slack     : 48498p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      19616
+ Data path delay                        3547
-------------------------------------   ----- 
End-of-path arrival time (ps)           23163
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8979  19616  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_12/q       macrocell102   1250  20866  48498  RISE       1
Net_12035_14/main_1  macrocell100   2297  23163  48498  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   8979  19616  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_12/q
Path End       : Net_12035_13/main_0
Capture Clock  : Net_12035_13/clock_0
Path slack     : 48498p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19616
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71662

Launch Clock Arrival Time                       0
+ Clock path delay                      19616
+ Data path delay                        3547
-------------------------------------   ----- 
End-of-path arrival time (ps)           23163
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8979  19616  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_12/q       macrocell102   1250  20866  48498  RISE       1
Net_12035_13/main_0  macrocell101   2297  23163  48498  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   8979  19616  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_7/main_2
Capture Clock  : Net_12035_7/clock_0
Path slack     : 48500p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        3545
-------------------------------------   ----- 
End-of-path arrival time (ps)           23163
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q       macrocell109   1250  20868  37764  RISE       1
Net_12035_7/main_2  macrocell107   2295  23163  48500  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107   8981  19618  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_6/main_1
Capture Clock  : Net_12035_6/clock_0
Path slack     : 48500p

Capture Clock Arrival Time                               0
+ Clock path delay                                   19618
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       71663

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        3545
-------------------------------------   ----- 
End-of-path arrival time (ps)           23163
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8981  19618  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q       macrocell109   1250  20868  37764  RISE       1
Net_12035_6/main_1  macrocell108   2295  23163  48500  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8981  19618  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : captured_1/main_0
Capture Clock  : captured_1/clock_0
Path slack     : 48526p

Capture Clock Arrival Time                               0
+ Clock path delay                                   22558
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       74604

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        6461
-------------------------------------   ----- 
End-of-path arrival time (ps)           26078
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8981  19618  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q      macrocell113   1250  20868  48526  RISE       1
captured_1/main_0  macrocell129   5211  26078  48526  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_1/clock_0                              macrocell129   3350  22558  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_11/main_2
Capture Clock  : Net_12035_11/clock_0
Path slack     : 48546p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20651
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72697

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        3500
-------------------------------------   ----- 
End-of-path arrival time (ps)           24150
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q        macrocell106   1250  21901  45811  RISE       1
Net_12035_11/main_2  macrocell103   2250  24150  48546  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103  10014  20651  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_10/main_1
Capture Clock  : Net_12035_10/clock_0
Path slack     : 48546p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20651
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72697

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        3500
-------------------------------------   ----- 
End-of-path arrival time (ps)           24150
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10014  20651  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q        macrocell106   1250  21901  45811  RISE       1
Net_12035_10/main_1  macrocell104   2250  24150  48546  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104  10014  20651  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_9/main_0
Capture Clock  : Net_12035_9/clock_0
Path slack     : 48546p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20651
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72697

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        3500
-------------------------------------   ----- 
End-of-path arrival time (ps)           24150
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10014  20651  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q       macrocell106   1250  21901  45811  RISE       1
Net_12035_9/main_0  macrocell105   2250  24150  48546  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105  10014  20651  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_7/q
Path End       : captured_7/main_0
Capture Clock  : captured_7/clock_0
Path slack     : 48589p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21531
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73577

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        5370
-------------------------------------   ----- 
End-of-path arrival time (ps)           24988
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107   8981  19618  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_7/q      macrocell107   1250  20868  48589  RISE       1
captured_7/main_0  macrocell123   4120  24988  48589  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_7/clock_0                              macrocell123   2323  21531  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_11/q
Path End       : captured_11/main_0
Capture Clock  : captured_11/clock_0
Path slack     : 48630p

Capture Clock Arrival Time                               0
+ Clock path delay                                   22559
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       74605

Launch Clock Arrival Time                       0
+ Clock path delay                      20651
+ Data path delay                        5324
-------------------------------------   ----- 
End-of-path arrival time (ps)           25975
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103  10014  20651  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_11/q      macrocell103   1250  21901  48630  RISE       1
captured_11/main_0  macrocell119   4074  25975  48630  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_11/clock_0                             macrocell119   3351  22559  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_14/q
Path End       : captured_14/main_0
Capture Clock  : captured_14/clock_0
Path slack     : 50326p

Capture Clock Arrival Time                               0
+ Clock path delay                                   22559
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       74605

Launch Clock Arrival Time                       0
+ Clock path delay                      19616
+ Data path delay                        4663
-------------------------------------   ----- 
End-of-path arrival time (ps)           24279
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   8979  19616  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_14/q      macrocell100   1250  20866  50326  RISE       1
captured_14/main_0  macrocell116   3413  24279  50326  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_14/clock_0                             macrocell116   3351  22559  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_6/q
Path End       : captured_6/main_0
Capture Clock  : captured_6/clock_0
Path slack     : 50375p

Capture Clock Arrival Time                               0
+ Clock path delay                                   22558
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       74604

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        4611
-------------------------------------   ----- 
End-of-path arrival time (ps)           24229
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8981  19618  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_6/q      macrocell108   1250  20868  50375  RISE       1
captured_6/main_0  macrocell124   3361  24229  50375  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_6/clock_0                              macrocell124   3350  22558  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : captured_5/main_0
Capture Clock  : captured_5/clock_0
Path slack     : 50378p

Capture Clock Arrival Time                               0
+ Clock path delay                                   22558
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       74604

Launch Clock Arrival Time                       0
+ Clock path delay                      19618
+ Data path delay                        4608
-------------------------------------   ----- 
End-of-path arrival time (ps)           24226
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8981  19618  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q      macrocell109   1250  20868  50378  RISE       1
captured_5/main_0  macrocell125   3358  24226  50378  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_5/clock_0                              macrocell125   3350  22558  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_13/q
Path End       : captured_13/main_0
Capture Clock  : captured_13/clock_0
Path slack     : 50524p

Capture Clock Arrival Time                               0
+ Clock path delay                                   22559
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       74605

Launch Clock Arrival Time                       0
+ Clock path delay                      19616
+ Data path delay                        4465
-------------------------------------   ----- 
End-of-path arrival time (ps)           24081
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   8979  19616  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_13/q      macrocell101   1250  20866  50524  RISE       1
captured_13/main_0  macrocell117   3215  24081  50524  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_13/clock_0                             macrocell117   3351  22559  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_12/q
Path End       : captured_12/main_0
Capture Clock  : captured_12/clock_0
Path slack     : 50543p

Capture Clock Arrival Time                               0
+ Clock path delay                                   22559
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       74605

Launch Clock Arrival Time                       0
+ Clock path delay                      19616
+ Data path delay                        4445
-------------------------------------   ----- 
End-of-path arrival time (ps)           24061
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73    1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8979  19616  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_12/q      macrocell102   1250  20866  50543  RISE       1
captured_12/main_0  macrocell118   3195  24061  50543  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_12/clock_0                             macrocell118   3351  22559  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_15/q
Path End       : captured_15/main_0
Capture Clock  : captured_15/clock_0
Path slack     : 50827p

Capture Clock Arrival Time                               0
+ Clock path delay                                   22559
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       74605

Launch Clock Arrival Time                       0
+ Clock path delay                      19616
+ Data path delay                        4162
-------------------------------------   ----- 
End-of-path arrival time (ps)           23778
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   8387  23276  FALL       1
Mhz4_096/q                                                       macrocell73   1250  24526  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  10637  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   8979  19616  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_15/q      macrocell99    1250  20866  50827  RISE       1
captured_15/main_0  macrocell115   2912  23778  50827  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  38415  FALL       1
cydff_13/clock_0                                macrocell114   7321  45736  FALL       1
cydff_13/q                                      macrocell114   1250  46986  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  19209  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_15/clock_0                             macrocell115   3351  22559  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_ADC:BSPIM:sR8:Dp:u0\/clock
Path slack     : 106092p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -2850
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   122150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16058
-------------------------------------   ----- 
End-of-path arrival time (ps)           16058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4   count7cell       1940   1940  106092  RISE       1
\SPI_ADC:BSPIM:load_rx_data\/main_0  macrocell16      7539   9479  106092  RISE       1
\SPI_ADC:BSPIM:load_rx_data\/q       macrocell16      3350  12829  106092  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/f1_load    datapathcell14   3228  16058  106092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_ADC:BSPIM:RxStsReg\/clock
Path slack     : 106172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18328
-------------------------------------   ----- 
End-of-path arrival time (ps)           18328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4  count7cell     1940   1940  106092  RISE       1
\SPI_ADC:BSPIM:rx_status_6\/main_0  macrocell19    7539   9479  106172  RISE       1
\SPI_ADC:BSPIM:rx_status_6\/q       macrocell19    3350  12829  106172  RISE       1
\SPI_ADC:BSPIM:RxStsReg\/status_6   statusicell8   5499  18328  106172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:RxStsReg\/clock                             statusicell8        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_ADC:BSPIM:TxStsReg\/clock
Path slack     : 106814p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17686
-------------------------------------   ----- 
End-of-path arrival time (ps)           17686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4   count7cell     1940   1940  106092  RISE       1
\SPI_ADC:BSPIM:load_rx_data\/main_0  macrocell16    7539   9479  106092  RISE       1
\SPI_ADC:BSPIM:load_rx_data\/q       macrocell16    3350  12829  106092  RISE       1
\SPI_ADC:BSPIM:TxStsReg\/status_3    statusicell7   4857  17686  106814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:TxStsReg\/clock                             statusicell7        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : \SPI_ADC:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_ADC:BSPIM:sR8:Dp:u0\/clock
Path slack     : 110678p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -8480
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5842
-------------------------------------   ---- 
End-of-path arrival time (ps)           5842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q            macrocell77      1250   1250  110678  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell14   4592   5842  110678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : \SPI_ADC:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_ADC:BSPIM:sR8:Dp:u0\/clock
Path slack     : 110802p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -8480
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q            macrocell79      1250   1250  110802  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell14   4468   5718  110802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_ADC:BSPIM:sR8:Dp:u0\/clock
Path slack     : 111415p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -8480
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q            macrocell78      1250   1250  111415  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell14   3855   5105  111415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_ADC:BSPIM:state_1\/main_8
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 112094p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  112094  RISE       1
\SPI_ADC:BSPIM:state_1\/main_8              macrocell78      5816   9396  112094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_ADC:BSPIM:state_0\/main_8
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 112412p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9078
-------------------------------------   ---- 
End-of-path arrival time (ps)           9078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  112094  RISE       1
\SPI_ADC:BSPIM:state_0\/main_8              macrocell79      5498   9078  112412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:state_2\/main_3
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 112937p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  106092  RISE       1
\SPI_ADC:BSPIM:state_2\/main_3      macrocell77   6613   8553  112937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 112937p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  106092  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_3   macrocell82   6613   8553  112937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:state_1\/main_3
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 112946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8544
-------------------------------------   ---- 
End-of-path arrival time (ps)           8544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  106092  RISE       1
\SPI_ADC:BSPIM:state_1\/main_3      macrocell78   6604   8544  112946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_ADC:BSPIM:state_2\/main_8
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 113377p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8113
-------------------------------------   ---- 
End-of-path arrival time (ps)           8113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  112094  RISE       1
\SPI_ADC:BSPIM:state_2\/main_8              macrocell77      4533   8113  113377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : \SPI_ADC:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_ADC:BSPIM:TxStsReg\/clock
Path slack     : 113627p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10873
-------------------------------------   ----- 
End-of-path arrival time (ps)           10873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q           macrocell77    1250   1250  110678  RISE       1
\SPI_ADC:BSPIM:tx_status_0\/main_0  macrocell17    3942   5192  113627  RISE       1
\SPI_ADC:BSPIM:tx_status_0\/q       macrocell17    3350   8542  113627  RISE       1
\SPI_ADC:BSPIM:TxStsReg\/status_0   statusicell7   2330  10873  113627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:TxStsReg\/clock                             statusicell7        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 113840p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1

Data path
pin name                           model name      delay     AT   slack  edge  Fanout
---------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:sR8:Dp:u0\/so_comb  datapathcell14   5360   5360  113840  RISE       1
Net_23/main_4                      macrocell76      2290   7650  113840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_0
Path End       : \SPI_ADC:BSPIM:state_1\/main_7
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 114630p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  108740  RISE       1
\SPI_ADC:BSPIM:state_1\/main_7      macrocell78   4920   6860  114630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_0
Path End       : \SPI_ADC:BSPIM:state_2\/main_7
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 115585p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  108740  RISE       1
\SPI_ADC:BSPIM:state_2\/main_7      macrocell77   3965   5905  115585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_0
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 115585p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  108740  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_7   macrocell82   3965   5905  115585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 115637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           5853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q  macrocell77   1250   1250  110678  RISE       1
Net_23/main_1              macrocell76   4603   5853  115637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : Net_11504/main_0
Capture Clock  : Net_11504/clock_0
Path slack     : 115637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           5853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q  macrocell77   1250   1250  110678  RISE       1
Net_11504/main_0           macrocell80   4603   5853  115637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : \SPI_ADC:BSPIM:state_2\/main_0
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 115734p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q       macrocell77   1250   1250  110678  RISE       1
\SPI_ADC:BSPIM:state_2\/main_0  macrocell77   4506   5756  115734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 115734p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q          macrocell77   1250   1250  110678  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_0  macrocell82   4506   5756  115734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 115768p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q  macrocell79   1250   1250  110802  RISE       1
Net_23/main_3              macrocell76   4472   5722  115768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : Net_11504/main_2
Capture Clock  : Net_11504/clock_0
Path slack     : 115768p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q  macrocell79   1250   1250  110802  RISE       1
Net_11504/main_2           macrocell80   4472   5722  115768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:state_0\/main_3
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 115920p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  106092  RISE       1
\SPI_ADC:BSPIM:state_0\/main_3      macrocell79   3630   5570  115920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 115920p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  106092  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_3    macrocell81   3630   5570  115920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_2
Path End       : \SPI_ADC:BSPIM:state_2\/main_5
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 115988p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  109144  RISE       1
\SPI_ADC:BSPIM:state_2\/main_5      macrocell77   3562   5502  115988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_2
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 115988p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  109144  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_5   macrocell82   3562   5502  115988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_3
Path End       : \SPI_ADC:BSPIM:state_2\/main_4
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 116132p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  109288  RISE       1
\SPI_ADC:BSPIM:state_2\/main_4      macrocell77   3418   5358  116132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_3
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 116132p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  109288  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_4   macrocell82   3418   5358  116132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_1
Path End       : \SPI_ADC:BSPIM:state_2\/main_6
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 116141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  109298  RISE       1
\SPI_ADC:BSPIM:state_2\/main_6      macrocell77   3409   5349  116141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_1
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 116141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  109298  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_6   macrocell82   3409   5349  116141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_3
Path End       : \SPI_ADC:BSPIM:state_1\/main_4
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 116141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  109288  RISE       1
\SPI_ADC:BSPIM:state_1\/main_4      macrocell78   3409   5349  116141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_2
Path End       : \SPI_ADC:BSPIM:state_1\/main_5
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 116146p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  109144  RISE       1
\SPI_ADC:BSPIM:state_1\/main_5      macrocell78   3404   5344  116146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_1
Path End       : \SPI_ADC:BSPIM:state_1\/main_6
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 116150p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  109298  RISE       1
\SPI_ADC:BSPIM:state_1\/main_6      macrocell78   3400   5340  116150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:cnt_enable\/q
Path End       : \SPI_ADC:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_ADC:BSPIM:BitCounter\/clock
Path slack     : 116263p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -4060
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   120940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:cnt_enable\/q       macrocell82   1250   1250  116263  RISE       1
\SPI_ADC:BSPIM:BitCounter\/enable  count7cell    3427   4677  116263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 116298p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q  macrocell77   1250   1250  110678  RISE       1
Net_25/main_0              macrocell75   3942   5192  116298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : \SPI_ADC:BSPIM:state_1\/main_0
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 116298p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q       macrocell77   1250   1250  110678  RISE       1
\SPI_ADC:BSPIM:state_1\/main_0  macrocell78   3942   5192  116298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : \SPI_ADC:BSPIM:state_0\/main_0
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 116360p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q       macrocell77   1250   1250  110678  RISE       1
\SPI_ADC:BSPIM:state_0\/main_0  macrocell79   3880   5130  116360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : \SPI_ADC:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 116360p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q         macrocell77   1250   1250  110678  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_0  macrocell81   3880   5130  116360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 116382p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q  macrocell78   1250   1250  111415  RISE       1
Net_23/main_2              macrocell76   3858   5108  116382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : Net_11504/main_1
Capture Clock  : Net_11504/clock_0
Path slack     : 116382p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q  macrocell78   1250   1250  111415  RISE       1
Net_11504/main_1           macrocell80   3858   5108  116382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:state_0\/main_1
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 116582p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q       macrocell78   1250   1250  111415  RISE       1
\SPI_ADC:BSPIM:state_0\/main_1  macrocell79   3658   4908  116582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 116582p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q         macrocell78   1250   1250  111415  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_1  macrocell81   3658   4908  116582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 116732p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell76         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_23/q       macrocell76   1250   1250  116732  RISE       1
Net_23/main_0  macrocell76   3508   4758  116732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11504/q
Path End       : Net_11504/main_3
Capture Clock  : Net_11504/clock_0
Path slack     : 116820p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_11504/q       macrocell80   1250   1250  116820  RISE       1
Net_11504/main_3  macrocell80   3420   4670  116820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : \SPI_ADC:BSPIM:state_2\/main_2
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 116851p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q       macrocell79   1250   1250  110802  RISE       1
\SPI_ADC:BSPIM:state_2\/main_2  macrocell77   3389   4639  116851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 116851p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q          macrocell79   1250   1250  110802  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_2  macrocell82   3389   4639  116851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 116865p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q  macrocell79   1250   1250  110802  RISE       1
Net_25/main_2              macrocell75   3375   4625  116865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : \SPI_ADC:BSPIM:state_1\/main_2
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 116865p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q       macrocell79   1250   1250  110802  RISE       1
\SPI_ADC:BSPIM:state_1\/main_2  macrocell78   3375   4625  116865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_2
Path End       : \SPI_ADC:BSPIM:state_0\/main_5
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 116913p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  109144  RISE       1
\SPI_ADC:BSPIM:state_0\/main_5      macrocell79   2637   4577  116913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_2
Path End       : \SPI_ADC:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 116913p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  109144  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_5    macrocell81   2637   4577  116913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_0
Path End       : \SPI_ADC:BSPIM:state_0\/main_7
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 117216p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  108740  RISE       1
\SPI_ADC:BSPIM:state_0\/main_7      macrocell79   2334   4274  117216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_0
Path End       : \SPI_ADC:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 117216p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  108740  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_7    macrocell81   2334   4274  117216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_3
Path End       : \SPI_ADC:BSPIM:state_0\/main_4
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 117232p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  109288  RISE       1
\SPI_ADC:BSPIM:state_0\/main_4      macrocell79   2318   4258  117232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_3
Path End       : \SPI_ADC:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 117232p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  109288  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_4    macrocell81   2318   4258  117232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_1
Path End       : \SPI_ADC:BSPIM:state_0\/main_6
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 117239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  109298  RISE       1
\SPI_ADC:BSPIM:state_0\/main_6      macrocell79   2311   4251  117239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_1
Path End       : \SPI_ADC:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 117239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  109298  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_6    macrocell81   2311   4251  117239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 117459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q  macrocell78   1250   1250  111415  RISE       1
Net_25/main_1              macrocell75   2781   4031  117459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:state_1\/main_1
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 117459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q       macrocell78   1250   1250  111415  RISE       1
\SPI_ADC:BSPIM:state_1\/main_1  macrocell78   2781   4031  117459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:state_2\/main_1
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 117472p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q       macrocell78   1250   1250  111415  RISE       1
\SPI_ADC:BSPIM:state_2\/main_1  macrocell77   2768   4018  117472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 117472p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q          macrocell78   1250   1250  111415  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_1  macrocell82   2768   4018  117472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:cnt_enable\/q
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 117622p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:cnt_enable\/q       macrocell82   1250   1250  116263  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_8  macrocell82   2618   3868  117622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:load_cond\/q
Path End       : \SPI_ADC:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 117941p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:load_cond\/q       macrocell81   1250   1250  117941  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_8  macrocell81   2299   3549  117941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : \SPI_ADC:BSPIM:state_0\/main_2
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 117951p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q       macrocell79   1250   1250  110802  RISE       1
\SPI_ADC:BSPIM:state_0\/main_2  macrocell79   2289   3539  117951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : \SPI_ADC:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 117951p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   125000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q         macrocell79   1250   1250  110802  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_2  macrocell81   2289   3539  117951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock
Path slack     : 480638p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -2850
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16512
-------------------------------------   ----- 
End-of-path arrival time (ps)           16512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3   count7cell       1940   1940  480638  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/main_1  macrocell22      4038   5978  480638  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/q       macrocell22      3350   9328  480638  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/f1_load    datapathcell18   7184  16512  480638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_MEMS:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_MEMS:BSPIM:RxStsReg\/clock
Path slack     : 480738p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18762
-------------------------------------   ----- 
End-of-path arrival time (ps)           18762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell18   3580   3580  480738  RISE       1
\SPIM_MEMS:BSPIM:rx_status_6\/main_5          macrocell25      4921   8501  480738  RISE       1
\SPIM_MEMS:BSPIM:rx_status_6\/q               macrocell25      3350  11851  480738  RISE       1
\SPIM_MEMS:BSPIM:RxStsReg\/status_6           statusicell11    6912  18762  480738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:RxStsReg\/clock                           statusicell11       0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_MEMS:BSPIM:TxStsReg\/clock
Path slack     : 483518p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15982
-------------------------------------   ----- 
End-of-path arrival time (ps)           15982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3   count7cell      1940   1940  480638  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/main_1  macrocell22     4038   5978  480638  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/q       macrocell22     3350   9328  480638  RISE       1
\SPIM_MEMS:BSPIM:TxStsReg\/status_3    statusicell10   6654  15982  483518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:TxStsReg\/clock                           statusicell10       0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : \SPIM_MEMS:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_MEMS:BSPIM:TxStsReg\/clock
Path slack     : 484616p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14884
-------------------------------------   ----- 
End-of-path arrival time (ps)           14884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q           macrocell93     1250   1250  484616  RISE       1
\SPIM_MEMS:BSPIM:tx_status_0\/main_0  macrocell23     4810   6060  484616  RISE       1
\SPIM_MEMS:BSPIM:tx_status_0\/q       macrocell23     3350   9410  484616  RISE       1
\SPIM_MEMS:BSPIM:TxStsReg\/status_0   statusicell10   5475  14884  484616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:TxStsReg\/clock                           statusicell10       0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_11882/main_4
Capture Clock  : Net_11882/clock_0
Path slack     : 485039p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11451
-------------------------------------   ----- 
End-of-path arrival time (ps)           11451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/so_comb  datapathcell18   5360   5360  485039  RISE       1
Net_11882/main_4                     macrocell92      6091  11451  485039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11882/clock_0                                          macrocell92         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485248p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -8480
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q            macrocell93      1250   1250  484616  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell18   5022   6272  485248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485410p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -8480
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q            macrocell95      1250   1250  485310  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell18   4860   6110  485410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -8480
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q            macrocell94      1250   1250  485439  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell18   4279   5529  485991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : Net_11883/main_2
Capture Clock  : Net_11883/clock_0
Path slack     : 487643p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q  macrocell95   1250   1250  485310  RISE       1
Net_11883/main_2             macrocell91   7597   8847  487643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11883/clock_0                                          macrocell91         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : Net_11882/main_3
Capture Clock  : Net_11882/clock_0
Path slack     : 487643p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q  macrocell95   1250   1250  485310  RISE       1
Net_11882/main_3             macrocell92   7597   8847  487643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11882/clock_0                                          macrocell92         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : Net_11884/main_2
Capture Clock  : Net_11884/clock_0
Path slack     : 487643p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q  macrocell95   1250   1250  485310  RISE       1
Net_11884/main_2             macrocell96   7597   8847  487643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11884/clock_0                                          macrocell96         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : Net_11883/main_0
Capture Clock  : Net_11883/clock_0
Path slack     : 487699p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8791
-------------------------------------   ---- 
End-of-path arrival time (ps)           8791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q  macrocell93   1250   1250  484616  RISE       1
Net_11883/main_0             macrocell91   7541   8791  487699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11883/clock_0                                          macrocell91         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : Net_11882/main_1
Capture Clock  : Net_11882/clock_0
Path slack     : 487699p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8791
-------------------------------------   ---- 
End-of-path arrival time (ps)           8791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q  macrocell93   1250   1250  484616  RISE       1
Net_11882/main_1             macrocell92   7541   8791  487699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11882/clock_0                                          macrocell92         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : Net_11884/main_0
Capture Clock  : Net_11884/clock_0
Path slack     : 487699p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8791
-------------------------------------   ---- 
End-of-path arrival time (ps)           8791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q  macrocell93   1250   1250  484616  RISE       1
Net_11884/main_0             macrocell96   7541   8791  487699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11884/clock_0                                          macrocell96         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : Net_11883/main_1
Capture Clock  : Net_11883/clock_0
Path slack     : 488096p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8394
-------------------------------------   ---- 
End-of-path arrival time (ps)           8394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q  macrocell94   1250   1250  485439  RISE       1
Net_11883/main_1             macrocell91   7144   8394  488096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11883/clock_0                                          macrocell91         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : Net_11882/main_2
Capture Clock  : Net_11882/clock_0
Path slack     : 488096p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8394
-------------------------------------   ---- 
End-of-path arrival time (ps)           8394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q  macrocell94   1250   1250  485439  RISE       1
Net_11882/main_2             macrocell92   7144   8394  488096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11882/clock_0                                          macrocell92         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : Net_11884/main_1
Capture Clock  : Net_11884/clock_0
Path slack     : 488096p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8394
-------------------------------------   ---- 
End-of-path arrival time (ps)           8394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q  macrocell94   1250   1250  485439  RISE       1
Net_11884/main_1             macrocell96   7144   8394  488096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11884/clock_0                                          macrocell96         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 488984p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7506
-------------------------------------   ---- 
End-of-path arrival time (ps)           7506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  488984  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_8              macrocell95      3926   7506  488984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 488996p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7494
-------------------------------------   ---- 
End-of-path arrival time (ps)           7494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  488984  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_8              macrocell93      3914   7494  488996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 488996p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7494
-------------------------------------   ---- 
End-of-path arrival time (ps)           7494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  488984  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_8              macrocell94      3914   7494  488996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 489684p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6806
-------------------------------------   ---- 
End-of-path arrival time (ps)           6806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q          macrocell93   1250   1250  484616  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_0  macrocell98   5556   6806  489684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 490430p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q       macrocell93   1250   1250  484616  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_0  macrocell93   4810   6060  490430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 490430p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q       macrocell93   1250   1250  484616  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_0  macrocell94   4810   6060  490430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 490622p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q       macrocell93   1250   1250  484616  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_0  macrocell95   4618   5868  490622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 490622p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q         macrocell93   1250   1250  484616  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_0  macrocell97   4618   5868  490622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 490972p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q       macrocell95   1250   1250  485310  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_2  macrocell95   4268   5518  490972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 490972p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q         macrocell95   1250   1250  485310  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_2  macrocell97   4268   5518  490972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 490973p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q          macrocell95   1250   1250  485310  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_2  macrocell98   4267   5517  490973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 491125p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q       macrocell95   1250   1250  485310  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_2  macrocell93   4115   5365  491125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 491125p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q       macrocell95   1250   1250  485310  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_2  macrocell94   4115   5365  491125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 491252p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q       macrocell94   1250   1250  485439  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_1  macrocell95   3988   5238  491252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 491252p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q         macrocell94   1250   1250  485439  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_1  macrocell97   3988   5238  491252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 491254p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q       macrocell94   1250   1250  485439  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_1  macrocell93   3986   5236  491254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 491254p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q       macrocell94   1250   1250  485439  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_1  macrocell94   3986   5236  491254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 491256p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q          macrocell94   1250   1250  485439  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_1  macrocell98   3984   5234  491256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 491364p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3  count7cell    1940   1940  480638  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_4   macrocell98   3186   5126  491364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 491366p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3  count7cell    1940   1940  480638  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_4      macrocell95   3184   5124  491366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 491366p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3  count7cell    1940   1940  480638  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_4    macrocell97   3184   5124  491366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_4
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 491370p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_4  count7cell    1940   1940  481063  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_3      macrocell95   3180   5120  491370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_4
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 491370p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_4  count7cell    1940   1940  481063  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_3    macrocell97   3180   5120  491370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_4
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 491371p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_4  count7cell    1940   1940  481063  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_3   macrocell98   3179   5119  491371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_4
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 491380p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_4  count7cell    1940   1940  481063  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_3      macrocell93   3170   5110  491380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_4
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 491380p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_4  count7cell    1940   1940  481063  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_3      macrocell94   3170   5110  491380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 491412p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3  count7cell    1940   1940  480638  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_4      macrocell93   3138   5078  491412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 491412p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3  count7cell    1940   1940  480638  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_4      macrocell94   3138   5078  491412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 491510p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1  count7cell    1940   1940  480790  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_6   macrocell98   3040   4980  491510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 491511p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1  count7cell    1940   1940  480790  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_6      macrocell95   3039   4979  491511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 491511p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1  count7cell    1940   1940  480790  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_6    macrocell97   3039   4979  491511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_0
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 491519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480785  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_7      macrocell95   3031   4971  491519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_0
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 491519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480785  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_7    macrocell97   3031   4971  491519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_0
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 491531p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480785  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_7      macrocell93   3019   4959  491531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_0
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 491531p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480785  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_7      macrocell94   3019   4959  491531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11884/q
Path End       : Net_11884/main_3
Capture Clock  : Net_11884/clock_0
Path slack     : 491553p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11884/clock_0                                          macrocell96         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_11884/q       macrocell96   1250   1250  491553  RISE       1
Net_11884/main_3  macrocell96   3687   4937  491553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11884/clock_0                                          macrocell96         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_0
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 491647p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480785  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_7   macrocell98   2903   4843  491647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_2
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 491659p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480951  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_5   macrocell98   2891   4831  491659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_2
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 491661p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480951  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_5      macrocell95   2889   4829  491661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_2
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 491661p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480951  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_5    macrocell97   2889   4829  491661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 491662p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1  count7cell    1940   1940  480790  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_6      macrocell93   2888   4828  491662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 491662p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1  count7cell    1940   1940  480790  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_6      macrocell94   2888   4828  491662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_2
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 491678p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480951  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_5      macrocell93   2872   4812  491678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_2
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 491678p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480951  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_5      macrocell94   2872   4812  491678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11882/q
Path End       : Net_11882/main_0
Capture Clock  : Net_11882/clock_0
Path slack     : 491808p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11882/clock_0                                          macrocell92         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_11882/q       macrocell92   1250   1250  491808  RISE       1
Net_11882/main_0  macrocell92   3432   4682  491808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11882/clock_0                                          macrocell92         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:cnt_enable\/q
Path End       : \SPIM_MEMS:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_MEMS:BSPIM:BitCounter\/clock
Path slack     : 492444p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -4060
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:cnt_enable\/q       macrocell98   1250   1250  492444  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/enable  count7cell    2246   3496  492444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:load_cond\/q
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 492987p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:load_cond\/q       macrocell97   1250   1250  492987  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_8  macrocell97   2253   3503  492987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:cnt_enable\/q
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 493008p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:cnt_enable\/q       macrocell98   1250   1250  492444  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_8  macrocell98   2232   3482  493008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

