INFO: [VRFC 10-163] Analyzing VHDL file "H:/Documents/FPGA/BCD_to_7SEG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCD_to_7SEG'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Documents/FPGA/Steves_clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'my_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Documents/FPGA/7-SEG/7-SEG.srcs/sources_1/new/Seg_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Seg_Display'
ERROR: [VRFC 10-8350] formal port 'clk_in' of mode 'out' cannot be associated with actual port 'clk100mhz' of mode 'in' [H:/Documents/FPGA/7-SEG/7-SEG.srcs/sources_1/new/Seg_Display.vhd:57]
ERROR: [VRFC 10-3030] 'clk100mhz' with mode 'in' cannot be updated [H:/Documents/FPGA/7-SEG/7-SEG.srcs/sources_1/new/Seg_Display.vhd:57]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [H:/Documents/FPGA/7-SEG/7-SEG.srcs/sources_1/new/Seg_Display.vhd:41]
INFO: [VRFC 10-3070] VHDL file 'H:/Documents/FPGA/7-SEG/7-SEG.srcs/sources_1/new/Seg_Display.vhd' ignored due to errors
