v {xschem version=3.1.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N -520 50 -500 50 {
lab=#net1}
N -500 -200 -500 50 {
lab=#net1}
N -500 -200 -440 -200 {
lab=#net1}
N -520 210 -480 210 {
lab=#net2}
N -480 -180 -480 210 {
lab=#net2}
N -480 -180 -440 -180 {
lab=#net2}
N -520 360 -460 360 {
lab=#net3}
N -460 -160 -460 360 {
lab=#net3}
N -460 -160 -440 -160 {
lab=#net3}
N -440 -140 -440 -120 {
lab=VSS}
N -920 -190 -900 -190 {
lab=#net4}
N -900 -260 -900 -190 {
lab=#net4}
N -900 -260 -440 -260 {
lab=#net4}
N -920 -30 -860 -30 {
lab=#net5}
N -860 -220 -860 -30 {
lab=#net5}
N -860 -240 -860 -220 {
lab=#net5}
N -860 -240 -440 -240 {
lab=#net5}
N -920 120 -840 120 {
lab=#net6}
N -840 -220 -840 120 {
lab=#net6}
N -840 -220 -440 -220 {
lab=#net6}
N -920 -350 -900 -350 {
lab=#net7}
N -900 -350 -900 -280 {
lab=#net7}
N -900 -280 -440 -280 {
lab=#net7}
N -1090 -330 -1070 -330 {
lab=B1}
N -1090 -330 -1090 180 {
lab=B1}
N -1090 140 -1070 140 {
lab=B1}
N -1090 -10 -1070 -10 {
lab=B1}
N -1090 -170 -1070 -170 {
lab=B1}
N -1110 -370 -1070 -370 {
lab=A0}
N -1110 -210 -1070 -210 {
lab=A1}
N -1110 -50 -1070 -50 {
lab=A2}
N -1110 100 -1070 100 {
lab=A3}
N -520 -110 -520 -90 {
lab=mult_out0}
N -690 -90 -670 -90 {
lab=B0}
N -690 -90 -690 410 {
lab=B0}
N -690 380 -670 380 {
lab=B0}
N -690 230 -670 230 {
lab=B0}
N -690 70 -670 70 {
lab=B0}
N -720 -130 -670 -130 {
lab=A0}
N -720 30 -670 30 {
lab=A1}
N -720 190 -670 190 {
lab=A2}
N -720 340 -670 340 {
lab=A3}
N -140 -260 -120 -260 {
lab=mult_out1}
N -120 -300 -120 -260 {
lab=mult_out1}
N -140 -180 -120 -180 {
lab=#net8}
N -120 -180 -120 50 {
lab=#net8}
N -120 50 220 50 {
lab=#net8}
N -140 -200 -100 -200 {
lab=#net9}
N -100 -200 -100 20 {
lab=#net9}
N -100 20 -100 30 {
lab=#net9}
N -100 30 220 30 {
lab=#net9}
N -140 -220 -80 -220 {
lab=#net10}
N -80 -220 -80 10 {
lab=#net10}
N -80 10 220 10 {
lab=#net10}
N -140 -240 -60 -240 {
lab=#net11}
N -60 -240 -60 -10 {
lab=#net11}
N -60 -10 220 -10 {
lab=#net11}
N 80 -570 100 -570 {
lab=B2}
N 80 -570 80 -70 {
lab=B2}
N 80 -100 100 -100 {
lab=B2}
N 80 -250 100 -250 {
lab=B2}
N 80 -410 100 -410 {
lab=B2}
N 50 -610 100 -610 {
lab=A0}
N 50 -450 100 -450 {
lab=A1}
N 50 -290 100 -290 {
lab=A2}
N 50 -140 100 -140 {
lab=A3}
N 220 -10 410 -10 {
lab=#net11}
N 220 10 410 10 {
lab=#net10}
N 220 30 410 30 {
lab=#net9}
N 220 50 400 50 {
lab=#net8}
N 400 50 410 50 {
lab=#net8}
N 250 -120 260 -120 {
lab=#net12}
N 260 -120 260 -30 {
lab=#net12}
N 260 -30 410 -30 {
lab=#net12}
N 250 -270 270 -270 {
lab=#net13}
N 270 -270 270 -50 {
lab=#net13}
N 270 -50 410 -50 {
lab=#net13}
N 250 -430 280 -430 {
lab=#net14}
N 280 -430 280 -80 {
lab=#net14}
N 280 -80 280 -70 {
lab=#net14}
N 280 -70 410 -70 {
lab=#net14}
N 250 -590 290 -590 {
lab=#net15}
N 290 -590 290 -90 {
lab=#net15}
N 290 -90 410 -90 {
lab=#net15}
N 900 -550 920 -550 {
lab=B3}
N 900 -550 900 -50 {
lab=B3}
N 900 -80 920 -80 {
lab=B3}
N 900 -230 920 -230 {
lab=B3}
N 900 -390 920 -390 {
lab=B3}
N 870 -590 920 -590 {
lab=A0}
N 870 -430 920 -430 {
lab=A1}
N 870 -270 920 -270 {
lab=A2}
N 870 -120 920 -120 {
lab=A3}
N 1040 10 1230 10 {
lab=#net16}
N 1040 30 1230 30 {
lab=#net17}
N 1040 50 1230 50 {
lab=#net18}
N 1220 70 1230 70 {
lab=#net19}
N 1070 -100 1080 -100 {
lab=#net20}
N 1080 -100 1080 -10 {
lab=#net20}
N 1080 -10 1230 -10 {
lab=#net20}
N 1070 -250 1090 -250 {
lab=#net21}
N 1090 -250 1090 -30 {
lab=#net21}
N 1090 -30 1230 -30 {
lab=#net21}
N 1070 -410 1100 -410 {
lab=#net22}
N 1100 -410 1100 -60 {
lab=#net22}
N 1100 -60 1100 -50 {
lab=#net22}
N 1100 -50 1230 -50 {
lab=#net22}
N 1070 -570 1110 -570 {
lab=#net23}
N 1110 -570 1110 -70 {
lab=#net23}
N 1110 -70 1230 -70 {
lab=#net23}
N 710 -70 740 -70 {
lab=mult_out2}
N 740 -120 740 -70 {
lab=mult_out2}
N 710 -50 740 -50 {
lab=#net16}
N 710 10 710 70 {
lab=#net19}
N 710 70 1050 70 {
lab=#net19}
N 1050 70 1220 70 {
lab=#net19}
N 710 -10 720 -10 {
lab=#net18}
N 720 -10 720 50 {
lab=#net18}
N 720 50 1040 50 {
lab=#net18}
N 710 -30 730 -30 {
lab=#net17}
N 730 -30 730 30 {
lab=#net17}
N 730 30 1040 30 {
lab=#net17}
N 740 -50 740 10 {
lab=#net16}
N 740 10 1040 10 {
lab=#net16}
N 1530 -50 1560 -50 {
lab=mult_out3}
N 1560 -60 1560 -50 {
lab=mult_out3}
N 1530 -30 1590 -30 {
lab=mult_out4}
N 1590 -60 1590 -30 {
lab=mult_out4}
N 1530 -10 1620 -10 {
lab=mult_out5}
N 1620 -60 1620 -10 {
lab=mult_out5}
N 1530 10 1650 10 {
lab=mult_out6}
N 1650 -60 1650 10 {
lab=mult_out6}
N 1680 -60 1680 30 {
lab=mult_out7}
N 1530 30 1680 30 {
lab=mult_out7}
C {adder/4bit_adder.sym} -60 -80 0 0 {name=x1}
C {and/and2.sym} -520 -110 0 0 {name=x2}
C {and/and2.sym} -520 50 0 0 {name=x3}
C {and/and2.sym} -520 210 0 0 {name=x4}
C {and/and2.sym} -520 360 0 0 {name=x5}
C {and/and2.sym} -920 -350 0 0 {name=x6}
C {and/and2.sym} -920 -190 0 0 {name=x7}
C {and/and2.sym} -920 -30 0 0 {name=x8}
C {and/and2.sym} -920 120 0 0 {name=x9}
C {devices/iopin.sym} -900 -560 0 0 {name=p1 lab=VDD}
C {devices/iopin.sym} -900 -530 0 0 {name=p2 lab=VSS}
C {devices/lab_pin.sym} -1000 -410 2 0 {name=l1 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -1000 -250 2 0 {name=l2 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -1000 -90 2 0 {name=l3 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -1000 60 2 0 {name=l4 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -600 -170 2 0 {name=l5 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -600 -10 2 0 {name=l6 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -600 150 2 0 {name=l7 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -600 300 2 0 {name=l8 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -1000 -290 2 0 {name=l9 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -1000 -410 2 0 {name=l10 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -1000 -130 2 0 {name=l11 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -1000 30 2 0 {name=l12 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -1000 180 2 0 {name=l13 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -600 -50 2 0 {name=l14 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -600 110 2 0 {name=l15 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -600 270 2 0 {name=l16 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -600 420 2 0 {name=l17 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -440 -120 3 0 {name=l18 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -290 -310 2 0 {name=l19 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -290 -110 2 0 {name=l20 sig_type=std_logic lab=VSS}
C {devices/ipin.sym} -1110 -370 0 0 {name=p3 lab=A0}
C {devices/ipin.sym} -1110 -210 0 0 {name=p4 lab=A1}
C {devices/ipin.sym} -1110 -50 0 0 {name=p5 lab=A2}
C {devices/ipin.sym} -1110 100 0 0 {name=p6 lab=A3}
C {devices/ipin.sym} -1090 180 3 0 {name=p7 lab=B1}
C {devices/opin.sym} -520 -90 1 0 {name=p8 lab=mult_out0}
C {devices/ipin.sym} -690 410 3 0 {name=p9 lab=B0}
C {devices/lab_pin.sym} -720 -130 0 0 {name=l21 sig_type=std_logic lab=A0}
C {devices/lab_pin.sym} -720 30 0 0 {name=l22 sig_type=std_logic lab=A1}
C {devices/lab_pin.sym} -720 190 0 0 {name=l23 sig_type=std_logic lab=A2}
C {devices/lab_pin.sym} -720 340 0 0 {name=l24 sig_type=std_logic lab=A3}
C {adder/4bit_adder.sym} 790 110 0 0 {name=x10}
C {devices/lab_pin.sym} 560 -120 2 0 {name=l25 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 560 80 2 0 {name=l26 sig_type=std_logic lab=VSS}
C {devices/opin.sym} -120 -300 3 0 {name=p10 lab=mult_out1}
C {and/and2.sym} 250 -590 0 0 {name=x11}
C {and/and2.sym} 250 -430 0 0 {name=x12}
C {and/and2.sym} 250 -270 0 0 {name=x13}
C {and/and2.sym} 250 -120 0 0 {name=x14}
C {devices/lab_pin.sym} 170 -650 2 0 {name=l27 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 170 -490 2 0 {name=l28 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 170 -330 2 0 {name=l29 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 170 -180 2 0 {name=l30 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 170 -530 2 0 {name=l31 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 170 -370 2 0 {name=l32 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 170 -210 2 0 {name=l33 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 170 -60 2 0 {name=l34 sig_type=std_logic lab=VSS}
C {devices/ipin.sym} 80 -70 3 0 {name=p12 lab=B2}
C {devices/lab_pin.sym} 50 -610 0 0 {name=l35 sig_type=std_logic lab=A0}
C {devices/lab_pin.sym} 50 -450 0 0 {name=l36 sig_type=std_logic lab=A1}
C {devices/lab_pin.sym} 50 -290 0 0 {name=l37 sig_type=std_logic lab=A2}
C {devices/lab_pin.sym} 50 -140 0 0 {name=l38 sig_type=std_logic lab=A3}
C {adder/4bit_adder.sym} 1610 130 0 0 {name=x15}
C {devices/lab_pin.sym} 1380 -100 2 0 {name=l39 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1380 100 2 0 {name=l40 sig_type=std_logic lab=VSS}
C {and/and2.sym} 1070 -570 0 0 {name=x16}
C {and/and2.sym} 1070 -410 0 0 {name=x17}
C {and/and2.sym} 1070 -250 0 0 {name=x18}
C {and/and2.sym} 1070 -100 0 0 {name=x19}
C {devices/lab_pin.sym} 990 -630 2 0 {name=l41 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 990 -470 2 0 {name=l42 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 990 -310 2 0 {name=l43 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 990 -160 2 0 {name=l44 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 990 -510 2 0 {name=l45 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 990 -350 2 0 {name=l46 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 990 -190 2 0 {name=l47 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 990 -40 2 0 {name=l48 sig_type=std_logic lab=VSS}
C {devices/ipin.sym} 900 -50 3 0 {name=p11 lab=B3}
C {devices/lab_pin.sym} 870 -590 0 0 {name=l49 sig_type=std_logic lab=A0}
C {devices/lab_pin.sym} 870 -430 0 0 {name=l50 sig_type=std_logic lab=A1}
C {devices/lab_pin.sym} 870 -270 0 0 {name=l51 sig_type=std_logic lab=A2}
C {devices/lab_pin.sym} 870 -120 0 0 {name=l52 sig_type=std_logic lab=A3}
C {devices/opin.sym} 740 -120 3 0 {name=p13 lab=mult_out2}
C {devices/opin.sym} 1560 -60 3 0 {name=p14 lab=mult_out3}
C {devices/opin.sym} 1590 -60 3 0 {name=p15 lab=mult_out4}
C {devices/opin.sym} 1620 -60 3 0 {name=p16 lab=mult_out5}
C {devices/opin.sym} 1650 -60 3 0 {name=p17 lab=mult_out6}
C {devices/opin.sym} 1680 -60 3 0 {name=p18 lab=mult_out7}
C {devices/lab_pin.sym} -290 -310 2 0 {name=l53 sig_type=std_logic lab=VDD}
