
Loading design for application trce from file platform1_platform1.ncd.
Design name: platform1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA484
Performance: 6
Loading device for application trce from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Wed Jun 06 19:07:52 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o platform1_platform1_pwc.twr -gui platform1_platform1.ncd platform1_platform1.prf 
Design file:     platform1_platform1.ncd
Preference file: platform1_platform1.prf
Device,speed:    LCMXO3LF-9400C,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_in" 24.180000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 17.842ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2(ASIC)  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8interrupts_0__I_0/u_intface/ier_i0_i2  (to clk_in +)

   Delay:              23.164ns  (36.9% logic, 63.1% route), 12 logic levels.

 Constraint Details:

     23.164ns physical path delay platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 to platform1_u/LM8interrupts_0__I_0/SLICE_20 meets
     41.356ns delay constraint less
      0.133ns skew and
      0.217ns CE_SET requirement (totaling 41.006ns) by 17.842ns

 Physical Path Details:

      Data path platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 to platform1_u/LM8interrupts_0__I_0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.057 *R_R15C16.CLKA to *R_R15C16.DOA8 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 (from clk_in)
ROUTE         4     1.538 *R_R15C16.DOA8 to     R17C17A.C0 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/mdout0_0_17
CTOF_DEL    ---     0.408     R17C17A.C0 to     R17C17A.F0 platform1_u/LM8/SLICE_293
ROUTE         8     1.204     R17C17A.F0 to     R19C18A.C1 platform1_u/LM8/genblk1.instr_mem_out_17
CTOF_DEL    ---     0.408     R19C18A.C1 to     R19C18A.F1 platform1_u/LM8/SLICE_134
ROUTE         8     1.557     R19C18A.F1 to     R17C23D.B1 platform1_u/LM8/n6501
CTOF_DEL    ---     0.408     R17C23D.B1 to     R17C23D.F1 platform1_u/LM8/SLICE_90
ROUTE         4     1.265     R17C23D.F1 to      R9C24B.D1 platform1_u/LM8/n6482
CTOF_DEL    ---     0.408      R9C24B.D1 to      R9C24B.F1 platform1_u/LM8/SLICE_267
ROUTE        11     2.327      R9C24B.F1 to     R20C24D.B0 platform1_u/LM8/n6467
CTOF_DEL    ---     0.408     R20C24D.B0 to     R20C24D.F0 platform1_u/LM8/SLICE_263
ROUTE        11     0.818     R20C24D.F0 to     R20C25A.B1 platform1_u/LM8/n6464
CTOF_DEL    ---     0.408     R20C25A.B1 to     R20C25A.F1 platform1_u/SLICE_275
ROUTE         2     0.554     R20C25A.F1 to     R20C25A.B0 platform1_u/n6457
CTOF_DEL    ---     0.408     R20C25A.B0 to     R20C25A.F0 platform1_u/SLICE_275
ROUTE         1     1.011     R20C25A.F0 to     R23C24C.C1 platform1_u/n5900
CTOF_DEL    ---     0.408     R23C24C.C1 to     R23C24C.F1 platform1_u/SLICE_83
ROUTE         4     0.610     R23C24C.F1 to     R23C25C.C1 platform1_u/n2068
CTOF_DEL    ---     0.408     R23C25C.C1 to     R23C25C.F1 platform1_u/SLICE_158
ROUTE         8     1.165     R23C25C.F1 to     R24C24A.A0 platform1_u/LM8interrupts_0__N_34
CTOF_DEL    ---     0.408     R24C24A.A0 to     R24C24A.F0 platform1_u/LM8/SLICE_314
ROUTE         3     0.624     R24C24A.F0 to     R24C26D.C0 platform1_u/LM8/n6450
CTOF_DEL    ---     0.408     R24C26D.C0 to     R24C26D.F0 platform1_u/LM8/u1_isp8_core/u1_lm8_cntl_u1/SLICE_344
ROUTE         2     1.946     R24C26D.F0 to     R25C30B.CE platform1_u/clk_in_enable_51 (to clk_in)
                  --------
                   23.164   (36.9% logic, 63.1% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.155        OSC.OSC to *R_R15C16.CLKA clk_in
                  --------
                    2.155   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8interrupts_0__I_0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.022        OSC.OSC to    R25C30B.CLK clk_in
                  --------
                    2.022   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2(ASIC)  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8interrupts_0__I_0/u_intface/divisor_i0_i9  (to clk_in +)
                   FF                        platform1_u/LM8interrupts_0__I_0/u_intface/divisor_i0_i8

   Delay:              23.083ns  (37.0% logic, 63.0% route), 12 logic levels.

 Constraint Details:

     23.083ns physical path delay platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 to platform1_u/LM8interrupts_0__I_0/SLICE_12 meets
     41.356ns delay constraint less
      0.133ns skew and
      0.217ns CE_SET requirement (totaling 41.006ns) by 17.923ns

 Physical Path Details:

      Data path platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 to platform1_u/LM8interrupts_0__I_0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.057 *R_R15C16.CLKA to *R_R15C16.DOA8 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 (from clk_in)
ROUTE         4     1.538 *R_R15C16.DOA8 to     R17C17A.C0 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/mdout0_0_17
CTOF_DEL    ---     0.408     R17C17A.C0 to     R17C17A.F0 platform1_u/LM8/SLICE_293
ROUTE         8     1.204     R17C17A.F0 to     R19C18A.C1 platform1_u/LM8/genblk1.instr_mem_out_17
CTOF_DEL    ---     0.408     R19C18A.C1 to     R19C18A.F1 platform1_u/LM8/SLICE_134
ROUTE         8     1.557     R19C18A.F1 to     R17C23D.B1 platform1_u/LM8/n6501
CTOF_DEL    ---     0.408     R17C23D.B1 to     R17C23D.F1 platform1_u/LM8/SLICE_90
ROUTE         4     1.265     R17C23D.F1 to      R9C24B.D1 platform1_u/LM8/n6482
CTOF_DEL    ---     0.408      R9C24B.D1 to      R9C24B.F1 platform1_u/LM8/SLICE_267
ROUTE        11     2.327      R9C24B.F1 to     R20C24D.B0 platform1_u/LM8/n6467
CTOF_DEL    ---     0.408     R20C24D.B0 to     R20C24D.F0 platform1_u/LM8/SLICE_263
ROUTE        11     0.818     R20C24D.F0 to     R20C25A.B1 platform1_u/LM8/n6464
CTOF_DEL    ---     0.408     R20C25A.B1 to     R20C25A.F1 platform1_u/SLICE_275
ROUTE         2     0.554     R20C25A.F1 to     R20C25A.B0 platform1_u/n6457
CTOF_DEL    ---     0.408     R20C25A.B0 to     R20C25A.F0 platform1_u/SLICE_275
ROUTE         1     1.011     R20C25A.F0 to     R23C24C.C1 platform1_u/n5900
CTOF_DEL    ---     0.408     R23C24C.C1 to     R23C24C.F1 platform1_u/SLICE_83
ROUTE         4     0.610     R23C24C.F1 to     R23C25C.C1 platform1_u/n2068
CTOF_DEL    ---     0.408     R23C25C.C1 to     R23C25C.F1 platform1_u/SLICE_158
ROUTE         8     1.165     R23C25C.F1 to     R24C24A.A0 platform1_u/LM8interrupts_0__N_34
CTOF_DEL    ---     0.408     R24C24A.A0 to     R24C24A.F0 platform1_u/LM8/SLICE_314
ROUTE         3     0.624     R24C24A.F0 to     R24C26D.C1 platform1_u/LM8/n6450
CTOF_DEL    ---     0.408     R24C26D.C1 to     R24C26D.F1 platform1_u/LM8/u1_isp8_core/u1_lm8_cntl_u1/SLICE_344
ROUTE         4     1.865     R24C26D.F1 to     R25C31D.CE platform1_u/clk_in_enable_72 (to clk_in)
                  --------
                   23.083   (37.0% logic, 63.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.155        OSC.OSC to *R_R15C16.CLKA clk_in
                  --------
                    2.155   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8interrupts_0__I_0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.022        OSC.OSC to    R25C31D.CLK clk_in
                  --------
                    2.022   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.951ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0(ASIC)  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8interrupts_0__I_0/u_intface/ier_i0_i2  (to clk_in +)

   Delay:              23.055ns  (37.1% logic, 62.9% route), 12 logic levels.

 Constraint Details:

     23.055ns physical path delay platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 to platform1_u/LM8interrupts_0__I_0/SLICE_20 meets
     41.356ns delay constraint less
      0.133ns skew and
      0.217ns CE_SET requirement (totaling 41.006ns) by 17.951ns

 Physical Path Details:

      Data path platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 to platform1_u/LM8interrupts_0__I_0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.057 *R_R15C13.CLKA to *R_R15C13.DOA8 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 (from clk_in)
ROUTE         4     1.429 *R_R15C13.DOA8 to     R17C17A.D0 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/mdout0_1_17
CTOF_DEL    ---     0.408     R17C17A.D0 to     R17C17A.F0 platform1_u/LM8/SLICE_293
ROUTE         8     1.204     R17C17A.F0 to     R19C18A.C1 platform1_u/LM8/genblk1.instr_mem_out_17
CTOF_DEL    ---     0.408     R19C18A.C1 to     R19C18A.F1 platform1_u/LM8/SLICE_134
ROUTE         8     1.557     R19C18A.F1 to     R17C23D.B1 platform1_u/LM8/n6501
CTOF_DEL    ---     0.408     R17C23D.B1 to     R17C23D.F1 platform1_u/LM8/SLICE_90
ROUTE         4     1.265     R17C23D.F1 to      R9C24B.D1 platform1_u/LM8/n6482
CTOF_DEL    ---     0.408      R9C24B.D1 to      R9C24B.F1 platform1_u/LM8/SLICE_267
ROUTE        11     2.327      R9C24B.F1 to     R20C24D.B0 platform1_u/LM8/n6467
CTOF_DEL    ---     0.408     R20C24D.B0 to     R20C24D.F0 platform1_u/LM8/SLICE_263
ROUTE        11     0.818     R20C24D.F0 to     R20C25A.B1 platform1_u/LM8/n6464
CTOF_DEL    ---     0.408     R20C25A.B1 to     R20C25A.F1 platform1_u/SLICE_275
ROUTE         2     0.554     R20C25A.F1 to     R20C25A.B0 platform1_u/n6457
CTOF_DEL    ---     0.408     R20C25A.B0 to     R20C25A.F0 platform1_u/SLICE_275
ROUTE         1     1.011     R20C25A.F0 to     R23C24C.C1 platform1_u/n5900
CTOF_DEL    ---     0.408     R23C24C.C1 to     R23C24C.F1 platform1_u/SLICE_83
ROUTE         4     0.610     R23C24C.F1 to     R23C25C.C1 platform1_u/n2068
CTOF_DEL    ---     0.408     R23C25C.C1 to     R23C25C.F1 platform1_u/SLICE_158
ROUTE         8     1.165     R23C25C.F1 to     R24C24A.A0 platform1_u/LM8interrupts_0__N_34
CTOF_DEL    ---     0.408     R24C24A.A0 to     R24C24A.F0 platform1_u/LM8/SLICE_314
ROUTE         3     0.624     R24C24A.F0 to     R24C26D.C0 platform1_u/LM8/n6450
CTOF_DEL    ---     0.408     R24C26D.C0 to     R24C26D.F0 platform1_u/LM8/u1_isp8_core/u1_lm8_cntl_u1/SLICE_344
ROUTE         2     1.946     R24C26D.F0 to     R25C30B.CE platform1_u/clk_in_enable_51 (to clk_in)
                  --------
                   23.055   (37.1% logic, 62.9% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.155        OSC.OSC to *R_R15C13.CLKA clk_in
                  --------
                    2.155   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8interrupts_0__I_0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.022        OSC.OSC to    R25C30B.CLK clk_in
                  --------
                    2.022   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 18.032ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0(ASIC)  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8interrupts_0__I_0/u_intface/divisor_i0_i9  (to clk_in +)
                   FF                        platform1_u/LM8interrupts_0__I_0/u_intface/divisor_i0_i8

   Delay:              22.974ns  (37.2% logic, 62.8% route), 12 logic levels.

 Constraint Details:

     22.974ns physical path delay platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 to platform1_u/LM8interrupts_0__I_0/SLICE_12 meets
     41.356ns delay constraint less
      0.133ns skew and
      0.217ns CE_SET requirement (totaling 41.006ns) by 18.032ns

 Physical Path Details:

      Data path platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 to platform1_u/LM8interrupts_0__I_0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.057 *R_R15C13.CLKA to *R_R15C13.DOA8 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 (from clk_in)
ROUTE         4     1.429 *R_R15C13.DOA8 to     R17C17A.D0 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/mdout0_1_17
CTOF_DEL    ---     0.408     R17C17A.D0 to     R17C17A.F0 platform1_u/LM8/SLICE_293
ROUTE         8     1.204     R17C17A.F0 to     R19C18A.C1 platform1_u/LM8/genblk1.instr_mem_out_17
CTOF_DEL    ---     0.408     R19C18A.C1 to     R19C18A.F1 platform1_u/LM8/SLICE_134
ROUTE         8     1.557     R19C18A.F1 to     R17C23D.B1 platform1_u/LM8/n6501
CTOF_DEL    ---     0.408     R17C23D.B1 to     R17C23D.F1 platform1_u/LM8/SLICE_90
ROUTE         4     1.265     R17C23D.F1 to      R9C24B.D1 platform1_u/LM8/n6482
CTOF_DEL    ---     0.408      R9C24B.D1 to      R9C24B.F1 platform1_u/LM8/SLICE_267
ROUTE        11     2.327      R9C24B.F1 to     R20C24D.B0 platform1_u/LM8/n6467
CTOF_DEL    ---     0.408     R20C24D.B0 to     R20C24D.F0 platform1_u/LM8/SLICE_263
ROUTE        11     0.818     R20C24D.F0 to     R20C25A.B1 platform1_u/LM8/n6464
CTOF_DEL    ---     0.408     R20C25A.B1 to     R20C25A.F1 platform1_u/SLICE_275
ROUTE         2     0.554     R20C25A.F1 to     R20C25A.B0 platform1_u/n6457
CTOF_DEL    ---     0.408     R20C25A.B0 to     R20C25A.F0 platform1_u/SLICE_275
ROUTE         1     1.011     R20C25A.F0 to     R23C24C.C1 platform1_u/n5900
CTOF_DEL    ---     0.408     R23C24C.C1 to     R23C24C.F1 platform1_u/SLICE_83
ROUTE         4     0.610     R23C24C.F1 to     R23C25C.C1 platform1_u/n2068
CTOF_DEL    ---     0.408     R23C25C.C1 to     R23C25C.F1 platform1_u/SLICE_158
ROUTE         8     1.165     R23C25C.F1 to     R24C24A.A0 platform1_u/LM8interrupts_0__N_34
CTOF_DEL    ---     0.408     R24C24A.A0 to     R24C24A.F0 platform1_u/LM8/SLICE_314
ROUTE         3     0.624     R24C24A.F0 to     R24C26D.C1 platform1_u/LM8/n6450
CTOF_DEL    ---     0.408     R24C26D.C1 to     R24C26D.F1 platform1_u/LM8/u1_isp8_core/u1_lm8_cntl_u1/SLICE_344
ROUTE         4     1.865     R24C26D.F1 to     R25C31D.CE platform1_u/clk_in_enable_72 (to clk_in)
                  --------
                   22.974   (37.2% logic, 62.8% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.155        OSC.OSC to *R_R15C13.CLKA clk_in
                  --------
                    2.155   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8interrupts_0__I_0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.022        OSC.OSC to    R25C31D.CLK clk_in
                  --------
                    2.022   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 18.051ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2(ASIC)  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8interrupts_0__I_0/u_intface/ier_i0_i2  (to clk_in +)

   Delay:              22.955ns  (37.2% logic, 62.8% route), 12 logic levels.

 Constraint Details:

     22.955ns physical path delay platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 to platform1_u/LM8interrupts_0__I_0/SLICE_20 meets
     41.356ns delay constraint less
      0.133ns skew and
      0.217ns CE_SET requirement (totaling 41.006ns) by 18.051ns

 Physical Path Details:

      Data path platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 to platform1_u/LM8interrupts_0__I_0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.057 *R_R15C16.CLKA to *R_R15C16.DOA7 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 (from clk_in)
ROUTE         2     1.380 *R_R15C16.DOA7 to     R18C16C.B0 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/mdout0_0_16
CTOF_DEL    ---     0.408     R18C16C.B0 to     R18C16C.F0 platform1_u/LM8/SLICE_261
ROUTE        11     1.153     R18C16C.F0 to     R19C18A.A1 platform1_u/LM8/genblk1.instr_mem_out_16
CTOF_DEL    ---     0.408     R19C18A.A1 to     R19C18A.F1 platform1_u/LM8/SLICE_134
ROUTE         8     1.557     R19C18A.F1 to     R17C23D.B1 platform1_u/LM8/n6501
CTOF_DEL    ---     0.408     R17C23D.B1 to     R17C23D.F1 platform1_u/LM8/SLICE_90
ROUTE         4     1.265     R17C23D.F1 to      R9C24B.D1 platform1_u/LM8/n6482
CTOF_DEL    ---     0.408      R9C24B.D1 to      R9C24B.F1 platform1_u/LM8/SLICE_267
ROUTE        11     2.327      R9C24B.F1 to     R20C24D.B0 platform1_u/LM8/n6467
CTOF_DEL    ---     0.408     R20C24D.B0 to     R20C24D.F0 platform1_u/LM8/SLICE_263
ROUTE        11     0.818     R20C24D.F0 to     R20C25A.B1 platform1_u/LM8/n6464
CTOF_DEL    ---     0.408     R20C25A.B1 to     R20C25A.F1 platform1_u/SLICE_275
ROUTE         2     0.554     R20C25A.F1 to     R20C25A.B0 platform1_u/n6457
CTOF_DEL    ---     0.408     R20C25A.B0 to     R20C25A.F0 platform1_u/SLICE_275
ROUTE         1     1.011     R20C25A.F0 to     R23C24C.C1 platform1_u/n5900
CTOF_DEL    ---     0.408     R23C24C.C1 to     R23C24C.F1 platform1_u/SLICE_83
ROUTE         4     0.610     R23C24C.F1 to     R23C25C.C1 platform1_u/n2068
CTOF_DEL    ---     0.408     R23C25C.C1 to     R23C25C.F1 platform1_u/SLICE_158
ROUTE         8     1.165     R23C25C.F1 to     R24C24A.A0 platform1_u/LM8interrupts_0__N_34
CTOF_DEL    ---     0.408     R24C24A.A0 to     R24C24A.F0 platform1_u/LM8/SLICE_314
ROUTE         3     0.624     R24C24A.F0 to     R24C26D.C0 platform1_u/LM8/n6450
CTOF_DEL    ---     0.408     R24C26D.C0 to     R24C26D.F0 platform1_u/LM8/u1_isp8_core/u1_lm8_cntl_u1/SLICE_344
ROUTE         2     1.946     R24C26D.F0 to     R25C30B.CE platform1_u/clk_in_enable_51 (to clk_in)
                  --------
                   22.955   (37.2% logic, 62.8% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.155        OSC.OSC to *R_R15C16.CLKA clk_in
                  --------
                    2.155   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8interrupts_0__I_0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.022        OSC.OSC to    R25C30B.CLK clk_in
                  --------
                    2.022   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 18.132ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2(ASIC)  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8interrupts_0__I_0/u_intface/divisor_i0_i9  (to clk_in +)
                   FF                        platform1_u/LM8interrupts_0__I_0/u_intface/divisor_i0_i8

   Delay:              22.874ns  (37.4% logic, 62.6% route), 12 logic levels.

 Constraint Details:

     22.874ns physical path delay platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 to platform1_u/LM8interrupts_0__I_0/SLICE_12 meets
     41.356ns delay constraint less
      0.133ns skew and
      0.217ns CE_SET requirement (totaling 41.006ns) by 18.132ns

 Physical Path Details:

      Data path platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 to platform1_u/LM8interrupts_0__I_0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.057 *R_R15C16.CLKA to *R_R15C16.DOA7 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 (from clk_in)
ROUTE         2     1.380 *R_R15C16.DOA7 to     R18C16C.B0 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/mdout0_0_16
CTOF_DEL    ---     0.408     R18C16C.B0 to     R18C16C.F0 platform1_u/LM8/SLICE_261
ROUTE        11     1.153     R18C16C.F0 to     R19C18A.A1 platform1_u/LM8/genblk1.instr_mem_out_16
CTOF_DEL    ---     0.408     R19C18A.A1 to     R19C18A.F1 platform1_u/LM8/SLICE_134
ROUTE         8     1.557     R19C18A.F1 to     R17C23D.B1 platform1_u/LM8/n6501
CTOF_DEL    ---     0.408     R17C23D.B1 to     R17C23D.F1 platform1_u/LM8/SLICE_90
ROUTE         4     1.265     R17C23D.F1 to      R9C24B.D1 platform1_u/LM8/n6482
CTOF_DEL    ---     0.408      R9C24B.D1 to      R9C24B.F1 platform1_u/LM8/SLICE_267
ROUTE        11     2.327      R9C24B.F1 to     R20C24D.B0 platform1_u/LM8/n6467
CTOF_DEL    ---     0.408     R20C24D.B0 to     R20C24D.F0 platform1_u/LM8/SLICE_263
ROUTE        11     0.818     R20C24D.F0 to     R20C25A.B1 platform1_u/LM8/n6464
CTOF_DEL    ---     0.408     R20C25A.B1 to     R20C25A.F1 platform1_u/SLICE_275
ROUTE         2     0.554     R20C25A.F1 to     R20C25A.B0 platform1_u/n6457
CTOF_DEL    ---     0.408     R20C25A.B0 to     R20C25A.F0 platform1_u/SLICE_275
ROUTE         1     1.011     R20C25A.F0 to     R23C24C.C1 platform1_u/n5900
CTOF_DEL    ---     0.408     R23C24C.C1 to     R23C24C.F1 platform1_u/SLICE_83
ROUTE         4     0.610     R23C24C.F1 to     R23C25C.C1 platform1_u/n2068
CTOF_DEL    ---     0.408     R23C25C.C1 to     R23C25C.F1 platform1_u/SLICE_158
ROUTE         8     1.165     R23C25C.F1 to     R24C24A.A0 platform1_u/LM8interrupts_0__N_34
CTOF_DEL    ---     0.408     R24C24A.A0 to     R24C24A.F0 platform1_u/LM8/SLICE_314
ROUTE         3     0.624     R24C24A.F0 to     R24C26D.C1 platform1_u/LM8/n6450
CTOF_DEL    ---     0.408     R24C26D.C1 to     R24C26D.F1 platform1_u/LM8/u1_isp8_core/u1_lm8_cntl_u1/SLICE_344
ROUTE         4     1.865     R24C26D.F1 to     R25C31D.CE platform1_u/clk_in_enable_72 (to clk_in)
                  --------
                   22.874   (37.4% logic, 62.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.155        OSC.OSC to *R_R15C16.CLKA clk_in
                  --------
                    2.155   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8interrupts_0__I_0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.022        OSC.OSC to    R25C31D.CLK clk_in
                  --------
                    2.022   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 18.184ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2(ASIC)  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8interrupts_0__I_0/u_intface/ier_i0_i1  (to clk_in +)
                   FF                        platform1_u/LM8interrupts_0__I_0/u_intface/ier_i0_i0

   Delay:              22.822ns  (37.4% logic, 62.6% route), 12 logic levels.

 Constraint Details:

     22.822ns physical path delay platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 to platform1_u/LM8interrupts_0__I_0/SLICE_11 meets
     41.356ns delay constraint less
      0.133ns skew and
      0.217ns CE_SET requirement (totaling 41.006ns) by 18.184ns

 Physical Path Details:

      Data path platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 to platform1_u/LM8interrupts_0__I_0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.057 *R_R15C16.CLKA to *R_R15C16.DOA8 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2 (from clk_in)
ROUTE         4     1.538 *R_R15C16.DOA8 to     R17C17A.C0 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/mdout0_0_17
CTOF_DEL    ---     0.408     R17C17A.C0 to     R17C17A.F0 platform1_u/LM8/SLICE_293
ROUTE         8     1.204     R17C17A.F0 to     R19C18A.C1 platform1_u/LM8/genblk1.instr_mem_out_17
CTOF_DEL    ---     0.408     R19C18A.C1 to     R19C18A.F1 platform1_u/LM8/SLICE_134
ROUTE         8     1.557     R19C18A.F1 to     R17C23D.B1 platform1_u/LM8/n6501
CTOF_DEL    ---     0.408     R17C23D.B1 to     R17C23D.F1 platform1_u/LM8/SLICE_90
ROUTE         4     1.265     R17C23D.F1 to      R9C24B.D1 platform1_u/LM8/n6482
CTOF_DEL    ---     0.408      R9C24B.D1 to      R9C24B.F1 platform1_u/LM8/SLICE_267
ROUTE        11     2.327      R9C24B.F1 to     R20C24D.B0 platform1_u/LM8/n6467
CTOF_DEL    ---     0.408     R20C24D.B0 to     R20C24D.F0 platform1_u/LM8/SLICE_263
ROUTE        11     0.818     R20C24D.F0 to     R20C25A.B1 platform1_u/LM8/n6464
CTOF_DEL    ---     0.408     R20C25A.B1 to     R20C25A.F1 platform1_u/SLICE_275
ROUTE         2     0.554     R20C25A.F1 to     R20C25A.B0 platform1_u/n6457
CTOF_DEL    ---     0.408     R20C25A.B0 to     R20C25A.F0 platform1_u/SLICE_275
ROUTE         1     1.011     R20C25A.F0 to     R23C24C.C1 platform1_u/n5900
CTOF_DEL    ---     0.408     R23C24C.C1 to     R23C24C.F1 platform1_u/SLICE_83
ROUTE         4     0.610     R23C24C.F1 to     R23C25C.C1 platform1_u/n2068
CTOF_DEL    ---     0.408     R23C25C.C1 to     R23C25C.F1 platform1_u/SLICE_158
ROUTE         8     1.165     R23C25C.F1 to     R24C24A.A0 platform1_u/LM8interrupts_0__N_34
CTOF_DEL    ---     0.408     R24C24A.A0 to     R24C24A.F0 platform1_u/LM8/SLICE_314
ROUTE         3     0.624     R24C24A.F0 to     R24C26D.C0 platform1_u/LM8/n6450
CTOF_DEL    ---     0.408     R24C26D.C0 to     R24C26D.F0 platform1_u/LM8/u1_isp8_core/u1_lm8_cntl_u1/SLICE_344
ROUTE         2     1.604     R24C26D.F0 to     R25C32A.CE platform1_u/clk_in_enable_51 (to clk_in)
                  --------
                   22.822   (37.4% logic, 62.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.155        OSC.OSC to *R_R15C16.CLKA clk_in
                  --------
                    2.155   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8interrupts_0__I_0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.022        OSC.OSC to    R25C32A.CLK clk_in
                  --------
                    2.022   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 18.246ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0(ASIC)  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8interrupts_0__I_0/u_intface/ier_i0_i2  (to clk_in +)

   Delay:              22.760ns  (37.5% logic, 62.5% route), 12 logic levels.

 Constraint Details:

     22.760ns physical path delay platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 to platform1_u/LM8interrupts_0__I_0/SLICE_20 meets
     41.356ns delay constraint less
      0.133ns skew and
      0.217ns CE_SET requirement (totaling 41.006ns) by 18.246ns

 Physical Path Details:

      Data path platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 to platform1_u/LM8interrupts_0__I_0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.057 *R_R15C13.CLKA to *R_R15C13.DOA7 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 (from clk_in)
ROUTE         2     1.185 *R_R15C13.DOA7 to     R18C16C.C0 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/mdout0_1_16
CTOF_DEL    ---     0.408     R18C16C.C0 to     R18C16C.F0 platform1_u/LM8/SLICE_261
ROUTE        11     1.153     R18C16C.F0 to     R19C18A.A1 platform1_u/LM8/genblk1.instr_mem_out_16
CTOF_DEL    ---     0.408     R19C18A.A1 to     R19C18A.F1 platform1_u/LM8/SLICE_134
ROUTE         8     1.557     R19C18A.F1 to     R17C23D.B1 platform1_u/LM8/n6501
CTOF_DEL    ---     0.408     R17C23D.B1 to     R17C23D.F1 platform1_u/LM8/SLICE_90
ROUTE         4     1.265     R17C23D.F1 to      R9C24B.D1 platform1_u/LM8/n6482
CTOF_DEL    ---     0.408      R9C24B.D1 to      R9C24B.F1 platform1_u/LM8/SLICE_267
ROUTE        11     2.327      R9C24B.F1 to     R20C24D.B0 platform1_u/LM8/n6467
CTOF_DEL    ---     0.408     R20C24D.B0 to     R20C24D.F0 platform1_u/LM8/SLICE_263
ROUTE        11     0.818     R20C24D.F0 to     R20C25A.B1 platform1_u/LM8/n6464
CTOF_DEL    ---     0.408     R20C25A.B1 to     R20C25A.F1 platform1_u/SLICE_275
ROUTE         2     0.554     R20C25A.F1 to     R20C25A.B0 platform1_u/n6457
CTOF_DEL    ---     0.408     R20C25A.B0 to     R20C25A.F0 platform1_u/SLICE_275
ROUTE         1     1.011     R20C25A.F0 to     R23C24C.C1 platform1_u/n5900
CTOF_DEL    ---     0.408     R23C24C.C1 to     R23C24C.F1 platform1_u/SLICE_83
ROUTE         4     0.610     R23C24C.F1 to     R23C25C.C1 platform1_u/n2068
CTOF_DEL    ---     0.408     R23C25C.C1 to     R23C25C.F1 platform1_u/SLICE_158
ROUTE         8     1.165     R23C25C.F1 to     R24C24A.A0 platform1_u/LM8interrupts_0__N_34
CTOF_DEL    ---     0.408     R24C24A.A0 to     R24C24A.F0 platform1_u/LM8/SLICE_314
ROUTE         3     0.624     R24C24A.F0 to     R24C26D.C0 platform1_u/LM8/n6450
CTOF_DEL    ---     0.408     R24C26D.C0 to     R24C26D.F0 platform1_u/LM8/u1_isp8_core/u1_lm8_cntl_u1/SLICE_344
ROUTE         2     1.946     R24C26D.F0 to     R25C30B.CE platform1_u/clk_in_enable_51 (to clk_in)
                  --------
                   22.760   (37.5% logic, 62.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.155        OSC.OSC to *R_R15C13.CLKA clk_in
                  --------
                    2.155   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8interrupts_0__I_0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.022        OSC.OSC to    R25C30B.CLK clk_in
                  --------
                    2.022   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 18.293ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0(ASIC)  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8interrupts_0__I_0/u_intface/ier_i0_i1  (to clk_in +)
                   FF                        platform1_u/LM8interrupts_0__I_0/u_intface/ier_i0_i0

   Delay:              22.713ns  (37.6% logic, 62.4% route), 12 logic levels.

 Constraint Details:

     22.713ns physical path delay platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 to platform1_u/LM8interrupts_0__I_0/SLICE_11 meets
     41.356ns delay constraint less
      0.133ns skew and
      0.217ns CE_SET requirement (totaling 41.006ns) by 18.293ns

 Physical Path Details:

      Data path platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 to platform1_u/LM8interrupts_0__I_0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.057 *R_R15C13.CLKA to *R_R15C13.DOA8 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 (from clk_in)
ROUTE         4     1.429 *R_R15C13.DOA8 to     R17C17A.D0 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/mdout0_1_17
CTOF_DEL    ---     0.408     R17C17A.D0 to     R17C17A.F0 platform1_u/LM8/SLICE_293
ROUTE         8     1.204     R17C17A.F0 to     R19C18A.C1 platform1_u/LM8/genblk1.instr_mem_out_17
CTOF_DEL    ---     0.408     R19C18A.C1 to     R19C18A.F1 platform1_u/LM8/SLICE_134
ROUTE         8     1.557     R19C18A.F1 to     R17C23D.B1 platform1_u/LM8/n6501
CTOF_DEL    ---     0.408     R17C23D.B1 to     R17C23D.F1 platform1_u/LM8/SLICE_90
ROUTE         4     1.265     R17C23D.F1 to      R9C24B.D1 platform1_u/LM8/n6482
CTOF_DEL    ---     0.408      R9C24B.D1 to      R9C24B.F1 platform1_u/LM8/SLICE_267
ROUTE        11     2.327      R9C24B.F1 to     R20C24D.B0 platform1_u/LM8/n6467
CTOF_DEL    ---     0.408     R20C24D.B0 to     R20C24D.F0 platform1_u/LM8/SLICE_263
ROUTE        11     0.818     R20C24D.F0 to     R20C25A.B1 platform1_u/LM8/n6464
CTOF_DEL    ---     0.408     R20C25A.B1 to     R20C25A.F1 platform1_u/SLICE_275
ROUTE         2     0.554     R20C25A.F1 to     R20C25A.B0 platform1_u/n6457
CTOF_DEL    ---     0.408     R20C25A.B0 to     R20C25A.F0 platform1_u/SLICE_275
ROUTE         1     1.011     R20C25A.F0 to     R23C24C.C1 platform1_u/n5900
CTOF_DEL    ---     0.408     R23C24C.C1 to     R23C24C.F1 platform1_u/SLICE_83
ROUTE         4     0.610     R23C24C.F1 to     R23C25C.C1 platform1_u/n2068
CTOF_DEL    ---     0.408     R23C25C.C1 to     R23C25C.F1 platform1_u/SLICE_158
ROUTE         8     1.165     R23C25C.F1 to     R24C24A.A0 platform1_u/LM8interrupts_0__N_34
CTOF_DEL    ---     0.408     R24C24A.A0 to     R24C24A.F0 platform1_u/LM8/SLICE_314
ROUTE         3     0.624     R24C24A.F0 to     R24C26D.C0 platform1_u/LM8/n6450
CTOF_DEL    ---     0.408     R24C26D.C0 to     R24C26D.F0 platform1_u/LM8/u1_isp8_core/u1_lm8_cntl_u1/SLICE_344
ROUTE         2     1.604     R24C26D.F0 to     R25C32A.CE platform1_u/clk_in_enable_51 (to clk_in)
                  --------
                   22.713   (37.6% logic, 62.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.155        OSC.OSC to *R_R15C13.CLKA clk_in
                  --------
                    2.155   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8interrupts_0__I_0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.022        OSC.OSC to    R25C32A.CLK clk_in
                  --------
                    2.022   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 18.327ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0(ASIC)  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8interrupts_0__I_0/u_intface/divisor_i0_i9  (to clk_in +)
                   FF                        platform1_u/LM8interrupts_0__I_0/u_intface/divisor_i0_i8

   Delay:              22.679ns  (37.7% logic, 62.3% route), 12 logic levels.

 Constraint Details:

     22.679ns physical path delay platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 to platform1_u/LM8interrupts_0__I_0/SLICE_12 meets
     41.356ns delay constraint less
      0.133ns skew and
      0.217ns CE_SET requirement (totaling 41.006ns) by 18.327ns

 Physical Path Details:

      Data path platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 to platform1_u/LM8interrupts_0__I_0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.057 *R_R15C13.CLKA to *R_R15C13.DOA7 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0 (from clk_in)
ROUTE         2     1.185 *R_R15C13.DOA7 to     R18C16C.C0 platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/mdout0_1_16
CTOF_DEL    ---     0.408     R18C16C.C0 to     R18C16C.F0 platform1_u/LM8/SLICE_261
ROUTE        11     1.153     R18C16C.F0 to     R19C18A.A1 platform1_u/LM8/genblk1.instr_mem_out_16
CTOF_DEL    ---     0.408     R19C18A.A1 to     R19C18A.F1 platform1_u/LM8/SLICE_134
ROUTE         8     1.557     R19C18A.F1 to     R17C23D.B1 platform1_u/LM8/n6501
CTOF_DEL    ---     0.408     R17C23D.B1 to     R17C23D.F1 platform1_u/LM8/SLICE_90
ROUTE         4     1.265     R17C23D.F1 to      R9C24B.D1 platform1_u/LM8/n6482
CTOF_DEL    ---     0.408      R9C24B.D1 to      R9C24B.F1 platform1_u/LM8/SLICE_267
ROUTE        11     2.327      R9C24B.F1 to     R20C24D.B0 platform1_u/LM8/n6467
CTOF_DEL    ---     0.408     R20C24D.B0 to     R20C24D.F0 platform1_u/LM8/SLICE_263
ROUTE        11     0.818     R20C24D.F0 to     R20C25A.B1 platform1_u/LM8/n6464
CTOF_DEL    ---     0.408     R20C25A.B1 to     R20C25A.F1 platform1_u/SLICE_275
ROUTE         2     0.554     R20C25A.F1 to     R20C25A.B0 platform1_u/n6457
CTOF_DEL    ---     0.408     R20C25A.B0 to     R20C25A.F0 platform1_u/SLICE_275
ROUTE         1     1.011     R20C25A.F0 to     R23C24C.C1 platform1_u/n5900
CTOF_DEL    ---     0.408     R23C24C.C1 to     R23C24C.F1 platform1_u/SLICE_83
ROUTE         4     0.610     R23C24C.F1 to     R23C25C.C1 platform1_u/n2068
CTOF_DEL    ---     0.408     R23C25C.C1 to     R23C25C.F1 platform1_u/SLICE_158
ROUTE         8     1.165     R23C25C.F1 to     R24C24A.A0 platform1_u/LM8interrupts_0__N_34
CTOF_DEL    ---     0.408     R24C24A.A0 to     R24C24A.F0 platform1_u/LM8/SLICE_314
ROUTE         3     0.624     R24C24A.F0 to     R24C26D.C1 platform1_u/LM8/n6450
CTOF_DEL    ---     0.408     R24C26D.C1 to     R24C26D.F1 platform1_u/LM8/u1_isp8_core/u1_lm8_cntl_u1/SLICE_344
ROUTE         4     1.865     R24C26D.F1 to     R25C31D.CE platform1_u/clk_in_enable_72 (to clk_in)
                  --------
                   22.679   (37.7% logic, 62.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/prom_init.memspeedasyncdisablenoreg18112048/pmi_ram_dqMnhprom_initsadn18112048f62b550_1_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.155        OSC.OSC to *R_R15C13.CLKA clk_in
                  --------
                    2.155   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8interrupts_0__I_0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.022        OSC.OSC to    R25C31D.CLK clk_in
                  --------
                    2.022   (0.0% logic, 100.0% route), 0 logic levels.

Report:   42.528MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in" 24.180000 MHz ;  |   24.180 MHz|   42.528 MHz|  12  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 88795 paths, 1 nets, and 3389 connections (99.91% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Wed Jun 06 19:07:53 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o platform1_platform1_pwc.twr -gui platform1_platform1.ncd platform1_platform1.prf 
Design file:     platform1_platform1.ncd
Preference file: platform1_platform1.prf
Device,speed:    LCMXO3LF-9400C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_in" 24.180000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.143ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_i3  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_0/RAM0  (to clk_in +)

   Delay:               0.274ns  (48.5% logic, 51.5% route), 2 logic levels.

 Constraint Details:

      0.274ns physical path delay platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_0.16 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.143ns

 Physical Path Details:

      Data path platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_0.16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C18A.CLK to     R13C18A.Q1 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 (from clk_in)
ROUTE        18     0.141     R13C18A.Q1 to     R14C18C.D0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_3
ZERO_DEL    ---     0.000     R14C18C.D0 to  R14C18C.WADO3 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_0
ROUTE         1     0.000  R14C18C.WADO3 to   R14C18A.WAD3 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_0/AD3_INT (to clk_in)
                  --------
                    0.274   (48.5% logic, 51.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C18A.CLK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_0.16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R14C18A.WCK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.162ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_i2  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2/RAM1  (to clk_in +)
                   FF                        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2/RAM1

   Delay:               0.293ns  (45.4% logic, 54.6% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2.19 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.162ns

 Physical Path Details:

      Data path platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2.19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C18A.CLK to     R13C18A.Q0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 (from clk_in)
ROUTE        19     0.160     R13C18A.Q0 to     R13C20C.C0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_2
ZERO_DEL    ---     0.000     R13C20C.C0 to  R13C20C.WADO2 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2
ROUTE         2     0.000  R13C20C.WADO2 to   R13C20B.WAD2 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2/AD2_INT (to clk_in)
                  --------
                    0.293   (45.4% logic, 54.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C18A.CLK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2.19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C20B.WCK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.162ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_i2  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3/RAM1  (to clk_in +)
                   FF                        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3/RAM1

   Delay:               0.293ns  (45.4% logic, 54.6% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3.21 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.162ns

 Physical Path Details:

      Data path platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3.21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C18A.CLK to     R13C18A.Q0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 (from clk_in)
ROUTE        19     0.160     R13C18A.Q0 to     R13C19C.C0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_2
ZERO_DEL    ---     0.000     R13C19C.C0 to  R13C19C.WADO2 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3.22
ROUTE         2     0.000  R13C19C.WADO2 to   R13C19B.WAD2 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3/AD2_INT (to clk_in)
                  --------
                    0.293   (45.4% logic, 54.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C18A.CLK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3.21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C19B.WCK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.162ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_i2  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2/RAM0  (to clk_in +)
                   FF                        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2/RAM0

   Delay:               0.293ns  (45.4% logic, 54.6% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2.20 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.162ns

 Physical Path Details:

      Data path platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2.20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C18A.CLK to     R13C18A.Q0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 (from clk_in)
ROUTE        19     0.160     R13C18A.Q0 to     R13C20C.C0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_2
ZERO_DEL    ---     0.000     R13C20C.C0 to  R13C20C.WADO2 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2
ROUTE         2     0.000  R13C20C.WADO2 to   R13C20A.WAD2 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2/AD2_INT (to clk_in)
                  --------
                    0.293   (45.4% logic, 54.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C18A.CLK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_2.20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C20A.WCK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.162ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_i2  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3/RAM0  (to clk_in +)
                   FF                        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3/RAM0

   Delay:               0.293ns  (45.4% logic, 54.6% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.162ns

 Physical Path Details:

      Data path platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C18A.CLK to     R13C18A.Q0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 (from clk_in)
ROUTE        19     0.160     R13C18A.Q0 to     R13C19C.C0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_2
ZERO_DEL    ---     0.000     R13C19C.C0 to  R13C19C.WADO2 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3.22
ROUTE         2     0.000  R13C19C.WADO2 to   R13C19A.WAD2 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3/AD2_INT (to clk_in)
                  --------
                    0.293   (45.4% logic, 54.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C18A.CLK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C19A.WCK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_i1  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3/RAM1  (to clk_in +)
                   FF                        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3/RAM1

   Delay:               0.364ns  (36.5% logic, 63.5% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_130 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3.21 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.233ns

 Physical Path Details:

      Data path platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_130 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3.21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C18D.CLK to     R13C18D.Q1 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_130 (from clk_in)
ROUTE        19     0.231     R13C18D.Q1 to     R13C19C.B0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_1
ZERO_DEL    ---     0.000     R13C19C.B0 to  R13C19C.WADO1 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3.22
ROUTE         2     0.000  R13C19C.WADO1 to   R13C19B.WAD1 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3/AD1_INT (to clk_in)
                  --------
                    0.364   (36.5% logic, 63.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C18D.CLK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3.21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C19B.WCK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_i1  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3/RAM0  (to clk_in +)
                   FF                        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3/RAM0

   Delay:               0.364ns  (36.5% logic, 63.5% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_130 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.233ns

 Physical Path Details:

      Data path platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_130 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C18D.CLK to     R13C18D.Q1 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_130 (from clk_in)
ROUTE        19     0.231     R13C18D.Q1 to     R13C19C.B0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_1
ZERO_DEL    ---     0.000     R13C19C.B0 to  R13C19C.WADO1 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3.22
ROUTE         2     0.000  R13C19C.WADO1 to   R13C19A.WAD1 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3/AD1_INT (to clk_in)
                  --------
                    0.364   (36.5% logic, 63.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C18D.CLK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C19A.WCK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              platform1_u/LM8/u1_isp8_core/u1_lm8_cntl_u1/ext_dout_i3  (from clk_in +)
   Destination:    DP8KC      Port           platform1_u/LM8/scratchpad_init.memspeedasyncdisablenoreg8112048/pmi_ram_dqMnhscratchpad_initsadn8112048fc1a05a_0_0_1(ASIC)  (to clk_in +)

   Delay:               0.344ns  (38.7% logic, 61.3% route), 1 logic levels.

 Constraint Details:

      0.344ns physical path delay platform1_u/LM8/u1_isp8_core/SLICE_136 to platform1_u/LM8/scratchpad_init.memspeedasyncdisablenoreg8112048/pmi_ram_dqMnhscratchpad_initsadn8112048fc1a05a_0_0_1 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.239ns

 Physical Path Details:

      Data path platform1_u/LM8/u1_isp8_core/SLICE_136 to platform1_u/LM8/scratchpad_init.memspeedasyncdisablenoreg8112048/pmi_ram_dqMnhscratchpad_initsadn8112048fc1a05a_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C21D.CLK to     R21C21D.Q1 platform1_u/LM8/u1_isp8_core/SLICE_136 (from clk_in)
ROUTE         2     0.211     R21C21D.Q1 to *R_R22C19.DIA3 platform1_u/LM8D_DAT_O_3 (to clk_in)
                  --------
                    0.344   (38.7% logic, 61.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.020        OSC.OSC to    R21C21D.CLK clk_in
                  --------
                    1.020   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8/scratchpad_init.memspeedasyncdisablenoreg8112048/pmi_ram_dqMnhscratchpad_initsadn8112048fc1a05a_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.074        OSC.OSC to *R_R22C19.CLKA clk_in
                  --------
                    1.074   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.260ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_i2  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_0/RAM0  (to clk_in +)

   Delay:               0.391ns  (34.0% logic, 66.0% route), 2 logic levels.

 Constraint Details:

      0.391ns physical path delay platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_0.16 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.260ns

 Physical Path Details:

      Data path platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_0.16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C18A.CLK to     R13C18A.Q0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 (from clk_in)
ROUTE        19     0.258     R13C18A.Q0 to     R14C18C.C0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_2
ZERO_DEL    ---     0.000     R14C18C.C0 to  R14C18C.WADO2 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_0
ROUTE         1     0.000  R14C18C.WADO2 to   R14C18A.WAD2 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_0/AD2_INT (to clk_in)
                  --------
                    0.391   (34.0% logic, 66.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C18A.CLK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_0.16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R14C18A.WCK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.263ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_i2  (from clk_in +)
   Destination:    FF         Data in        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_1/RAM1  (to clk_in +)
                   FF                        platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_1/RAM1

   Delay:               0.394ns  (33.8% logic, 66.2% route), 2 logic levels.

 Constraint Details:

      0.394ns physical path delay platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_1.17 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.263ns

 Physical Path Details:

      Data path platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_1.17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C18A.CLK to     R13C18A.Q0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131 (from clk_in)
ROUTE        19     0.261     R13C18A.Q0 to     R14C19C.C0 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_2
ZERO_DEL    ---     0.000     R14C19C.C0 to  R14C19C.WADO2 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_1
ROUTE         2     0.000  R14C19C.WADO2 to   R14C19B.WAD2 platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_1/AD2_INT (to clk_in)
                  --------
                    0.394   (33.8% logic, 66.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R13C18A.CLK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/pmi_distributed_spramMachXO3LFbinarynonenoreg13416/mem_0_1.17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     1.001        OSC.OSC to    R14C19B.WCK clk_in
                  --------
                    1.001   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in" 24.180000 MHz ;  |     0.000 ns|     0.143 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 88795 paths, 1 nets, and 3389 connections (99.91% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

