Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: topDesign.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topDesign.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topDesign"
Output Format                      : NGC
Target Device                      : xc7z010-1-clg400

---- Source Options
Top Module Name                    : topDesign
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Xilinx\period_cul\ipcore_dir\clk_10Mc.vhd" into library work
Parsing entity <clk_10Mc>.
Parsing architecture <xilinx> of entity <clk_10mc>.
Parsing VHDL file "D:\Xilinx\period_cul\roModule33.vhd" into library work
Parsing entity <roModule33>.
Parsing architecture <Behavioral> of entity <romodule33>.
Parsing VHDL file "D:\Xilinx\period_cul\roModule3.vhd" into library work
Parsing entity <roModule3>.
Parsing architecture <Behavioral> of entity <romodule3>.
Parsing VHDL file "D:\Xilinx\period_cul\roModule22.vhd" into library work
Parsing entity <roModule22>.
Parsing architecture <Behavioral> of entity <romodule22>.
Parsing VHDL file "D:\Xilinx\period_cul\roModule2.vhd" into library work
Parsing entity <roModule2>.
Parsing architecture <Behavioral> of entity <romodule2>.
Parsing VHDL file "D:\Xilinx\period_cul\roModule11.vhd" into library work
Parsing entity <roModule11>.
Parsing architecture <Behavioral> of entity <romodule11>.
Parsing VHDL file "D:\Xilinx\period_cul\roModule1.vhd" into library work
Parsing entity <roModule1>.
Parsing architecture <Behavioral> of entity <romodule1>.
Parsing VHDL file "D:\Xilinx\period_cul\roModule0.vhd" into library work
Parsing entity <roModule0>.
Parsing architecture <Behavioral> of entity <romodule0>.
Parsing VHDL file "D:\Xilinx\period_cul\roModule.vhd" into library work
Parsing entity <roModule>.
Parsing architecture <Behavioral> of entity <romodule>.
Parsing VHDL file "D:\Xilinx\period_cul\roDriver.vhd" into library work
Parsing entity <roDriver>.
Parsing architecture <Behavioral> of entity <rodriver>.
Parsing VHDL file "D:\Xilinx\period_cul\roCounter33.vhd" into library work
Parsing entity <roCounter33>.
Parsing architecture <Behavioral> of entity <rocounter33>.
Parsing VHDL file "D:\Xilinx\period_cul\roCounter3.vhd" into library work
Parsing entity <roCounter3>.
Parsing architecture <Behavioral> of entity <rocounter3>.
Parsing VHDL file "D:\Xilinx\period_cul\roCounter22.vhd" into library work
Parsing entity <roCounter22>.
Parsing architecture <Behavioral> of entity <rocounter22>.
Parsing VHDL file "D:\Xilinx\period_cul\roCounter2.vhd" into library work
Parsing entity <roCounter2>.
Parsing architecture <Behavioral> of entity <rocounter2>.
Parsing VHDL file "D:\Xilinx\period_cul\roCounter11.vhd" into library work
Parsing entity <roCounter11>.
Parsing architecture <Behavioral> of entity <rocounter11>.
Parsing VHDL file "D:\Xilinx\period_cul\roCounter1.vhd" into library work
Parsing entity <roCounter1>.
Parsing architecture <Behavioral> of entity <rocounter1>.
Parsing VHDL file "D:\Xilinx\period_cul\roCounter0.vhd" into library work
Parsing entity <roCounter0>.
Parsing architecture <Behavioral> of entity <rocounter0>.
Parsing VHDL file "D:\Xilinx\period_cul\roCounter.vhd" into library work
Parsing entity <roCounter>.
Parsing architecture <Behavioral> of entity <rocounter>.
Parsing VHDL file "D:\Xilinx\period_cul\counterOutPut.vhd" into library work
Parsing entity <counterOutPut>.
Parsing architecture <Behavioral> of entity <counteroutput>.
Parsing VHDL file "D:\Xilinx\period_cul\counterCompare3.vhd" into library work
Parsing entity <counterCompare3>.
Parsing architecture <Behavioral> of entity <countercompare3>.
Parsing VHDL file "D:\Xilinx\period_cul\counterCompare2.vhd" into library work
Parsing entity <counterCompare2>.
Parsing architecture <Behavioral> of entity <countercompare2>.
Parsing VHDL file "D:\Xilinx\period_cul\counterCompare1.vhd" into library work
Parsing entity <counterCompare1>.
Parsing architecture <Behavioral> of entity <countercompare1>.
Parsing VHDL file "D:\Xilinx\period_cul\counterCompare.vhd" into library work
Parsing entity <counterCompare>.
Parsing architecture <Behavioral> of entity <countercompare>.
Parsing VHDL file "D:\Xilinx\period_cul\topDesign.vhd" into library work
Parsing entity <topDesign>.
Parsing architecture <Behavioral> of entity <topdesign>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <topDesign> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_10Mc> (architecture <xilinx>) from library <work>.

Elaborating entity <roDriver> (architecture <Behavioral>) from library <work>.

Elaborating entity <roModule> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "D:\Xilinx\period_cul\roModule.vhd" Line 41: <hm_ro> remains a black-box since it has no binding entity.

Elaborating entity <roModule0> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "D:\Xilinx\period_cul\roModule0.vhd" Line 43: <hm_ro_0> remains a black-box since it has no binding entity.

Elaborating entity <roModule1> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "D:\Xilinx\period_cul\roModule1.vhd" Line 41: <hm_ro> remains a black-box since it has no binding entity.

Elaborating entity <roModule11> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "D:\Xilinx\period_cul\roModule11.vhd" Line 41: <hm_ro> remains a black-box since it has no binding entity.

Elaborating entity <roModule2> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "D:\Xilinx\period_cul\roModule2.vhd" Line 41: <hm_ro> remains a black-box since it has no binding entity.

Elaborating entity <roModule22> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "D:\Xilinx\period_cul\roModule22.vhd" Line 40: <hm_ro> remains a black-box since it has no binding entity.

Elaborating entity <roModule3> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "D:\Xilinx\period_cul\roModule3.vhd" Line 41: <hm_ro> remains a black-box since it has no binding entity.

Elaborating entity <roModule33> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "D:\Xilinx\period_cul\roModule33.vhd" Line 41: <hm_ro> remains a black-box since it has no binding entity.

Elaborating entity <roCounter> (architecture <Behavioral>) from library <work>.

Elaborating entity <roCounter0> (architecture <Behavioral>) from library <work>.

Elaborating entity <roCounter1> (architecture <Behavioral>) from library <work>.

Elaborating entity <roCounter11> (architecture <Behavioral>) from library <work>.

Elaborating entity <roCounter2> (architecture <Behavioral>) from library <work>.

Elaborating entity <roCounter22> (architecture <Behavioral>) from library <work>.

Elaborating entity <roCounter3> (architecture <Behavioral>) from library <work>.

Elaborating entity <roCounter33> (architecture <Behavioral>) from library <work>.

Elaborating entity <counterCompare> (architecture <Behavioral>) from library <work>.

Elaborating entity <counterCompare1> (architecture <Behavioral>) from library <work>.

Elaborating entity <counterCompare2> (architecture <Behavioral>) from library <work>.

Elaborating entity <counterCompare3> (architecture <Behavioral>) from library <work>.

Elaborating entity <counterOutPut> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topDesign>.
    Related source file is "D:\Xilinx\period_cul\topDesign.vhd".
INFO:Xst:3210 - "D:\Xilinx\period_cul\topDesign.vhd" line 392: Output port <counterCarry> of the instance <counter_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Xilinx\period_cul\topDesign.vhd" line 398: Output port <counterCarry> of the instance <counter0_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Xilinx\period_cul\topDesign.vhd" line 406: Output port <counterCarry> of the instance <counter1_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Xilinx\period_cul\topDesign.vhd" line 412: Output port <counterCarry> of the instance <counter11_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Xilinx\period_cul\topDesign.vhd" line 420: Output port <counterCarry> of the instance <counter2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Xilinx\period_cul\topDesign.vhd" line 426: Output port <counterCarry> of the instance <counter22_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Xilinx\period_cul\topDesign.vhd" line 434: Output port <counterCarry> of the instance <counter3_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Xilinx\period_cul\topDesign.vhd" line 440: Output port <counterCarry> of the instance <counter33_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <topDesign> synthesized.

Synthesizing Unit <clk_10Mc>.
    Related source file is "D:\Xilinx\period_cul\ipcore_dir\clk_10Mc.vhd".
    Summary:
	no macro.
Unit <clk_10Mc> synthesized.

Synthesizing Unit <roDriver>.
    Related source file is "D:\Xilinx\period_cul\roDriver.vhd".
    Found 1-bit register for signal <diverOutBuf>.
    Found 1-bit register for signal <dCounterBuf>.
    Found 15-bit register for signal <timeInv>.
    Found 15-bit adder for signal <timeInv[14]_GND_41_o_add_5_OUT> created at line 69.
    Found 15-bit comparator greater for signal <GND_41_o_timeInv[14]_LessThan_2_o> created at line 60
    Found 15-bit comparator greater for signal <GND_41_o_timeInv[14]_LessThan_4_o> created at line 64
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <roDriver> synthesized.

Synthesizing Unit <roModule>.
    Related source file is "D:\Xilinx\period_cul\roModule.vhd".
    Summary:
	no macro.
Unit <roModule> synthesized.

Synthesizing Unit <roModule0>.
    Related source file is "D:\Xilinx\period_cul\roModule0.vhd".
    Summary:
	no macro.
Unit <roModule0> synthesized.

Synthesizing Unit <roModule1>.
    Related source file is "D:\Xilinx\period_cul\roModule1.vhd".
    Summary:
	no macro.
Unit <roModule1> synthesized.

Synthesizing Unit <roModule11>.
    Related source file is "D:\Xilinx\period_cul\roModule11.vhd".
    Summary:
	no macro.
Unit <roModule11> synthesized.

Synthesizing Unit <roModule2>.
    Related source file is "D:\Xilinx\period_cul\roModule2.vhd".
    Summary:
	no macro.
Unit <roModule2> synthesized.

Synthesizing Unit <roModule22>.
    Related source file is "D:\Xilinx\period_cul\roModule22.vhd".
    Summary:
	no macro.
Unit <roModule22> synthesized.

Synthesizing Unit <roModule3>.
    Related source file is "D:\Xilinx\period_cul\roModule3.vhd".
    Summary:
	no macro.
Unit <roModule3> synthesized.

Synthesizing Unit <roModule33>.
    Related source file is "D:\Xilinx\period_cul\roModule33.vhd".
    Summary:
	no macro.
Unit <roModule33> synthesized.

Synthesizing Unit <roCounter>.
    Related source file is "D:\Xilinx\period_cul\roCounter.vhd".
    Found 1-bit register for signal <carryBuf>.
    Found 32-bit register for signal <countBuf>.
    Found 32-bit adder for signal <countBuf[31]_GND_50_o_add_1_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <roCounter> synthesized.

Synthesizing Unit <roCounter0>.
    Related source file is "D:\Xilinx\period_cul\roCounter0.vhd".
    Found 1-bit register for signal <carryBuf>.
    Found 32-bit register for signal <countBuf>.
    Found 32-bit adder for signal <countBuf[31]_GND_51_o_add_1_OUT> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <roCounter0> synthesized.

Synthesizing Unit <roCounter1>.
    Related source file is "D:\Xilinx\period_cul\roCounter1.vhd".
    Found 1-bit register for signal <carryBuf>.
    Found 32-bit register for signal <countBuf>.
    Found 32-bit adder for signal <countBuf[31]_GND_52_o_add_1_OUT> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <roCounter1> synthesized.

Synthesizing Unit <roCounter11>.
    Related source file is "D:\Xilinx\period_cul\roCounter11.vhd".
    Found 1-bit register for signal <carryBuf>.
    Found 32-bit register for signal <countBuf>.
    Found 32-bit adder for signal <countBuf[31]_GND_53_o_add_1_OUT> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <roCounter11> synthesized.

Synthesizing Unit <roCounter2>.
    Related source file is "D:\Xilinx\period_cul\roCounter2.vhd".
    Found 1-bit register for signal <carryBuf>.
    Found 32-bit register for signal <countBuf>.
    Found 32-bit adder for signal <countBuf[31]_GND_54_o_add_1_OUT> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <roCounter2> synthesized.

Synthesizing Unit <roCounter22>.
    Related source file is "D:\Xilinx\period_cul\roCounter22.vhd".
    Found 1-bit register for signal <carryBuf>.
    Found 32-bit register for signal <countBuf>.
    Found 32-bit adder for signal <countBuf[31]_GND_55_o_add_1_OUT> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <roCounter22> synthesized.

Synthesizing Unit <roCounter3>.
    Related source file is "D:\Xilinx\period_cul\roCounter3.vhd".
    Found 1-bit register for signal <carryBuf>.
    Found 32-bit register for signal <countBuf>.
    Found 32-bit adder for signal <countBuf[31]_GND_56_o_add_1_OUT> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <roCounter3> synthesized.

Synthesizing Unit <roCounter33>.
    Related source file is "D:\Xilinx\period_cul\roCounter33.vhd".
    Found 1-bit register for signal <carryBuf>.
    Found 32-bit register for signal <countBuf>.
    Found 32-bit adder for signal <countBuf[31]_GND_57_o_add_1_OUT> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <roCounter33> synthesized.

Synthesizing Unit <counterCompare>.
    Related source file is "D:\Xilinx\period_cul\counterCompare.vhd".
    Found 32-bit comparator greater for signal <counterIn0[31]_counterIn[31]_LessThan_1_o> created at line 41
    Summary:
	inferred   1 Comparator(s).
Unit <counterCompare> synthesized.

Synthesizing Unit <counterCompare1>.
    Related source file is "D:\Xilinx\period_cul\counterCompare1.vhd".
    Found 32-bit comparator greater for signal <counterIn0[31]_counterIn[31]_LessThan_1_o> created at line 41
    Summary:
	inferred   1 Comparator(s).
Unit <counterCompare1> synthesized.

Synthesizing Unit <counterCompare2>.
    Related source file is "D:\Xilinx\period_cul\counterCompare2.vhd".
    Found 32-bit comparator greater for signal <counterIn0[31]_counterIn[31]_LessThan_1_o> created at line 41
    Summary:
	inferred   1 Comparator(s).
Unit <counterCompare2> synthesized.

Synthesizing Unit <counterCompare3>.
    Related source file is "D:\Xilinx\period_cul\counterCompare3.vhd".
    Found 32-bit comparator greater for signal <counterIn0[31]_counterIn[31]_LessThan_1_o> created at line 41
    Summary:
	inferred   1 Comparator(s).
Unit <counterCompare3> synthesized.

Synthesizing Unit <counterOutPut>.
    Related source file is "D:\Xilinx\period_cul\counterOutPut.vhd".
WARNING:Xst:647 - Input <counterIn<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <counterIn1<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <counterIn2<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <counterIn3<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <counterOutPut> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 15-bit adder                                          : 1
 32-bit adder                                          : 8
# Registers                                            : 19
 1-bit register                                        : 10
 15-bit register                                       : 1
 32-bit register                                       : 8
# Comparators                                          : 6
 15-bit comparator greater                             : 2
 32-bit comparator greater                             : 4
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 3
 15-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <roCounter>.
The following registers are absorbed into counter <countBuf>: 1 register on signal <countBuf>.
Unit <roCounter> synthesized (advanced).

Synthesizing (advanced) Unit <roCounter0>.
The following registers are absorbed into counter <countBuf>: 1 register on signal <countBuf>.
Unit <roCounter0> synthesized (advanced).

Synthesizing (advanced) Unit <roCounter1>.
The following registers are absorbed into counter <countBuf>: 1 register on signal <countBuf>.
Unit <roCounter1> synthesized (advanced).

Synthesizing (advanced) Unit <roCounter11>.
The following registers are absorbed into counter <countBuf>: 1 register on signal <countBuf>.
Unit <roCounter11> synthesized (advanced).

Synthesizing (advanced) Unit <roCounter2>.
The following registers are absorbed into counter <countBuf>: 1 register on signal <countBuf>.
Unit <roCounter2> synthesized (advanced).

Synthesizing (advanced) Unit <roCounter22>.
The following registers are absorbed into counter <countBuf>: 1 register on signal <countBuf>.
Unit <roCounter22> synthesized (advanced).

Synthesizing (advanced) Unit <roCounter3>.
The following registers are absorbed into counter <countBuf>: 1 register on signal <countBuf>.
Unit <roCounter3> synthesized (advanced).

Synthesizing (advanced) Unit <roCounter33>.
The following registers are absorbed into counter <countBuf>: 1 register on signal <countBuf>.
Unit <roCounter33> synthesized (advanced).

Synthesizing (advanced) Unit <roDriver>.
The following registers are absorbed into counter <timeInv>: 1 register on signal <timeInv>.
Unit <roDriver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 9
 15-bit up counter                                     : 1
 32-bit up counter                                     : 8
# Registers                                            : 10
 Flip-Flops                                            : 10
# Comparators                                          : 6
 15-bit comparator greater                             : 2
 32-bit comparator greater                             : 4
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <counter_inst/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <counter0_inst/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <counter1_inst/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <counter11_inst/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <counter2_inst/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <counter22_inst/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <counter3_inst/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <counter33_inst/carryBuf> of sequential type is unconnected in block <topDesign>.

Optimizing unit <topDesign> ...

Optimizing unit <roDriver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topDesign, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 273
 Flip-Flops                                            : 273

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topDesign.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1331
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 262
#      LUT2                        : 264
#      LUT3                        : 2
#      LUT4                        : 121
#      LUT5                        : 8
#      LUT6                        : 70
#      MUXCY                       : 322
#      VCC                         : 1
#      XORCY                       : 271
# FlipFlops/Latches                : 273
#      FDC                         : 17
#      FDCE                        : 256
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 12
#      IBUF                        : 7
#      IBUFG                       : 1
#      OBUF                        : 4
# Others                           : 9
#      HM_ro                       : 7
#      HM_ro_0                     : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-1 


Slice Logic Utilization: 
 Number of Slice Registers:             273  out of  35200     0%  
 Number of Slice LUTs:                  736  out of  17600     4%  
    Number used as Logic:               736  out of  17600     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    736
   Number with an unused Flip Flop:     463  out of    736    62%  
   Number with an unused LUT:             0  out of    736     0%  
   Number of fully used LUT-FF pairs:   273  out of    736    37%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    100    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
ro_to_counter                      | NONE(counter_inst/countBuf_0)  | 32    |
ro0_to_counter0                    | NONE(counter0_inst/countBuf_0) | 32    |
ro1_to_counter1                    | NONE(counter1_inst/countBuf_0) | 32    |
ro11_to_counter11                  | NONE(counter11_inst/countBuf_0)| 32    |
ro22_to_counter22                  | NONE(counter22_inst/countBuf_0)| 32    |
ro2_to_counter2                    | NONE(counter2_inst/countBuf_0) | 32    |
ro3_to_counter3                    | NONE(counter3_inst/countBuf_0) | 32    |
ro33_to_counter33                  | NONE(counter33_inst/countBuf_0)| 32    |
clock_inst/clkout0                 | BUFG                           | 17    |
-----------------------------------+--------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.502ns (Maximum Frequency: 399.755MHz)
   Minimum input arrival time before clock: 0.929ns
   Maximum output required time after clock: 3.297ns
   Maximum combinational path delay: 1.211ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            counter_inst/countBuf_3 (FF)
  Destination:       counter_inst/countBuf_0 (FF)
  Source Clock:      ro_to_counter rising
  Destination Clock: ro_to_counter rising

  Data Path: counter_inst/countBuf_3 to counter_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  counter_inst/countBuf_3 (counter_inst/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  counter_inst/countBuf[31]_PWR_19_o_equal_1_o<31>6 (counter_inst/countBuf[31]_PWR_19_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  counter_inst/countBuf[31]_PWR_19_o_equal_1_o<31>7 (counter_inst/countBuf[31]_PWR_19_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  counter_inst/Mcount_countBuf_eqn_01 (counter_inst/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          counter_inst/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            counter0_inst/countBuf_3 (FF)
  Destination:       counter0_inst/countBuf_0 (FF)
  Source Clock:      ro0_to_counter0 rising
  Destination Clock: ro0_to_counter0 rising

  Data Path: counter0_inst/countBuf_3 to counter0_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  counter0_inst/countBuf_3 (counter0_inst/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  counter0_inst/countBuf[31]_PWR_20_o_equal_1_o<31>6 (counter0_inst/countBuf[31]_PWR_20_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  counter0_inst/countBuf[31]_PWR_20_o_equal_1_o<31>7 (counter0_inst/countBuf[31]_PWR_20_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  counter0_inst/Mcount_countBuf_eqn_01 (counter0_inst/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          counter0_inst/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro1_to_counter1'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            counter1_inst/countBuf_3 (FF)
  Destination:       counter1_inst/countBuf_0 (FF)
  Source Clock:      ro1_to_counter1 rising
  Destination Clock: ro1_to_counter1 rising

  Data Path: counter1_inst/countBuf_3 to counter1_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  counter1_inst/countBuf_3 (counter1_inst/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  counter1_inst/countBuf[31]_PWR_21_o_equal_1_o<31>6 (counter1_inst/countBuf[31]_PWR_21_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  counter1_inst/countBuf[31]_PWR_21_o_equal_1_o<31>7 (counter1_inst/countBuf[31]_PWR_21_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  counter1_inst/Mcount_countBuf_eqn_01 (counter1_inst/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          counter1_inst/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro11_to_counter11'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            counter11_inst/countBuf_3 (FF)
  Destination:       counter11_inst/countBuf_0 (FF)
  Source Clock:      ro11_to_counter11 rising
  Destination Clock: ro11_to_counter11 rising

  Data Path: counter11_inst/countBuf_3 to counter11_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  counter11_inst/countBuf_3 (counter11_inst/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  counter11_inst/countBuf[31]_PWR_22_o_equal_1_o<31>6 (counter11_inst/countBuf[31]_PWR_22_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  counter11_inst/countBuf[31]_PWR_22_o_equal_1_o<31>7 (counter11_inst/countBuf[31]_PWR_22_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  counter11_inst/Mcount_countBuf_eqn_01 (counter11_inst/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          counter11_inst/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro22_to_counter22'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            counter22_inst/countBuf_3 (FF)
  Destination:       counter22_inst/countBuf_0 (FF)
  Source Clock:      ro22_to_counter22 rising
  Destination Clock: ro22_to_counter22 rising

  Data Path: counter22_inst/countBuf_3 to counter22_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  counter22_inst/countBuf_3 (counter22_inst/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  counter22_inst/countBuf[31]_PWR_24_o_equal_1_o<31>6 (counter22_inst/countBuf[31]_PWR_24_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  counter22_inst/countBuf[31]_PWR_24_o_equal_1_o<31>7 (counter22_inst/countBuf[31]_PWR_24_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  counter22_inst/Mcount_countBuf_eqn_01 (counter22_inst/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          counter22_inst/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro2_to_counter2'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            counter2_inst/countBuf_3 (FF)
  Destination:       counter2_inst/countBuf_0 (FF)
  Source Clock:      ro2_to_counter2 rising
  Destination Clock: ro2_to_counter2 rising

  Data Path: counter2_inst/countBuf_3 to counter2_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  counter2_inst/countBuf_3 (counter2_inst/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  counter2_inst/countBuf[31]_PWR_23_o_equal_1_o<31>6 (counter2_inst/countBuf[31]_PWR_23_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  counter2_inst/countBuf[31]_PWR_23_o_equal_1_o<31>7 (counter2_inst/countBuf[31]_PWR_23_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  counter2_inst/Mcount_countBuf_eqn_01 (counter2_inst/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          counter2_inst/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro3_to_counter3'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            counter3_inst/countBuf_3 (FF)
  Destination:       counter3_inst/countBuf_0 (FF)
  Source Clock:      ro3_to_counter3 rising
  Destination Clock: ro3_to_counter3 rising

  Data Path: counter3_inst/countBuf_3 to counter3_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  counter3_inst/countBuf_3 (counter3_inst/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  counter3_inst/countBuf[31]_PWR_25_o_equal_1_o<31>6 (counter3_inst/countBuf[31]_PWR_25_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  counter3_inst/countBuf[31]_PWR_25_o_equal_1_o<31>7 (counter3_inst/countBuf[31]_PWR_25_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  counter3_inst/Mcount_countBuf_eqn_01 (counter3_inst/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          counter3_inst/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro33_to_counter33'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            counter33_inst/countBuf_3 (FF)
  Destination:       counter33_inst/countBuf_0 (FF)
  Source Clock:      ro33_to_counter33 rising
  Destination Clock: ro33_to_counter33 rising

  Data Path: counter33_inst/countBuf_3 to counter33_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  counter33_inst/countBuf_3 (counter33_inst/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  counter33_inst/countBuf[31]_PWR_26_o_equal_1_o<31>6 (counter33_inst/countBuf[31]_PWR_26_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  counter33_inst/countBuf[31]_PWR_26_o_equal_1_o<31>7 (counter33_inst/countBuf[31]_PWR_26_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  counter33_inst/Mcount_countBuf_eqn_01 (counter33_inst/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          counter33_inst/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_inst/clkout0'
  Clock period: 2.215ns (frequency: 451.467MHz)
  Total number of paths / destination ports: 405 / 17
-------------------------------------------------------------------------
Delay:               2.215ns (Levels of Logic = 3)
  Source:            roDriver_inst/timeInv_6 (FF)
  Destination:       roDriver_inst/dCounterBuf (FF)
  Source Clock:      clock_inst/clkout0 rising
  Destination Clock: clock_inst/clkout0 rising

  Data Path: roDriver_inst/timeInv_6 to roDriver_inst/dCounterBuf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.759  roDriver_inst/timeInv_6 (roDriver_inst/timeInv_6)
     LUT6:I0->O           17   0.053   0.591  roDriver_inst/PWR_10_o_timeInv[14]_equal_1_o<14>2 (roDriver_inst/PWR_10_o_timeInv[14]_equal_1_o<14>1)
     LUT5:I3->O            1   0.053   0.413  roDriver_inst/PWR_10_o_timeInv[14]_equal_1_o<14>3 (roDriver_inst/PWR_10_o_timeInv[14]_equal_1_o)
     LUT6:I5->O            1   0.053   0.000  roDriver_inst/Mmux_GND_41_o_GND_41_o_MUX_33_o14 (roDriver_inst/GND_41_o_GND_41_o_MUX_33_o)
     FDC:D                     0.011          roDriver_inst/dCounterBuf
    ----------------------------------------
    Total                      2.215ns (0.452ns logic, 1.763ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.929ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       counter_inst/countBuf_0 (FF)
  Destination Clock: ro_to_counter rising

  Data Path: sysRst to counter_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           273   0.000   0.604  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          counter_inst/countBuf_0
    ----------------------------------------
    Total                      0.929ns (0.325ns logic, 0.604ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.929ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       counter0_inst/countBuf_0 (FF)
  Destination Clock: ro0_to_counter0 rising

  Data Path: sysRst to counter0_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           273   0.000   0.604  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          counter0_inst/countBuf_0
    ----------------------------------------
    Total                      0.929ns (0.325ns logic, 0.604ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro1_to_counter1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.929ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       counter1_inst/countBuf_0 (FF)
  Destination Clock: ro1_to_counter1 rising

  Data Path: sysRst to counter1_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           273   0.000   0.604  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          counter1_inst/countBuf_0
    ----------------------------------------
    Total                      0.929ns (0.325ns logic, 0.604ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro11_to_counter11'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.929ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       counter11_inst/countBuf_0 (FF)
  Destination Clock: ro11_to_counter11 rising

  Data Path: sysRst to counter11_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           273   0.000   0.604  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          counter11_inst/countBuf_0
    ----------------------------------------
    Total                      0.929ns (0.325ns logic, 0.604ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro22_to_counter22'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.929ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       counter22_inst/countBuf_0 (FF)
  Destination Clock: ro22_to_counter22 rising

  Data Path: sysRst to counter22_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           273   0.000   0.604  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          counter22_inst/countBuf_0
    ----------------------------------------
    Total                      0.929ns (0.325ns logic, 0.604ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro2_to_counter2'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.929ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       counter2_inst/countBuf_0 (FF)
  Destination Clock: ro2_to_counter2 rising

  Data Path: sysRst to counter2_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           273   0.000   0.604  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          counter2_inst/countBuf_0
    ----------------------------------------
    Total                      0.929ns (0.325ns logic, 0.604ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro3_to_counter3'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.929ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       counter3_inst/countBuf_0 (FF)
  Destination Clock: ro3_to_counter3 rising

  Data Path: sysRst to counter3_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           273   0.000   0.604  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          counter3_inst/countBuf_0
    ----------------------------------------
    Total                      0.929ns (0.325ns logic, 0.604ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro33_to_counter33'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.929ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       counter33_inst/countBuf_0 (FF)
  Destination Clock: ro33_to_counter33 rising

  Data Path: sysRst to counter33_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           273   0.000   0.604  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          counter33_inst/countBuf_0
    ----------------------------------------
    Total                      0.929ns (0.325ns logic, 0.604ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_inst/clkout0'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              0.929ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       roDriver_inst/timeInv_14 (FF)
  Destination Clock: clock_inst/clkout0 rising

  Data Path: sysRst to roDriver_inst/timeInv_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           273   0.000   0.604  sysRst_IBUF (sysRst_IBUF)
     FDC:CLR                   0.325          roDriver_inst/dCounterBuf
    ----------------------------------------
    Total                      0.929ns (0.325ns logic, 0.604ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro33_to_counter33'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.284ns (Levels of Logic = 19)
  Source:            counter33_inst/countBuf_1 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro33_to_counter33 rising

  Data Path: counter33_inst/countBuf_1 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  counter33_inst/countBuf_1 (counter33_inst/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lutdi (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lutdi)
     MUXCY:DI->O           1   0.278   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13>)
     MUXCY:CI->O           1   0.178   0.413  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14>)
     LUT5:I4->O            1   0.053   0.725  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<15> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<15>)
     LUT5:I0->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart41 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      3.284ns (1.092ns logic, 2.192ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro3_to_counter3'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.297ns (Levels of Logic = 19)
  Source:            counter3_inst/countBuf_0 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro3_to_counter3 rising

  Data Path: counter3_inst/countBuf_0 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  counter3_inst/countBuf_0 (counter3_inst/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lut<0> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13>)
     MUXCY:CI->O           1   0.178   0.413  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14>)
     LUT5:I4->O            1   0.053   0.725  counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<15> (counterCompare3_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<15>)
     LUT5:I0->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart41 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      3.297ns (1.105ns logic, 2.192ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro22_to_counter22'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.194ns (Levels of Logic = 19)
  Source:            counter22_inst/countBuf_1 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro22_to_counter22 rising

  Data Path: counter22_inst/countBuf_1 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  counter22_inst/countBuf_1 (counter22_inst/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lutdi (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lutdi)
     MUXCY:DI->O           1   0.278   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13>)
     MUXCY:CI->O           1   0.178   0.413  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14>)
     LUT5:I4->O            1   0.053   0.635  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<15> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<15>)
     LUT4:I0->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart31 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.194ns (1.092ns logic, 2.102ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro2_to_counter2'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.207ns (Levels of Logic = 19)
  Source:            counter2_inst/countBuf_0 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro2_to_counter2 rising

  Data Path: counter2_inst/countBuf_0 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  counter2_inst/countBuf_0 (counter2_inst/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lut<0> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13>)
     MUXCY:CI->O           1   0.178   0.413  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14>)
     LUT5:I4->O            1   0.053   0.635  counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<15> (counterCompare2_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<15>)
     LUT4:I0->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart31 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.207ns (1.105ns logic, 2.102ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro11_to_counter11'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.161ns (Levels of Logic = 19)
  Source:            counter11_inst/countBuf_1 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro11_to_counter11 rising

  Data Path: counter11_inst/countBuf_1 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  counter11_inst/countBuf_1 (counter11_inst/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lutdi (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lutdi)
     MUXCY:DI->O           1   0.278   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13>)
     MUXCY:CI->O           1   0.178   0.413  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14>)
     LUT5:I4->O            1   0.053   0.602  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<15> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<15>)
     LUT3:I0->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart21 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.161ns (1.092ns logic, 2.069ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro1_to_counter1'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.174ns (Levels of Logic = 19)
  Source:            counter1_inst/countBuf_0 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro1_to_counter1 rising

  Data Path: counter1_inst/countBuf_0 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  counter1_inst/countBuf_0 (counter1_inst/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lut<0> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13>)
     MUXCY:CI->O           1   0.178   0.413  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14>)
     LUT5:I4->O            1   0.053   0.602  counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<15> (counterCompare1_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<15>)
     LUT3:I0->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart21 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.174ns (1.105ns logic, 2.069ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              2.506ns (Levels of Logic = 18)
  Source:            counter0_inst/countBuf_1 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro0_to_counter0 rising

  Data Path: counter0_inst/countBuf_1 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  counter0_inst/countBuf_1 (counter0_inst/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lutdi (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lutdi)
     MUXCY:DI->O           1   0.278   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13>)
     MUXCY:CI->O           1   0.178   0.413  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14>)
     LUT6:I5->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart11 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      2.506ns (1.039ns logic, 1.467ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              2.519ns (Levels of Logic = 18)
  Source:            counter_inst/countBuf_0 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_to_counter rising

  Data Path: counter_inst/countBuf_0 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  counter_inst/countBuf_0 (counter_inst/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lut<0> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<13>)
     MUXCY:CI->O           1   0.178   0.413  counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14> (counterCompare_inst/Mcompar_counterIn0[31]_counterIn[31]_LessThan_1_o_cy<14>)
     LUT6:I5->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart11 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      2.519ns (1.052ns logic, 1.467ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_inst/clkout0'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            roDriver_inst/diverOutBuf (FF)
  Destination:       ro_module_inst/roModule_inst:HM_ena (PAD)
  Source Clock:      clock_inst/clkout0 rising

  Data Path: roDriver_inst/diverOutBuf to ro_module_inst/roModule_inst:HM_ena
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              0   0.282   0.000  roDriver_inst/diverOutBuf (roDriver_inst/diverOutBuf)
    HM_ro:HM_ena               0.000          ro_module_inst/roModule_inst
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 27 / 21
-------------------------------------------------------------------------
Delay:               1.211ns (Levels of Logic = 3)
  Source:            sysSel<0> (PAD)
  Destination:       sysout<0> (PAD)

  Data Path: sysSel<0> to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.000   0.759  sysSel_0_IBUF (sysSel_0_IBUF)
     LUT6:I0->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart11 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      1.211ns (0.053ns logic, 1.158ns route)
                                       (4.4% logic, 95.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_inst/clkout0
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clock_inst/clkout0|    2.215|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro0_to_counter0
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clock_inst/clkout0|    1.083|         |         |         |
ro0_to_counter0   |    2.502|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro11_to_counter11
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clock_inst/clkout0|    1.083|         |         |         |
ro11_to_counter11 |    2.502|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro1_to_counter1
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clock_inst/clkout0|    1.083|         |         |         |
ro1_to_counter1   |    2.502|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro22_to_counter22
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clock_inst/clkout0|    1.083|         |         |         |
ro22_to_counter22 |    2.502|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro2_to_counter2
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clock_inst/clkout0|    1.083|         |         |         |
ro2_to_counter2   |    2.502|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro33_to_counter33
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clock_inst/clkout0|    1.083|         |         |         |
ro33_to_counter33 |    2.502|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro3_to_counter3
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clock_inst/clkout0|    1.083|         |         |         |
ro3_to_counter3   |    2.502|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_to_counter
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clock_inst/clkout0|    1.083|         |         |         |
ro_to_counter     |    2.502|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.22 secs
 
--> 

Total memory usage is 474184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    9 (   0 filtered)

