--
--	Conversion of Robot_Control.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Nov 17 13:55:20 2019
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__S1_net_0 : bit;
SIGNAL Net_1 : bit;
SIGNAL tmpFB_0__S1_net_0 : bit;
SIGNAL tmpIO_0__S1_net_0 : bit;
TERMINAL tmpSIOVREF__S1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__S1_net_0 : bit;
SIGNAL tmpOE__S3_net_0 : bit;
SIGNAL Net_2 : bit;
SIGNAL tmpFB_0__S3_net_0 : bit;
SIGNAL tmpIO_0__S3_net_0 : bit;
TERMINAL tmpSIOVREF__S3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S3_net_0 : bit;
SIGNAL \RightEyebrow:PWMUDB:km_run\ : bit;
SIGNAL \RightEyebrow:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_211 : bit;
SIGNAL \RightEyebrow:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_enable\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:prevCapture\ : bit;
SIGNAL \RightEyebrow:PWMUDB:capt_rising\ : bit;
SIGNAL \RightEyebrow:PWMUDB:capt_falling\ : bit;
SIGNAL \RightEyebrow:PWMUDB:hwCapture\ : bit;
SIGNAL \RightEyebrow:PWMUDB:hwEnable\ : bit;
SIGNAL \RightEyebrow:PWMUDB:trig_last\ : bit;
SIGNAL \RightEyebrow:PWMUDB:trig_rise\ : bit;
SIGNAL \RightEyebrow:PWMUDB:trig_fall\ : bit;
SIGNAL \RightEyebrow:PWMUDB:trig_out\ : bit;
SIGNAL \RightEyebrow:PWMUDB:runmode_enable\ : bit;
SIGNAL \RightEyebrow:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_155 : bit;
SIGNAL \RightEyebrow:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_enable\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \RightEyebrow:PWMUDB:tc_i\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sc_kill\ : bit;
SIGNAL \RightEyebrow:PWMUDB:min_kill\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_kill\ : bit;
SIGNAL \RightEyebrow:PWMUDB:km_tc\ : bit;
SIGNAL \RightEyebrow:PWMUDB:db_tc\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_sel\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_0\ : bit;
SIGNAL \RightEyebrow:Net_55\ : bit;
SIGNAL \RightEyebrow:PWMUDB:prevCompare1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_status\ : bit;
SIGNAL \RightEyebrow:PWMUDB:prevCompare2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2_status\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_kill_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:fifo_full\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cs_addr_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cs_addr_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cs_addr_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_capture\ : bit;
SIGNAL \RightEyebrow:PWMUDB:nc2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:nc3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:nc1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:nc4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:nc5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:nc6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:nc7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_eq\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_less\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:cmp2_eq\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2_less\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:fifo_nempty\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:compare1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:compare2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm_i\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm1_i\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm2_i\ : bit;
SIGNAL \RightEyebrow:PWMUDB:tc_i_reg\ : bit;
SIGNAL \RightEyebrow:Net_101\ : bit;
SIGNAL \RightEyebrow:Net_96\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm_temp\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODIN1_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODIN1_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_672 : bit;
SIGNAL Net_666 : bit;
SIGNAL Net_665 : bit;
SIGNAL \RightEyebrow:Net_113\ : bit;
SIGNAL \RightEyebrow:Net_107\ : bit;
SIGNAL \RightEyebrow:Net_114\ : bit;
SIGNAL tmpOE__S17_net_0 : bit;
SIGNAL Net_969 : bit;
SIGNAL tmpFB_0__S17_net_0 : bit;
SIGNAL tmpIO_0__S17_net_0 : bit;
TERMINAL tmpSIOVREF__S17_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S17_net_0 : bit;
SIGNAL tmpOE__S11_net_0 : bit;
SIGNAL Net_968 : bit;
SIGNAL tmpFB_0__S11_net_0 : bit;
SIGNAL tmpIO_0__S11_net_0 : bit;
TERMINAL tmpSIOVREF__S11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S11_net_0 : bit;
SIGNAL Net_970 : bit;
SIGNAL \EyelidGroup:PWMUDB:km_run\ : bit;
SIGNAL \EyelidGroup:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_944 : bit;
SIGNAL \EyelidGroup:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \EyelidGroup:PWMUDB:control_7\ : bit;
SIGNAL \EyelidGroup:PWMUDB:control_6\ : bit;
SIGNAL \EyelidGroup:PWMUDB:control_5\ : bit;
SIGNAL \EyelidGroup:PWMUDB:control_4\ : bit;
SIGNAL \EyelidGroup:PWMUDB:control_3\ : bit;
SIGNAL \EyelidGroup:PWMUDB:control_2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:control_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:control_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:ctrl_enable\ : bit;
SIGNAL \EyelidGroup:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:prevCapture\ : bit;
SIGNAL \EyelidGroup:PWMUDB:capt_rising\ : bit;
SIGNAL \EyelidGroup:PWMUDB:capt_falling\ : bit;
SIGNAL \EyelidGroup:PWMUDB:hwCapture\ : bit;
SIGNAL \EyelidGroup:PWMUDB:hwEnable\ : bit;
SIGNAL \EyelidGroup:PWMUDB:trig_last\ : bit;
SIGNAL \EyelidGroup:PWMUDB:trig_rise\ : bit;
SIGNAL \EyelidGroup:PWMUDB:trig_fall\ : bit;
SIGNAL \EyelidGroup:PWMUDB:trig_out\ : bit;
SIGNAL \EyelidGroup:PWMUDB:runmode_enable\ : bit;
SIGNAL \EyelidGroup:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_946 : bit;
SIGNAL \EyelidGroup:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \EyelidGroup:PWMUDB:final_enable\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \EyelidGroup:PWMUDB:tc_i\ : bit;
SIGNAL \EyelidGroup:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \EyelidGroup:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \EyelidGroup:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \EyelidGroup:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \EyelidGroup:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sc_kill\ : bit;
SIGNAL \EyelidGroup:PWMUDB:min_kill\ : bit;
SIGNAL \EyelidGroup:PWMUDB:final_kill\ : bit;
SIGNAL \EyelidGroup:PWMUDB:km_tc\ : bit;
SIGNAL \EyelidGroup:PWMUDB:db_tc\ : bit;
SIGNAL \EyelidGroup:PWMUDB:dith_count_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:dith_count_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \EyelidGroup:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \EyelidGroup:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \EyelidGroup:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \EyelidGroup:PWMUDB:dith_sel\ : bit;
SIGNAL \EyelidGroup:PWMUDB:status_6\ : bit;
SIGNAL \EyelidGroup:PWMUDB:status_5\ : bit;
SIGNAL \EyelidGroup:PWMUDB:status_4\ : bit;
SIGNAL \EyelidGroup:PWMUDB:status_3\ : bit;
SIGNAL \EyelidGroup:PWMUDB:status_2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:status_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:status_0\ : bit;
SIGNAL \EyelidGroup:Net_55\ : bit;
SIGNAL \EyelidGroup:PWMUDB:prevCompare1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp1_status\ : bit;
SIGNAL \EyelidGroup:PWMUDB:prevCompare2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp2_status\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \EyelidGroup:PWMUDB:final_kill_reg\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \EyelidGroup:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \EyelidGroup:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \EyelidGroup:PWMUDB:fifo_full\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cs_addr_2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cs_addr_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cs_addr_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:final_capture\ : bit;
SIGNAL \EyelidGroup:PWMUDB:nc2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:nc3\ : bit;
SIGNAL \EyelidGroup:PWMUDB:nc1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:nc4\ : bit;
SIGNAL \EyelidGroup:PWMUDB:nc5\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:nc6\ : bit;
SIGNAL \EyelidGroup:PWMUDB:nc7\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp1_eq\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp1_less\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:cmp2_eq\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp2_less\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:fifo_nempty\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyelidGroup:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EyelidGroup:PWMUDB:compare1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:compare2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \EyelidGroup:PWMUDB:pwm_i\ : bit;
SIGNAL \EyelidGroup:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \EyelidGroup:PWMUDB:pwm1_i\ : bit;
SIGNAL \EyelidGroup:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \EyelidGroup:PWMUDB:pwm2_i\ : bit;
SIGNAL \EyelidGroup:PWMUDB:tc_i_reg\ : bit;
SIGNAL \EyelidGroup:Net_101\ : bit;
SIGNAL \EyelidGroup:Net_96\ : bit;
SIGNAL Net_942 : bit;
SIGNAL Net_943 : bit;
SIGNAL \EyelidGroup:PWMUDB:pwm_temp\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODIN2_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODIN2_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_964 : bit;
SIGNAL Net_958 : bit;
SIGNAL Net_957 : bit;
SIGNAL \EyelidGroup:Net_113\ : bit;
SIGNAL \EyelidGroup:Net_107\ : bit;
SIGNAL \EyelidGroup:Net_114\ : bit;
SIGNAL tmpOE__S10_net_0 : bit;
SIGNAL tmpFB_0__S10_net_0 : bit;
SIGNAL tmpIO_0__S10_net_0 : bit;
TERMINAL tmpSIOVREF__S10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S10_net_0 : bit;
SIGNAL Net_972 : bit;
SIGNAL tmpOE__S9_net_0 : bit;
SIGNAL tmpFB_0__S9_net_0 : bit;
SIGNAL tmpIO_0__S9_net_0 : bit;
TERMINAL tmpSIOVREF__S9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S9_net_0 : bit;
SIGNAL \EyeBallVertical:PWMUDB:km_run\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_918 : bit;
SIGNAL \EyeBallVertical:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:control_7\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:control_6\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:control_5\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:control_4\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:control_3\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:control_2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:control_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:control_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:ctrl_enable\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:prevCapture\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:capt_rising\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:capt_falling\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:hwCapture\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:hwEnable\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:trig_last\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:trig_rise\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:trig_fall\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:trig_out\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:runmode_enable\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_920 : bit;
SIGNAL \EyeBallVertical:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:final_enable\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:tc_i\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sc_kill\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:min_kill\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:final_kill\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:km_tc\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:db_tc\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:dith_count_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:dith_count_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:dith_sel\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:status_6\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:status_5\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:status_4\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:status_3\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:status_2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:status_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:status_0\ : bit;
SIGNAL \EyeBallVertical:Net_55\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:prevCompare1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp1_status\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:prevCompare2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp2_status\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:final_kill_reg\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:fifo_full\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cs_addr_2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cs_addr_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cs_addr_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:final_capture\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:nc2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:nc3\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:nc1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:nc4\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:nc5\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:nc6\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:nc7\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp1_eq\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp1_less\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:cmp2_eq\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp2_less\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:fifo_nempty\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallVertical:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallVertical:PWMUDB:compare1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:compare2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:pwm_i\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:pwm1_i\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:pwm2_i\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:tc_i_reg\ : bit;
SIGNAL \EyeBallVertical:Net_101\ : bit;
SIGNAL \EyeBallVertical:Net_96\ : bit;
SIGNAL Net_916 : bit;
SIGNAL Net_917 : bit;
SIGNAL \EyeBallVertical:PWMUDB:pwm_temp\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODIN3_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODIN3_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_938 : bit;
SIGNAL Net_932 : bit;
SIGNAL Net_931 : bit;
SIGNAL \EyeBallVertical:Net_113\ : bit;
SIGNAL \EyeBallVertical:Net_107\ : bit;
SIGNAL \EyeBallVertical:Net_114\ : bit;
SIGNAL \BaseJaw:PWMUDB:km_run\ : bit;
SIGNAL \BaseJaw:PWMUDB:min_kill_reg\ : bit;
SIGNAL \BaseJaw:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BaseJaw:PWMUDB:control_7\ : bit;
SIGNAL \BaseJaw:PWMUDB:control_6\ : bit;
SIGNAL \BaseJaw:PWMUDB:control_5\ : bit;
SIGNAL \BaseJaw:PWMUDB:control_4\ : bit;
SIGNAL \BaseJaw:PWMUDB:control_3\ : bit;
SIGNAL \BaseJaw:PWMUDB:control_2\ : bit;
SIGNAL \BaseJaw:PWMUDB:control_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:control_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:ctrl_enable\ : bit;
SIGNAL \BaseJaw:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \BaseJaw:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \BaseJaw:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:prevCapture\ : bit;
SIGNAL \BaseJaw:PWMUDB:capt_rising\ : bit;
SIGNAL \BaseJaw:PWMUDB:capt_falling\ : bit;
SIGNAL \BaseJaw:PWMUDB:hwCapture\ : bit;
SIGNAL \BaseJaw:PWMUDB:hwEnable\ : bit;
SIGNAL \BaseJaw:PWMUDB:trig_last\ : bit;
SIGNAL \BaseJaw:PWMUDB:trig_rise\ : bit;
SIGNAL \BaseJaw:PWMUDB:trig_fall\ : bit;
SIGNAL \BaseJaw:PWMUDB:trig_out\ : bit;
SIGNAL \BaseJaw:PWMUDB:runmode_enable\ : bit;
SIGNAL \BaseJaw:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \BaseJaw:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \BaseJaw:PWMUDB:final_enable\ : bit;
SIGNAL \BaseJaw:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \BaseJaw:PWMUDB:tc_i\ : bit;
SIGNAL \BaseJaw:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \BaseJaw:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \BaseJaw:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \BaseJaw:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \BaseJaw:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \BaseJaw:PWMUDB:sc_kill\ : bit;
SIGNAL \BaseJaw:PWMUDB:min_kill\ : bit;
SIGNAL \BaseJaw:PWMUDB:final_kill\ : bit;
SIGNAL \BaseJaw:PWMUDB:km_tc\ : bit;
SIGNAL \BaseJaw:PWMUDB:db_tc\ : bit;
SIGNAL \BaseJaw:PWMUDB:dith_count_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:dith_count_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \BaseJaw:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \BaseJaw:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \BaseJaw:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \BaseJaw:PWMUDB:dith_sel\ : bit;
SIGNAL \BaseJaw:PWMUDB:status_6\ : bit;
SIGNAL \BaseJaw:PWMUDB:status_5\ : bit;
SIGNAL \BaseJaw:PWMUDB:status_4\ : bit;
SIGNAL \BaseJaw:PWMUDB:status_3\ : bit;
SIGNAL \BaseJaw:PWMUDB:status_2\ : bit;
SIGNAL \BaseJaw:PWMUDB:status_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:status_0\ : bit;
SIGNAL \BaseJaw:Net_55\ : bit;
SIGNAL \BaseJaw:PWMUDB:prevCompare1\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp1\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp1_status\ : bit;
SIGNAL \BaseJaw:PWMUDB:prevCompare2\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp2\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp2_status\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \BaseJaw:PWMUDB:final_kill_reg\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \BaseJaw:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \BaseJaw:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \BaseJaw:PWMUDB:fifo_full\ : bit;
SIGNAL \BaseJaw:PWMUDB:cs_addr_2\ : bit;
SIGNAL \BaseJaw:PWMUDB:cs_addr_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:cs_addr_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:final_capture\ : bit;
SIGNAL \BaseJaw:PWMUDB:nc2\ : bit;
SIGNAL \BaseJaw:PWMUDB:nc3\ : bit;
SIGNAL \BaseJaw:PWMUDB:nc1\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:nc4\ : bit;
SIGNAL \BaseJaw:PWMUDB:nc5\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:nc6\ : bit;
SIGNAL \BaseJaw:PWMUDB:nc7\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp1_eq\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp1_less\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:cmp2_eq\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp2_less\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:fifo_nempty\ : bit;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseJaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BaseJaw:PWMUDB:compare1\ : bit;
SIGNAL \BaseJaw:PWMUDB:compare2\ : bit;
SIGNAL \BaseJaw:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \BaseJaw:PWMUDB:pwm_i\ : bit;
SIGNAL \BaseJaw:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \BaseJaw:PWMUDB:pwm1_i\ : bit;
SIGNAL \BaseJaw:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \BaseJaw:PWMUDB:pwm2_i\ : bit;
SIGNAL \BaseJaw:PWMUDB:tc_i_reg\ : bit;
SIGNAL \BaseJaw:Net_101\ : bit;
SIGNAL \BaseJaw:Net_96\ : bit;
SIGNAL \BaseJaw:PWMUDB:pwm_temp\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODIN4_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODIN4_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_991 : bit;
SIGNAL Net_985 : bit;
SIGNAL Net_984 : bit;
SIGNAL \BaseJaw:Net_113\ : bit;
SIGNAL \BaseJaw:Net_107\ : bit;
SIGNAL \BaseJaw:Net_114\ : bit;
SIGNAL tmpOE__S6_net_0 : bit;
SIGNAL tmpFB_0__S6_net_0 : bit;
SIGNAL tmpIO_0__S6_net_0 : bit;
TERMINAL tmpSIOVREF__S6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S6_net_0 : bit;
SIGNAL tmpOE__S5_net_0 : bit;
SIGNAL tmpFB_0__S5_net_0 : bit;
SIGNAL tmpIO_0__S5_net_0 : bit;
TERMINAL tmpSIOVREF__S5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S5_net_0 : bit;
SIGNAL tmpOE__S2_net_0 : bit;
SIGNAL Net_994 : bit;
SIGNAL tmpFB_0__S2_net_0 : bit;
SIGNAL tmpIO_0__S2_net_0 : bit;
TERMINAL tmpSIOVREF__S2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S2_net_0 : bit;
SIGNAL tmpOE__S4_net_0 : bit;
SIGNAL Net_995 : bit;
SIGNAL tmpFB_0__S4_net_0 : bit;
SIGNAL tmpIO_0__S4_net_0 : bit;
TERMINAL tmpSIOVREF__S4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S4_net_0 : bit;
SIGNAL \LeftEyebrow:PWMUDB:km_run\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_997 : bit;
SIGNAL \LeftEyebrow:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_enable\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:prevCapture\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:capt_rising\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:capt_falling\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:hwCapture\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:hwEnable\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:trig_last\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:trig_rise\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:trig_fall\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:trig_out\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:runmode_enable\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_996 : bit;
SIGNAL \LeftEyebrow:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_enable\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:tc_i\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sc_kill\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:min_kill\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_kill\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:km_tc\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:db_tc\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_sel\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_0\ : bit;
SIGNAL \LeftEyebrow:Net_55\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:prevCompare1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_status\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:prevCompare2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_status\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_kill_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:fifo_full\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cs_addr_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cs_addr_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cs_addr_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_capture\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:nc2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:nc3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:nc1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:nc4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:nc5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:nc6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:nc7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_eq\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_less\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_eq\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_less\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:fifo_nempty\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:compare1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:compare2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm_i\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm1_i\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm2_i\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:tc_i_reg\ : bit;
SIGNAL \LeftEyebrow:Net_101\ : bit;
SIGNAL \LeftEyebrow:Net_96\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm_temp\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_31\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_30\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_29\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_28\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_27\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_26\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_25\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_23\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_22\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_21\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_20\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_19\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_18\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_17\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_15\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_14\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_13\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_12\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_11\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_10\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_9\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:b_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODIN5_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODIN5_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1105 : bit;
SIGNAL Net_1099 : bit;
SIGNAL Net_1098 : bit;
SIGNAL \LeftEyebrow:Net_113\ : bit;
SIGNAL \LeftEyebrow:Net_107\ : bit;
SIGNAL \LeftEyebrow:Net_114\ : bit;
SIGNAL tmpOE__S7_net_0 : bit;
SIGNAL Net_1009 : bit;
SIGNAL tmpFB_0__S7_net_0 : bit;
SIGNAL tmpIO_0__S7_net_0 : bit;
TERMINAL tmpSIOVREF__S7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S7_net_0 : bit;
SIGNAL tmpOE__S8_net_0 : bit;
SIGNAL Net_1010 : bit;
SIGNAL tmpFB_0__S8_net_0 : bit;
SIGNAL tmpIO_0__S8_net_0 : bit;
TERMINAL tmpSIOVREF__S8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S8_net_0 : bit;
SIGNAL Net_1011 : bit;
SIGNAL Net_1013 : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:km_run\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:min_kill_reg\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:control_7\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:control_6\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:control_5\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:control_4\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:control_3\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:control_2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:control_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:control_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:ctrl_enable\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:prevCapture\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:capt_rising\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:capt_falling\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:hwCapture\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:hwEnable\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:trig_last\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:trig_rise\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:trig_fall\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:trig_out\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:runmode_enable\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:final_enable\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:tc_i\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sc_kill\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:min_kill\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:final_kill\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:km_tc\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:db_tc\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:dith_count_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:dith_count_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:dith_sel\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:status_6\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:status_5\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:status_4\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:status_3\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:status_2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:status_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:status_0\ : bit;
SIGNAL \EyeBallHorizontal:Net_55\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:prevCompare1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp1_status\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:prevCompare2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp2_status\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:final_kill_reg\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:fifo_full\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cs_addr_2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cs_addr_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cs_addr_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:final_capture\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:nc2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:nc3\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:nc1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:nc4\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:nc5\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:nc6\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:nc7\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp1_eq\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp1_less\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp2_eq\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp2_less\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:fifo_nempty\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EyeBallHorizontal:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EyeBallHorizontal:PWMUDB:compare1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:compare2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:pwm_i\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:pwm1_i\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:pwm2_i\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:tc_i_reg\ : bit;
SIGNAL \EyeBallHorizontal:Net_101\ : bit;
SIGNAL \EyeBallHorizontal:Net_96\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:pwm_temp\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODIN6_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODIN6_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1535 : bit;
SIGNAL Net_1529 : bit;
SIGNAL Net_1528 : bit;
SIGNAL \EyeBallHorizontal:Net_113\ : bit;
SIGNAL \EyeBallHorizontal:Net_107\ : bit;
SIGNAL \EyeBallHorizontal:Net_114\ : bit;
SIGNAL tmpOE__S15_net_0 : bit;
SIGNAL Net_1024 : bit;
SIGNAL tmpFB_0__S15_net_0 : bit;
SIGNAL tmpIO_0__S15_net_0 : bit;
TERMINAL tmpSIOVREF__S15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S15_net_0 : bit;
SIGNAL tmpOE__S16_net_0 : bit;
SIGNAL Net_1025 : bit;
SIGNAL tmpFB_0__S16_net_0 : bit;
SIGNAL tmpIO_0__S16_net_0 : bit;
TERMINAL tmpSIOVREF__S16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S16_net_0 : bit;
SIGNAL Net_1026 : bit;
SIGNAL Net_1028 : bit;
SIGNAL \Neck:PWMUDB:km_run\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Neck:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Neck:PWMUDB:control_7\ : bit;
SIGNAL \Neck:PWMUDB:control_6\ : bit;
SIGNAL \Neck:PWMUDB:control_5\ : bit;
SIGNAL \Neck:PWMUDB:control_4\ : bit;
SIGNAL \Neck:PWMUDB:control_3\ : bit;
SIGNAL \Neck:PWMUDB:control_2\ : bit;
SIGNAL \Neck:PWMUDB:control_1\ : bit;
SIGNAL \Neck:PWMUDB:control_0\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Neck:PWMUDB:prevCapture\ : bit;
SIGNAL \Neck:PWMUDB:capt_rising\ : bit;
SIGNAL \Neck:PWMUDB:capt_falling\ : bit;
SIGNAL \Neck:PWMUDB:hwCapture\ : bit;
SIGNAL \Neck:PWMUDB:hwEnable\ : bit;
SIGNAL \Neck:PWMUDB:trig_last\ : bit;
SIGNAL \Neck:PWMUDB:trig_rise\ : bit;
SIGNAL \Neck:PWMUDB:trig_fall\ : bit;
SIGNAL \Neck:PWMUDB:trig_out\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Neck:PWMUDB:final_enable\ : bit;
SIGNAL \Neck:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Neck:PWMUDB:tc_i\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:sc_kill\ : bit;
SIGNAL \Neck:PWMUDB:min_kill\ : bit;
SIGNAL \Neck:PWMUDB:final_kill\ : bit;
SIGNAL \Neck:PWMUDB:km_tc\ : bit;
SIGNAL \Neck:PWMUDB:db_tc\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Neck:PWMUDB:dith_sel\ : bit;
SIGNAL \Neck:PWMUDB:status_6\ : bit;
SIGNAL \Neck:PWMUDB:status_5\ : bit;
SIGNAL \Neck:PWMUDB:status_4\ : bit;
SIGNAL \Neck:PWMUDB:status_3\ : bit;
SIGNAL \Neck:PWMUDB:status_2\ : bit;
SIGNAL \Neck:PWMUDB:status_1\ : bit;
SIGNAL \Neck:PWMUDB:status_0\ : bit;
SIGNAL \Neck:Net_55\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare1\ : bit;
SIGNAL \Neck:PWMUDB:cmp1\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare2\ : bit;
SIGNAL \Neck:PWMUDB:cmp2\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:fifo_full\ : bit;
SIGNAL \Neck:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Neck:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Neck:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Neck:PWMUDB:final_capture\ : bit;
SIGNAL \Neck:PWMUDB:nc2\ : bit;
SIGNAL \Neck:PWMUDB:nc3\ : bit;
SIGNAL \Neck:PWMUDB:nc1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:nc4\ : bit;
SIGNAL \Neck:PWMUDB:nc5\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:nc6\ : bit;
SIGNAL \Neck:PWMUDB:nc7\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_less\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_less\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:compare1\ : bit;
SIGNAL \Neck:PWMUDB:compare2\ : bit;
SIGNAL \Neck:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Neck:PWMUDB:pwm_i\ : bit;
SIGNAL \Neck:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Neck:PWMUDB:pwm1_i\ : bit;
SIGNAL \Neck:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Neck:PWMUDB:pwm2_i\ : bit;
SIGNAL \Neck:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Neck:Net_101\ : bit;
SIGNAL \Neck:Net_96\ : bit;
SIGNAL \Neck:PWMUDB:pwm_temp\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \Neck:PWMUDB:MODIN7_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \Neck:PWMUDB:MODIN7_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1565 : bit;
SIGNAL Net_1559 : bit;
SIGNAL Net_1558 : bit;
SIGNAL \Neck:Net_113\ : bit;
SIGNAL \Neck:Net_107\ : bit;
SIGNAL \Neck:Net_114\ : bit;
SIGNAL tmpOE__S13_net_0 : bit;
SIGNAL Net_1039 : bit;
SIGNAL tmpFB_0__S13_net_0 : bit;
SIGNAL tmpIO_0__S13_net_0 : bit;
TERMINAL tmpSIOVREF__S13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S13_net_0 : bit;
SIGNAL tmpOE__S14_net_0 : bit;
SIGNAL Net_1040 : bit;
SIGNAL tmpFB_0__S14_net_0 : bit;
SIGNAL tmpIO_0__S14_net_0 : bit;
TERMINAL tmpSIOVREF__S14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S14_net_0 : bit;
SIGNAL Net_1041 : bit;
SIGNAL Net_1043 : bit;
SIGNAL \Lip:PWMUDB:km_run\ : bit;
SIGNAL \Lip:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Lip:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Lip:PWMUDB:control_7\ : bit;
SIGNAL \Lip:PWMUDB:control_6\ : bit;
SIGNAL \Lip:PWMUDB:control_5\ : bit;
SIGNAL \Lip:PWMUDB:control_4\ : bit;
SIGNAL \Lip:PWMUDB:control_3\ : bit;
SIGNAL \Lip:PWMUDB:control_2\ : bit;
SIGNAL \Lip:PWMUDB:control_1\ : bit;
SIGNAL \Lip:PWMUDB:control_0\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Lip:PWMUDB:prevCapture\ : bit;
SIGNAL \Lip:PWMUDB:capt_rising\ : bit;
SIGNAL \Lip:PWMUDB:capt_falling\ : bit;
SIGNAL \Lip:PWMUDB:hwCapture\ : bit;
SIGNAL \Lip:PWMUDB:hwEnable\ : bit;
SIGNAL \Lip:PWMUDB:trig_last\ : bit;
SIGNAL \Lip:PWMUDB:trig_rise\ : bit;
SIGNAL \Lip:PWMUDB:trig_fall\ : bit;
SIGNAL \Lip:PWMUDB:trig_out\ : bit;
SIGNAL \Lip:PWMUDB:runmode_enable\ : bit;
SIGNAL \Lip:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Lip:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Lip:PWMUDB:final_enable\ : bit;
SIGNAL \Lip:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Lip:PWMUDB:tc_i\ : bit;
SIGNAL \Lip:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Lip:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Lip:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Lip:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Lip:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Lip:PWMUDB:sc_kill\ : bit;
SIGNAL \Lip:PWMUDB:min_kill\ : bit;
SIGNAL \Lip:PWMUDB:final_kill\ : bit;
SIGNAL \Lip:PWMUDB:km_tc\ : bit;
SIGNAL \Lip:PWMUDB:db_tc\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_1\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_0\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Lip:PWMUDB:dith_sel\ : bit;
SIGNAL \Lip:PWMUDB:status_6\ : bit;
SIGNAL \Lip:PWMUDB:status_5\ : bit;
SIGNAL \Lip:PWMUDB:status_4\ : bit;
SIGNAL \Lip:PWMUDB:status_3\ : bit;
SIGNAL \Lip:PWMUDB:status_2\ : bit;
SIGNAL \Lip:PWMUDB:status_1\ : bit;
SIGNAL \Lip:PWMUDB:status_0\ : bit;
SIGNAL \Lip:Net_55\ : bit;
SIGNAL \Lip:PWMUDB:prevCompare1\ : bit;
SIGNAL \Lip:PWMUDB:cmp1\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_status\ : bit;
SIGNAL \Lip:PWMUDB:prevCompare2\ : bit;
SIGNAL \Lip:PWMUDB:cmp2\ : bit;
SIGNAL \Lip:PWMUDB:cmp2_status\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Lip:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Lip:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Lip:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Lip:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Lip:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Lip:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Lip:PWMUDB:fifo_full\ : bit;
SIGNAL \Lip:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Lip:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Lip:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Lip:PWMUDB:final_capture\ : bit;
SIGNAL \Lip:PWMUDB:nc2\ : bit;
SIGNAL \Lip:PWMUDB:nc3\ : bit;
SIGNAL \Lip:PWMUDB:nc1\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:nc4\ : bit;
SIGNAL \Lip:PWMUDB:nc5\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:nc6\ : bit;
SIGNAL \Lip:PWMUDB:nc7\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_less\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Lip:PWMUDB:cmp2_less\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:compare1\ : bit;
SIGNAL \Lip:PWMUDB:compare2\ : bit;
SIGNAL \Lip:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Lip:PWMUDB:pwm_i\ : bit;
SIGNAL \Lip:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Lip:PWMUDB:pwm1_i\ : bit;
SIGNAL \Lip:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Lip:PWMUDB:pwm2_i\ : bit;
SIGNAL \Lip:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Lip:Net_101\ : bit;
SIGNAL \Lip:Net_96\ : bit;
SIGNAL \Lip:PWMUDB:pwm_temp\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \Lip:PWMUDB:MODIN8_1\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \Lip:PWMUDB:MODIN8_0\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1585 : bit;
SIGNAL Net_1579 : bit;
SIGNAL Net_1578 : bit;
SIGNAL \Lip:Net_113\ : bit;
SIGNAL \Lip:Net_107\ : bit;
SIGNAL \Lip:Net_114\ : bit;
SIGNAL \RightEyebrow:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:trig_last\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:trig_last\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \EyelidGroup:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:trig_last\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \EyeBallVertical:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:trig_last\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \BaseJaw:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:trig_last\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:trig_last\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \EyeBallHorizontal:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Neck:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Neck:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Lip:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Lip:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Lip:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Lip:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Lip:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Lip:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__S1_net_0 <=  ('1') ;

\RightEyebrow:PWMUDB:sc_kill_tmp\\D\ <= (not \RightEyebrow:PWMUDB:tc_i\);

\RightEyebrow:PWMUDB:dith_count_1\\D\ <= ((not \RightEyebrow:PWMUDB:dith_count_1\ and \RightEyebrow:PWMUDB:tc_i\ and \RightEyebrow:PWMUDB:dith_count_0\)
	OR (not \RightEyebrow:PWMUDB:dith_count_0\ and \RightEyebrow:PWMUDB:dith_count_1\)
	OR (not \RightEyebrow:PWMUDB:tc_i\ and \RightEyebrow:PWMUDB:dith_count_1\));

\RightEyebrow:PWMUDB:dith_count_0\\D\ <= ((not \RightEyebrow:PWMUDB:dith_count_0\ and \RightEyebrow:PWMUDB:tc_i\)
	OR (not \RightEyebrow:PWMUDB:tc_i\ and \RightEyebrow:PWMUDB:dith_count_0\));

\RightEyebrow:PWMUDB:cmp1_status\ <= ((not \RightEyebrow:PWMUDB:prevCompare1\ and \RightEyebrow:PWMUDB:cmp1_less\));

\RightEyebrow:PWMUDB:cmp2_status\ <= ((not \RightEyebrow:PWMUDB:prevCompare2\ and \RightEyebrow:PWMUDB:cmp2_less\));

\RightEyebrow:PWMUDB:status_2\ <= ((\RightEyebrow:PWMUDB:runmode_enable\ and \RightEyebrow:PWMUDB:tc_i\));

\RightEyebrow:PWMUDB:pwm1_i\ <= ((\RightEyebrow:PWMUDB:runmode_enable\ and \RightEyebrow:PWMUDB:cmp1_less\));

\RightEyebrow:PWMUDB:pwm2_i\ <= ((\RightEyebrow:PWMUDB:runmode_enable\ and \RightEyebrow:PWMUDB:cmp2_less\));

\EyelidGroup:PWMUDB:sc_kill_tmp\\D\ <= (not \EyelidGroup:PWMUDB:tc_i\);

\EyelidGroup:PWMUDB:dith_count_1\\D\ <= ((not \EyelidGroup:PWMUDB:dith_count_1\ and \EyelidGroup:PWMUDB:tc_i\ and \EyelidGroup:PWMUDB:dith_count_0\)
	OR (not \EyelidGroup:PWMUDB:dith_count_0\ and \EyelidGroup:PWMUDB:dith_count_1\)
	OR (not \EyelidGroup:PWMUDB:tc_i\ and \EyelidGroup:PWMUDB:dith_count_1\));

\EyelidGroup:PWMUDB:dith_count_0\\D\ <= ((not \EyelidGroup:PWMUDB:dith_count_0\ and \EyelidGroup:PWMUDB:tc_i\)
	OR (not \EyelidGroup:PWMUDB:tc_i\ and \EyelidGroup:PWMUDB:dith_count_0\));

\EyelidGroup:PWMUDB:cmp1_status\ <= ((not \EyelidGroup:PWMUDB:prevCompare1\ and \EyelidGroup:PWMUDB:cmp1_less\));

\EyelidGroup:PWMUDB:cmp2_status\ <= ((not \EyelidGroup:PWMUDB:prevCompare2\ and \EyelidGroup:PWMUDB:cmp2_less\));

\EyelidGroup:PWMUDB:status_2\ <= ((\EyelidGroup:PWMUDB:runmode_enable\ and \EyelidGroup:PWMUDB:tc_i\));

\EyelidGroup:PWMUDB:pwm1_i\ <= ((\EyelidGroup:PWMUDB:runmode_enable\ and \EyelidGroup:PWMUDB:cmp1_less\));

\EyelidGroup:PWMUDB:pwm2_i\ <= ((\EyelidGroup:PWMUDB:runmode_enable\ and \EyelidGroup:PWMUDB:cmp2_less\));

\EyeBallVertical:PWMUDB:sc_kill_tmp\\D\ <= (not \EyeBallVertical:PWMUDB:tc_i\);

\EyeBallVertical:PWMUDB:dith_count_1\\D\ <= ((not \EyeBallVertical:PWMUDB:dith_count_1\ and \EyeBallVertical:PWMUDB:tc_i\ and \EyeBallVertical:PWMUDB:dith_count_0\)
	OR (not \EyeBallVertical:PWMUDB:dith_count_0\ and \EyeBallVertical:PWMUDB:dith_count_1\)
	OR (not \EyeBallVertical:PWMUDB:tc_i\ and \EyeBallVertical:PWMUDB:dith_count_1\));

\EyeBallVertical:PWMUDB:dith_count_0\\D\ <= ((not \EyeBallVertical:PWMUDB:dith_count_0\ and \EyeBallVertical:PWMUDB:tc_i\)
	OR (not \EyeBallVertical:PWMUDB:tc_i\ and \EyeBallVertical:PWMUDB:dith_count_0\));

\EyeBallVertical:PWMUDB:cmp1_status\ <= ((not \EyeBallVertical:PWMUDB:prevCompare1\ and \EyeBallVertical:PWMUDB:cmp1_less\));

\EyeBallVertical:PWMUDB:cmp2_status\ <= ((not \EyeBallVertical:PWMUDB:prevCompare2\ and \EyeBallVertical:PWMUDB:cmp2_less\));

\EyeBallVertical:PWMUDB:status_2\ <= ((\EyeBallVertical:PWMUDB:runmode_enable\ and \EyeBallVertical:PWMUDB:tc_i\));

\EyeBallVertical:PWMUDB:pwm1_i\ <= ((\EyeBallVertical:PWMUDB:runmode_enable\ and \EyeBallVertical:PWMUDB:cmp1_less\));

\EyeBallVertical:PWMUDB:pwm2_i\ <= ((\EyeBallVertical:PWMUDB:runmode_enable\ and \EyeBallVertical:PWMUDB:cmp2_less\));

\BaseJaw:PWMUDB:sc_kill_tmp\\D\ <= (not \BaseJaw:PWMUDB:tc_i\);

\BaseJaw:PWMUDB:dith_count_1\\D\ <= ((not \BaseJaw:PWMUDB:dith_count_1\ and \BaseJaw:PWMUDB:tc_i\ and \BaseJaw:PWMUDB:dith_count_0\)
	OR (not \BaseJaw:PWMUDB:dith_count_0\ and \BaseJaw:PWMUDB:dith_count_1\)
	OR (not \BaseJaw:PWMUDB:tc_i\ and \BaseJaw:PWMUDB:dith_count_1\));

\BaseJaw:PWMUDB:dith_count_0\\D\ <= ((not \BaseJaw:PWMUDB:dith_count_0\ and \BaseJaw:PWMUDB:tc_i\)
	OR (not \BaseJaw:PWMUDB:tc_i\ and \BaseJaw:PWMUDB:dith_count_0\));

\BaseJaw:PWMUDB:cmp1_status\ <= ((not \BaseJaw:PWMUDB:prevCompare1\ and \BaseJaw:PWMUDB:cmp1_less\));

\BaseJaw:PWMUDB:cmp2_status\ <= ((not \BaseJaw:PWMUDB:prevCompare2\ and \BaseJaw:PWMUDB:cmp2_less\));

\BaseJaw:PWMUDB:status_2\ <= ((\BaseJaw:PWMUDB:runmode_enable\ and \BaseJaw:PWMUDB:tc_i\));

\BaseJaw:PWMUDB:pwm1_i\ <= ((\BaseJaw:PWMUDB:runmode_enable\ and \BaseJaw:PWMUDB:cmp1_less\));

\BaseJaw:PWMUDB:pwm2_i\ <= ((\BaseJaw:PWMUDB:runmode_enable\ and \BaseJaw:PWMUDB:cmp2_less\));

\LeftEyebrow:PWMUDB:sc_kill_tmp\\D\ <= (not \LeftEyebrow:PWMUDB:tc_i\);

\LeftEyebrow:PWMUDB:dith_count_1\\D\ <= ((not \LeftEyebrow:PWMUDB:dith_count_1\ and \LeftEyebrow:PWMUDB:tc_i\ and \LeftEyebrow:PWMUDB:dith_count_0\)
	OR (not \LeftEyebrow:PWMUDB:dith_count_0\ and \LeftEyebrow:PWMUDB:dith_count_1\)
	OR (not \LeftEyebrow:PWMUDB:tc_i\ and \LeftEyebrow:PWMUDB:dith_count_1\));

\LeftEyebrow:PWMUDB:dith_count_0\\D\ <= ((not \LeftEyebrow:PWMUDB:dith_count_0\ and \LeftEyebrow:PWMUDB:tc_i\)
	OR (not \LeftEyebrow:PWMUDB:tc_i\ and \LeftEyebrow:PWMUDB:dith_count_0\));

\LeftEyebrow:PWMUDB:cmp1_status\ <= ((not \LeftEyebrow:PWMUDB:prevCompare1\ and \LeftEyebrow:PWMUDB:cmp1_less\));

\LeftEyebrow:PWMUDB:cmp2_status\ <= ((not \LeftEyebrow:PWMUDB:prevCompare2\ and \LeftEyebrow:PWMUDB:cmp2_less\));

\LeftEyebrow:PWMUDB:status_2\ <= ((\LeftEyebrow:PWMUDB:runmode_enable\ and \LeftEyebrow:PWMUDB:tc_i\));

\LeftEyebrow:PWMUDB:pwm1_i\ <= ((\LeftEyebrow:PWMUDB:runmode_enable\ and \LeftEyebrow:PWMUDB:cmp1_less\));

\LeftEyebrow:PWMUDB:pwm2_i\ <= ((\LeftEyebrow:PWMUDB:runmode_enable\ and \LeftEyebrow:PWMUDB:cmp2_less\));

\EyeBallHorizontal:PWMUDB:sc_kill_tmp\\D\ <= (not \EyeBallHorizontal:PWMUDB:tc_i\);

\EyeBallHorizontal:PWMUDB:dith_count_1\\D\ <= ((not \EyeBallHorizontal:PWMUDB:dith_count_1\ and \EyeBallHorizontal:PWMUDB:tc_i\ and \EyeBallHorizontal:PWMUDB:dith_count_0\)
	OR (not \EyeBallHorizontal:PWMUDB:dith_count_0\ and \EyeBallHorizontal:PWMUDB:dith_count_1\)
	OR (not \EyeBallHorizontal:PWMUDB:tc_i\ and \EyeBallHorizontal:PWMUDB:dith_count_1\));

\EyeBallHorizontal:PWMUDB:dith_count_0\\D\ <= ((not \EyeBallHorizontal:PWMUDB:dith_count_0\ and \EyeBallHorizontal:PWMUDB:tc_i\)
	OR (not \EyeBallHorizontal:PWMUDB:tc_i\ and \EyeBallHorizontal:PWMUDB:dith_count_0\));

\EyeBallHorizontal:PWMUDB:cmp1_status\ <= ((not \EyeBallHorizontal:PWMUDB:prevCompare1\ and \EyeBallHorizontal:PWMUDB:cmp1_less\));

\EyeBallHorizontal:PWMUDB:cmp2_status\ <= ((not \EyeBallHorizontal:PWMUDB:prevCompare2\ and \EyeBallHorizontal:PWMUDB:cmp2_less\));

\EyeBallHorizontal:PWMUDB:status_2\ <= ((\EyeBallHorizontal:PWMUDB:runmode_enable\ and \EyeBallHorizontal:PWMUDB:tc_i\));

\EyeBallHorizontal:PWMUDB:pwm1_i\ <= ((\EyeBallHorizontal:PWMUDB:runmode_enable\ and \EyeBallHorizontal:PWMUDB:cmp1_less\));

\EyeBallHorizontal:PWMUDB:pwm2_i\ <= ((\EyeBallHorizontal:PWMUDB:runmode_enable\ and \EyeBallHorizontal:PWMUDB:cmp2_less\));

\Neck:PWMUDB:sc_kill_tmp\\D\ <= (not \Neck:PWMUDB:tc_i\);

\Neck:PWMUDB:dith_count_1\\D\ <= ((not \Neck:PWMUDB:dith_count_1\ and \Neck:PWMUDB:tc_i\ and \Neck:PWMUDB:dith_count_0\)
	OR (not \Neck:PWMUDB:dith_count_0\ and \Neck:PWMUDB:dith_count_1\)
	OR (not \Neck:PWMUDB:tc_i\ and \Neck:PWMUDB:dith_count_1\));

\Neck:PWMUDB:dith_count_0\\D\ <= ((not \Neck:PWMUDB:dith_count_0\ and \Neck:PWMUDB:tc_i\)
	OR (not \Neck:PWMUDB:tc_i\ and \Neck:PWMUDB:dith_count_0\));

\Neck:PWMUDB:cmp1_status\ <= ((not \Neck:PWMUDB:prevCompare1\ and \Neck:PWMUDB:cmp1_less\));

\Neck:PWMUDB:cmp2_status\ <= ((not \Neck:PWMUDB:prevCompare2\ and \Neck:PWMUDB:cmp2_less\));

\Neck:PWMUDB:status_2\ <= ((\Neck:PWMUDB:runmode_enable\ and \Neck:PWMUDB:tc_i\));

\Neck:PWMUDB:pwm1_i\ <= ((\Neck:PWMUDB:runmode_enable\ and \Neck:PWMUDB:cmp1_less\));

\Neck:PWMUDB:pwm2_i\ <= ((\Neck:PWMUDB:runmode_enable\ and \Neck:PWMUDB:cmp2_less\));

\Lip:PWMUDB:sc_kill_tmp\\D\ <= (not \Lip:PWMUDB:tc_i\);

\Lip:PWMUDB:dith_count_1\\D\ <= ((not \Lip:PWMUDB:dith_count_1\ and \Lip:PWMUDB:tc_i\ and \Lip:PWMUDB:dith_count_0\)
	OR (not \Lip:PWMUDB:dith_count_0\ and \Lip:PWMUDB:dith_count_1\)
	OR (not \Lip:PWMUDB:tc_i\ and \Lip:PWMUDB:dith_count_1\));

\Lip:PWMUDB:dith_count_0\\D\ <= ((not \Lip:PWMUDB:dith_count_0\ and \Lip:PWMUDB:tc_i\)
	OR (not \Lip:PWMUDB:tc_i\ and \Lip:PWMUDB:dith_count_0\));

\Lip:PWMUDB:cmp1_status\ <= ((not \Lip:PWMUDB:prevCompare1\ and \Lip:PWMUDB:cmp1_less\));

\Lip:PWMUDB:cmp2_status\ <= ((not \Lip:PWMUDB:prevCompare2\ and \Lip:PWMUDB:cmp2_less\));

\Lip:PWMUDB:status_2\ <= ((\Lip:PWMUDB:runmode_enable\ and \Lip:PWMUDB:tc_i\));

\Lip:PWMUDB:pwm1_i\ <= ((\Lip:PWMUDB:runmode_enable\ and \Lip:PWMUDB:cmp1_less\));

\Lip:PWMUDB:pwm2_i\ <= ((\Lip:PWMUDB:runmode_enable\ and \Lip:PWMUDB:cmp2_less\));

S1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_1,
		fb=>(tmpFB_0__S1_net_0),
		analog=>(open),
		io=>(tmpIO_0__S1_net_0),
		siovref=>(tmpSIOVREF__S1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S1_net_0);
S3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2ebf2c6b-ca9e-44a7-a06a-b761b2743d2f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_2,
		fb=>(tmpFB_0__S3_net_0),
		analog=>(open),
		io=>(tmpIO_0__S3_net_0),
		siovref=>(tmpSIOVREF__S3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S3_net_0);
\RightEyebrow:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_211,
		enable=>tmpOE__S1_net_0,
		clock_out=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\);
\RightEyebrow:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		control=>(\RightEyebrow:PWMUDB:control_7\, \RightEyebrow:PWMUDB:control_6\, \RightEyebrow:PWMUDB:control_5\, \RightEyebrow:PWMUDB:control_4\,
			\RightEyebrow:PWMUDB:control_3\, \RightEyebrow:PWMUDB:control_2\, \RightEyebrow:PWMUDB:control_1\, \RightEyebrow:PWMUDB:control_0\));
\RightEyebrow:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \RightEyebrow:PWMUDB:status_5\, zero, \RightEyebrow:PWMUDB:status_3\,
			\RightEyebrow:PWMUDB:status_2\, \RightEyebrow:PWMUDB:status_1\, \RightEyebrow:PWMUDB:status_0\),
		interrupt=>\RightEyebrow:Net_55\);
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\RightEyebrow:PWMUDB:tc_i\, \RightEyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RightEyebrow:PWMUDB:nc2\,
		cl0=>\RightEyebrow:PWMUDB:nc3\,
		z0=>\RightEyebrow:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\RightEyebrow:PWMUDB:nc4\,
		cl1=>\RightEyebrow:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\RightEyebrow:PWMUDB:nc6\,
		f1_blk_stat=>\RightEyebrow:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\RightEyebrow:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\RightEyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\RightEyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\RightEyebrow:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cap_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\RightEyebrow:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\RightEyebrow:PWMUDB:tc_i\, \RightEyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RightEyebrow:PWMUDB:cmp1_eq\,
		cl0=>\RightEyebrow:PWMUDB:cmp1_less\,
		z0=>\RightEyebrow:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\RightEyebrow:PWMUDB:cmp2_eq\,
		cl1=>\RightEyebrow:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\RightEyebrow:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\RightEyebrow:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RightEyebrow:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\RightEyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\RightEyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\RightEyebrow:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cap_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\RightEyebrow:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2ee1680a-b1ea-4cd5-a1b9-85f6c7fbcd79",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_211,
		dig_domain_out=>open);
S17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1e00f088-0817-4807-a28e-a0a0e7d14975",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_969,
		fb=>(tmpFB_0__S17_net_0),
		analog=>(open),
		io=>(tmpIO_0__S17_net_0),
		siovref=>(tmpSIOVREF__S17_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S17_net_0);
S11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9ac1134a-ed4f-4c81-9993-1bb83ce8ec38",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_968,
		fb=>(tmpFB_0__S11_net_0),
		analog=>(open),
		io=>(tmpIO_0__S11_net_0),
		siovref=>(tmpSIOVREF__S11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S11_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cc63d5e1-09a2-4d2f-9f49-b7b63e3d21ab",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_970,
		dig_domain_out=>open);
\EyelidGroup:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_944,
		enable=>tmpOE__S1_net_0,
		clock_out=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\);
\EyelidGroup:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		control=>(\EyelidGroup:PWMUDB:control_7\, \EyelidGroup:PWMUDB:control_6\, \EyelidGroup:PWMUDB:control_5\, \EyelidGroup:PWMUDB:control_4\,
			\EyelidGroup:PWMUDB:control_3\, \EyelidGroup:PWMUDB:control_2\, \EyelidGroup:PWMUDB:control_1\, \EyelidGroup:PWMUDB:control_0\));
\EyelidGroup:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \EyelidGroup:PWMUDB:status_5\, zero, \EyelidGroup:PWMUDB:status_3\,
			\EyelidGroup:PWMUDB:status_2\, \EyelidGroup:PWMUDB:status_1\, \EyelidGroup:PWMUDB:status_0\),
		interrupt=>\EyelidGroup:Net_55\);
\EyelidGroup:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\EyelidGroup:PWMUDB:tc_i\, \EyelidGroup:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\EyelidGroup:PWMUDB:nc2\,
		cl0=>\EyelidGroup:PWMUDB:nc3\,
		z0=>\EyelidGroup:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\EyelidGroup:PWMUDB:nc4\,
		cl1=>\EyelidGroup:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\EyelidGroup:PWMUDB:nc6\,
		f1_blk_stat=>\EyelidGroup:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\EyelidGroup:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\EyelidGroup:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\EyelidGroup:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\EyelidGroup:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\EyelidGroup:PWMUDB:sP16:pwmdp:cmp_eq_1\, \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\EyelidGroup:PWMUDB:sP16:pwmdp:cmp_lt_1\, \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\EyelidGroup:PWMUDB:sP16:pwmdp:cmp_zero_1\, \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\EyelidGroup:PWMUDB:sP16:pwmdp:cmp_ff_1\, \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\EyelidGroup:PWMUDB:sP16:pwmdp:cap_1\, \EyelidGroup:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\EyelidGroup:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\EyelidGroup:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\EyelidGroup:PWMUDB:tc_i\, \EyelidGroup:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\EyelidGroup:PWMUDB:cmp1_eq\,
		cl0=>\EyelidGroup:PWMUDB:cmp1_less\,
		z0=>\EyelidGroup:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\EyelidGroup:PWMUDB:cmp2_eq\,
		cl1=>\EyelidGroup:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\EyelidGroup:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\EyelidGroup:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\EyelidGroup:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\EyelidGroup:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\EyelidGroup:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\EyelidGroup:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\EyelidGroup:PWMUDB:sP16:pwmdp:cmp_eq_1\, \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\EyelidGroup:PWMUDB:sP16:pwmdp:cmp_lt_1\, \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\EyelidGroup:PWMUDB:sP16:pwmdp:cmp_zero_1\, \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\EyelidGroup:PWMUDB:sP16:pwmdp:cmp_ff_1\, \EyelidGroup:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\EyelidGroup:PWMUDB:sP16:pwmdp:cap_1\, \EyelidGroup:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\EyelidGroup:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b3eeb75f-374d-4111-9086-c818fa965521",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_944,
		dig_domain_out=>open);
S10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6f76b125-2afe-457b-8c35-ecc42ed8eabb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_943,
		fb=>(tmpFB_0__S10_net_0),
		analog=>(open),
		io=>(tmpIO_0__S10_net_0),
		siovref=>(tmpSIOVREF__S10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S10_net_0);
S9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"44731dc3-9b5a-49d9-aad9-0c931c5be74d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_942,
		fb=>(tmpFB_0__S9_net_0),
		analog=>(open),
		io=>(tmpIO_0__S9_net_0),
		siovref=>(tmpSIOVREF__S9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S9_net_0);
\EyeBallVertical:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_918,
		enable=>tmpOE__S1_net_0,
		clock_out=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\);
\EyeBallVertical:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		control=>(\EyeBallVertical:PWMUDB:control_7\, \EyeBallVertical:PWMUDB:control_6\, \EyeBallVertical:PWMUDB:control_5\, \EyeBallVertical:PWMUDB:control_4\,
			\EyeBallVertical:PWMUDB:control_3\, \EyeBallVertical:PWMUDB:control_2\, \EyeBallVertical:PWMUDB:control_1\, \EyeBallVertical:PWMUDB:control_0\));
\EyeBallVertical:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \EyeBallVertical:PWMUDB:status_5\, zero, \EyeBallVertical:PWMUDB:status_3\,
			\EyeBallVertical:PWMUDB:status_2\, \EyeBallVertical:PWMUDB:status_1\, \EyeBallVertical:PWMUDB:status_0\),
		interrupt=>\EyeBallVertical:Net_55\);
\EyeBallVertical:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\EyeBallVertical:PWMUDB:tc_i\, \EyeBallVertical:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\EyeBallVertical:PWMUDB:nc2\,
		cl0=>\EyeBallVertical:PWMUDB:nc3\,
		z0=>\EyeBallVertical:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\EyeBallVertical:PWMUDB:nc4\,
		cl1=>\EyeBallVertical:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\EyeBallVertical:PWMUDB:nc6\,
		f1_blk_stat=>\EyeBallVertical:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\EyeBallVertical:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\EyeBallVertical:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\EyeBallVertical:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\EyeBallVertical:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_eq_1\, \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_lt_1\, \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_zero_1\, \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_ff_1\, \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\EyeBallVertical:PWMUDB:sP16:pwmdp:cap_1\, \EyeBallVertical:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\EyeBallVertical:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\EyeBallVertical:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\EyeBallVertical:PWMUDB:tc_i\, \EyeBallVertical:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\EyeBallVertical:PWMUDB:cmp1_eq\,
		cl0=>\EyeBallVertical:PWMUDB:cmp1_less\,
		z0=>\EyeBallVertical:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\EyeBallVertical:PWMUDB:cmp2_eq\,
		cl1=>\EyeBallVertical:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\EyeBallVertical:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\EyeBallVertical:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\EyeBallVertical:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\EyeBallVertical:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\EyeBallVertical:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\EyeBallVertical:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_eq_1\, \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_lt_1\, \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_zero_1\, \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_ff_1\, \EyeBallVertical:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\EyeBallVertical:PWMUDB:sP16:pwmdp:cap_1\, \EyeBallVertical:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\EyeBallVertical:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"575f0310-a6e8-4617-a678-2eeaa668aae6",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_918,
		dig_domain_out=>open);
\BaseJaw:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_970,
		enable=>tmpOE__S1_net_0,
		clock_out=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\);
\BaseJaw:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		control=>(\BaseJaw:PWMUDB:control_7\, \BaseJaw:PWMUDB:control_6\, \BaseJaw:PWMUDB:control_5\, \BaseJaw:PWMUDB:control_4\,
			\BaseJaw:PWMUDB:control_3\, \BaseJaw:PWMUDB:control_2\, \BaseJaw:PWMUDB:control_1\, \BaseJaw:PWMUDB:control_0\));
\BaseJaw:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \BaseJaw:PWMUDB:status_5\, zero, \BaseJaw:PWMUDB:status_3\,
			\BaseJaw:PWMUDB:status_2\, \BaseJaw:PWMUDB:status_1\, \BaseJaw:PWMUDB:status_0\),
		interrupt=>\BaseJaw:Net_55\);
\BaseJaw:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BaseJaw:PWMUDB:tc_i\, \BaseJaw:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BaseJaw:PWMUDB:nc2\,
		cl0=>\BaseJaw:PWMUDB:nc3\,
		z0=>\BaseJaw:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\BaseJaw:PWMUDB:nc4\,
		cl1=>\BaseJaw:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BaseJaw:PWMUDB:nc6\,
		f1_blk_stat=>\BaseJaw:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\BaseJaw:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\BaseJaw:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\BaseJaw:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\BaseJaw:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\BaseJaw:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BaseJaw:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\BaseJaw:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BaseJaw:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\BaseJaw:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BaseJaw:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\BaseJaw:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BaseJaw:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\BaseJaw:PWMUDB:sP16:pwmdp:cap_1\, \BaseJaw:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\BaseJaw:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BaseJaw:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BaseJaw:PWMUDB:tc_i\, \BaseJaw:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BaseJaw:PWMUDB:cmp1_eq\,
		cl0=>\BaseJaw:PWMUDB:cmp1_less\,
		z0=>\BaseJaw:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\BaseJaw:PWMUDB:cmp2_eq\,
		cl1=>\BaseJaw:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BaseJaw:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\BaseJaw:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\BaseJaw:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\BaseJaw:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\BaseJaw:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\BaseJaw:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\BaseJaw:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BaseJaw:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\BaseJaw:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BaseJaw:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\BaseJaw:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BaseJaw:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\BaseJaw:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BaseJaw:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\BaseJaw:PWMUDB:sP16:pwmdp:cap_1\, \BaseJaw:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\BaseJaw:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
S6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bc7f04d5-4497-4702-a6b3-4ccebb055dda",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_917,
		fb=>(tmpFB_0__S6_net_0),
		analog=>(open),
		io=>(tmpIO_0__S6_net_0),
		siovref=>(tmpSIOVREF__S6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S6_net_0);
S5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9817c510-7761-4eb1-b95d-861413f312a4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_916,
		fb=>(tmpFB_0__S5_net_0),
		analog=>(open),
		io=>(tmpIO_0__S5_net_0),
		siovref=>(tmpSIOVREF__S5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S5_net_0);
S2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d2dad5a6-3f6d-426e-8b7e-abd66d980c4f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_994,
		fb=>(tmpFB_0__S2_net_0),
		analog=>(open),
		io=>(tmpIO_0__S2_net_0),
		siovref=>(tmpSIOVREF__S2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S2_net_0);
S4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b753a2be-bf90-4623-b41e-c2fe8d44a3f7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_995,
		fb=>(tmpFB_0__S4_net_0),
		analog=>(open),
		io=>(tmpIO_0__S4_net_0),
		siovref=>(tmpSIOVREF__S4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S4_net_0);
\LeftEyebrow:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_997,
		enable=>tmpOE__S1_net_0,
		clock_out=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\);
\LeftEyebrow:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		control=>(\LeftEyebrow:PWMUDB:control_7\, \LeftEyebrow:PWMUDB:control_6\, \LeftEyebrow:PWMUDB:control_5\, \LeftEyebrow:PWMUDB:control_4\,
			\LeftEyebrow:PWMUDB:control_3\, \LeftEyebrow:PWMUDB:control_2\, \LeftEyebrow:PWMUDB:control_1\, \LeftEyebrow:PWMUDB:control_0\));
\LeftEyebrow:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \LeftEyebrow:PWMUDB:status_5\, zero, \LeftEyebrow:PWMUDB:status_3\,
			\LeftEyebrow:PWMUDB:status_2\, \LeftEyebrow:PWMUDB:status_1\, \LeftEyebrow:PWMUDB:status_0\),
		interrupt=>\LeftEyebrow:Net_55\);
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\LeftEyebrow:PWMUDB:tc_i\, \LeftEyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LeftEyebrow:PWMUDB:nc2\,
		cl0=>\LeftEyebrow:PWMUDB:nc3\,
		z0=>\LeftEyebrow:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\LeftEyebrow:PWMUDB:nc4\,
		cl1=>\LeftEyebrow:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\LeftEyebrow:PWMUDB:nc6\,
		f1_blk_stat=>\LeftEyebrow:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\LeftEyebrow:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\LeftEyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\LeftEyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\LeftEyebrow:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cap_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\LeftEyebrow:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\LeftEyebrow:PWMUDB:tc_i\, \LeftEyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LeftEyebrow:PWMUDB:cmp1_eq\,
		cl0=>\LeftEyebrow:PWMUDB:cmp1_less\,
		z0=>\LeftEyebrow:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\LeftEyebrow:PWMUDB:cmp2_eq\,
		cl1=>\LeftEyebrow:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\LeftEyebrow:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\LeftEyebrow:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\LeftEyebrow:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\LeftEyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\LeftEyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\LeftEyebrow:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cap_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\LeftEyebrow:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_8:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ec0e7168-a1fc-419a-9b51-c3c8f59989a4",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_997,
		dig_domain_out=>open);
S7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"afed4c9a-cc15-4526-8661-97febc6d2ca7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_1009,
		fb=>(tmpFB_0__S7_net_0),
		analog=>(open),
		io=>(tmpIO_0__S7_net_0),
		siovref=>(tmpSIOVREF__S7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S7_net_0);
S8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"111e540c-af71-493f-b0c3-46a59c99fe07",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_1010,
		fb=>(tmpFB_0__S8_net_0),
		analog=>(open),
		io=>(tmpIO_0__S8_net_0),
		siovref=>(tmpSIOVREF__S8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S8_net_0);
Clock_7:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ea8f52af-4633-4628-a354-959be5fbdd7d",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1011,
		dig_domain_out=>open);
\EyeBallHorizontal:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1011,
		enable=>tmpOE__S1_net_0,
		clock_out=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\);
\EyeBallHorizontal:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		control=>(\EyeBallHorizontal:PWMUDB:control_7\, \EyeBallHorizontal:PWMUDB:control_6\, \EyeBallHorizontal:PWMUDB:control_5\, \EyeBallHorizontal:PWMUDB:control_4\,
			\EyeBallHorizontal:PWMUDB:control_3\, \EyeBallHorizontal:PWMUDB:control_2\, \EyeBallHorizontal:PWMUDB:control_1\, \EyeBallHorizontal:PWMUDB:control_0\));
\EyeBallHorizontal:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \EyeBallHorizontal:PWMUDB:status_5\, zero, \EyeBallHorizontal:PWMUDB:status_3\,
			\EyeBallHorizontal:PWMUDB:status_2\, \EyeBallHorizontal:PWMUDB:status_1\, \EyeBallHorizontal:PWMUDB:status_0\),
		interrupt=>\EyeBallHorizontal:Net_55\);
\EyeBallHorizontal:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\EyeBallHorizontal:PWMUDB:tc_i\, \EyeBallHorizontal:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\EyeBallHorizontal:PWMUDB:nc2\,
		cl0=>\EyeBallHorizontal:PWMUDB:nc3\,
		z0=>\EyeBallHorizontal:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\EyeBallHorizontal:PWMUDB:nc4\,
		cl1=>\EyeBallHorizontal:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\EyeBallHorizontal:PWMUDB:nc6\,
		f1_blk_stat=>\EyeBallHorizontal:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\EyeBallHorizontal:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\EyeBallHorizontal:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\EyeBallHorizontal:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\EyeBallHorizontal:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_eq_1\, \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_lt_1\, \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_zero_1\, \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_ff_1\, \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\EyeBallHorizontal:PWMUDB:sP16:pwmdp:cap_1\, \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\EyeBallHorizontal:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\EyeBallHorizontal:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\EyeBallHorizontal:PWMUDB:tc_i\, \EyeBallHorizontal:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\EyeBallHorizontal:PWMUDB:cmp1_eq\,
		cl0=>\EyeBallHorizontal:PWMUDB:cmp1_less\,
		z0=>\EyeBallHorizontal:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\EyeBallHorizontal:PWMUDB:cmp2_eq\,
		cl1=>\EyeBallHorizontal:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\EyeBallHorizontal:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\EyeBallHorizontal:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\EyeBallHorizontal:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\EyeBallHorizontal:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\EyeBallHorizontal:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\EyeBallHorizontal:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_eq_1\, \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_lt_1\, \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_zero_1\, \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_ff_1\, \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\EyeBallHorizontal:PWMUDB:sP16:pwmdp:cap_1\, \EyeBallHorizontal:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\EyeBallHorizontal:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
S15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5c1ca5c7-e69f-4968-9509-4ba9b048da2b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_1024,
		fb=>(tmpFB_0__S15_net_0),
		analog=>(open),
		io=>(tmpIO_0__S15_net_0),
		siovref=>(tmpSIOVREF__S15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S15_net_0);
S16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3aa36fc1-f10c-442f-8335-6e157cfd5a5f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_1025,
		fb=>(tmpFB_0__S16_net_0),
		analog=>(open),
		io=>(tmpIO_0__S16_net_0),
		siovref=>(tmpSIOVREF__S16_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S16_net_0);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5b38ea9a-e324-4099-b494-e1ff79df7526",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1026,
		dig_domain_out=>open);
\Neck:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1026,
		enable=>tmpOE__S1_net_0,
		clock_out=>\Neck:PWMUDB:ClockOutFromEnBlock\);
\Neck:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Neck:PWMUDB:control_7\, \Neck:PWMUDB:control_6\, \Neck:PWMUDB:control_5\, \Neck:PWMUDB:control_4\,
			\Neck:PWMUDB:control_3\, \Neck:PWMUDB:control_2\, \Neck:PWMUDB:control_1\, \Neck:PWMUDB:control_0\));
\Neck:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Neck:PWMUDB:status_5\, zero, \Neck:PWMUDB:status_3\,
			\Neck:PWMUDB:status_2\, \Neck:PWMUDB:status_1\, \Neck:PWMUDB:status_0\),
		interrupt=>\Neck:Net_55\);
\Neck:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Neck:PWMUDB:tc_i\, \Neck:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Neck:PWMUDB:nc2\,
		cl0=>\Neck:PWMUDB:nc3\,
		z0=>\Neck:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Neck:PWMUDB:nc4\,
		cl1=>\Neck:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Neck:PWMUDB:nc6\,
		f1_blk_stat=>\Neck:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Neck:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Neck:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Neck:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Neck:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Neck:PWMUDB:sP16:pwmdp:cap_1\, \Neck:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Neck:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Neck:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Neck:PWMUDB:tc_i\, \Neck:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Neck:PWMUDB:cmp1_eq\,
		cl0=>\Neck:PWMUDB:cmp1_less\,
		z0=>\Neck:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Neck:PWMUDB:cmp2_eq\,
		cl1=>\Neck:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Neck:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Neck:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Neck:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Neck:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Neck:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Neck:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Neck:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Neck:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Neck:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Neck:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Neck:PWMUDB:sP16:pwmdp:cap_1\, \Neck:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Neck:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
S13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b0516033-1417-4531-b13e-aac2e37e524b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_1039,
		fb=>(tmpFB_0__S13_net_0),
		analog=>(open),
		io=>(tmpIO_0__S13_net_0),
		siovref=>(tmpSIOVREF__S13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S13_net_0);
S14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e73be4d2-57ce-46ec-a3c5-b11094f6b833",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S1_net_0),
		y=>Net_1040,
		fb=>(tmpFB_0__S14_net_0),
		analog=>(open),
		io=>(tmpIO_0__S14_net_0),
		siovref=>(tmpSIOVREF__S14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S14_net_0);
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5074dbdc-952b-4597-995e-53a833663599",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1041,
		dig_domain_out=>open);
\Lip:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1041,
		enable=>tmpOE__S1_net_0,
		clock_out=>\Lip:PWMUDB:ClockOutFromEnBlock\);
\Lip:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Lip:PWMUDB:control_7\, \Lip:PWMUDB:control_6\, \Lip:PWMUDB:control_5\, \Lip:PWMUDB:control_4\,
			\Lip:PWMUDB:control_3\, \Lip:PWMUDB:control_2\, \Lip:PWMUDB:control_1\, \Lip:PWMUDB:control_0\));
\Lip:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Lip:PWMUDB:status_5\, zero, \Lip:PWMUDB:status_3\,
			\Lip:PWMUDB:status_2\, \Lip:PWMUDB:status_1\, \Lip:PWMUDB:status_0\),
		interrupt=>\Lip:Net_55\);
\Lip:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Lip:PWMUDB:tc_i\, \Lip:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Lip:PWMUDB:nc2\,
		cl0=>\Lip:PWMUDB:nc3\,
		z0=>\Lip:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Lip:PWMUDB:nc4\,
		cl1=>\Lip:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Lip:PWMUDB:nc6\,
		f1_blk_stat=>\Lip:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Lip:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Lip:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Lip:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Lip:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Lip:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Lip:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Lip:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Lip:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Lip:PWMUDB:sP16:pwmdp:cap_1\, \Lip:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Lip:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Lip:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Lip:PWMUDB:tc_i\, \Lip:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Lip:PWMUDB:cmp1_eq\,
		cl0=>\Lip:PWMUDB:cmp1_less\,
		z0=>\Lip:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Lip:PWMUDB:cmp2_eq\,
		cl1=>\Lip:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Lip:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Lip:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Lip:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Lip:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Lip:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Lip:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Lip:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Lip:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Lip:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Lip:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Lip:PWMUDB:sP16:pwmdp:cap_1\, \Lip:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Lip:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
\RightEyebrow:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:min_kill_reg\);
\RightEyebrow:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:prevCapture\);
\RightEyebrow:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:trig_last\);
\RightEyebrow:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\RightEyebrow:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:runmode_enable\);
\RightEyebrow:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\RightEyebrow:PWMUDB:sc_kill_tmp\\D\,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:sc_kill_tmp\);
\RightEyebrow:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:ltch_kill_reg\);
\RightEyebrow:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\RightEyebrow:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:dith_count_1\);
\RightEyebrow:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\RightEyebrow:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:dith_count_0\);
\RightEyebrow:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\RightEyebrow:PWMUDB:cmp1_less\,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:prevCompare1\);
\RightEyebrow:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\RightEyebrow:PWMUDB:cmp2_less\,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:prevCompare2\);
\RightEyebrow:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\RightEyebrow:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:status_0\);
\RightEyebrow:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\RightEyebrow:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:status_1\);
\RightEyebrow:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:status_5\);
\RightEyebrow:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:pwm_i_reg\);
\RightEyebrow:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\RightEyebrow:PWMUDB:pwm1_i\,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1);
\RightEyebrow:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\RightEyebrow:PWMUDB:pwm2_i\,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2);
\RightEyebrow:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\RightEyebrow:PWMUDB:status_2\,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:tc_i_reg\);
\EyelidGroup:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:min_kill_reg\);
\EyelidGroup:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:prevCapture\);
\EyelidGroup:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:trig_last\);
\EyelidGroup:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\EyelidGroup:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:runmode_enable\);
\EyelidGroup:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\EyelidGroup:PWMUDB:sc_kill_tmp\\D\,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:sc_kill_tmp\);
\EyelidGroup:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:ltch_kill_reg\);
\EyelidGroup:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\EyelidGroup:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:dith_count_1\);
\EyelidGroup:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\EyelidGroup:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:dith_count_0\);
\EyelidGroup:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\EyelidGroup:PWMUDB:cmp1_less\,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:prevCompare1\);
\EyelidGroup:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\EyelidGroup:PWMUDB:cmp2_less\,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:prevCompare2\);
\EyelidGroup:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\EyelidGroup:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:status_0\);
\EyelidGroup:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\EyelidGroup:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:status_1\);
\EyelidGroup:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:status_5\);
\EyelidGroup:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:pwm_i_reg\);
\EyelidGroup:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\EyelidGroup:PWMUDB:pwm1_i\,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_942);
\EyelidGroup:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\EyelidGroup:PWMUDB:pwm2_i\,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_943);
\EyelidGroup:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\EyelidGroup:PWMUDB:status_2\,
		clk=>\EyelidGroup:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyelidGroup:PWMUDB:tc_i_reg\);
\EyeBallVertical:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:min_kill_reg\);
\EyeBallVertical:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:prevCapture\);
\EyeBallVertical:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:trig_last\);
\EyeBallVertical:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\EyeBallVertical:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:runmode_enable\);
\EyeBallVertical:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\EyeBallVertical:PWMUDB:sc_kill_tmp\\D\,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:sc_kill_tmp\);
\EyeBallVertical:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:ltch_kill_reg\);
\EyeBallVertical:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\EyeBallVertical:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:dith_count_1\);
\EyeBallVertical:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\EyeBallVertical:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:dith_count_0\);
\EyeBallVertical:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\EyeBallVertical:PWMUDB:cmp1_less\,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:prevCompare1\);
\EyeBallVertical:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\EyeBallVertical:PWMUDB:cmp2_less\,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:prevCompare2\);
\EyeBallVertical:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\EyeBallVertical:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:status_0\);
\EyeBallVertical:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\EyeBallVertical:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:status_1\);
\EyeBallVertical:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:status_5\);
\EyeBallVertical:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:pwm_i_reg\);
\EyeBallVertical:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\EyeBallVertical:PWMUDB:pwm1_i\,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_916);
\EyeBallVertical:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\EyeBallVertical:PWMUDB:pwm2_i\,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_917);
\EyeBallVertical:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\EyeBallVertical:PWMUDB:status_2\,
		clk=>\EyeBallVertical:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallVertical:PWMUDB:tc_i_reg\);
\BaseJaw:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:min_kill_reg\);
\BaseJaw:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:prevCapture\);
\BaseJaw:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:trig_last\);
\BaseJaw:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\BaseJaw:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:runmode_enable\);
\BaseJaw:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\BaseJaw:PWMUDB:sc_kill_tmp\\D\,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:sc_kill_tmp\);
\BaseJaw:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:ltch_kill_reg\);
\BaseJaw:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\BaseJaw:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:dith_count_1\);
\BaseJaw:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\BaseJaw:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:dith_count_0\);
\BaseJaw:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\BaseJaw:PWMUDB:cmp1_less\,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:prevCompare1\);
\BaseJaw:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\BaseJaw:PWMUDB:cmp2_less\,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:prevCompare2\);
\BaseJaw:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\BaseJaw:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:status_0\);
\BaseJaw:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\BaseJaw:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:status_1\);
\BaseJaw:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:status_5\);
\BaseJaw:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:pwm_i_reg\);
\BaseJaw:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\BaseJaw:PWMUDB:pwm1_i\,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_968);
\BaseJaw:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\BaseJaw:PWMUDB:pwm2_i\,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_969);
\BaseJaw:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\BaseJaw:PWMUDB:status_2\,
		clk=>\BaseJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseJaw:PWMUDB:tc_i_reg\);
\LeftEyebrow:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:min_kill_reg\);
\LeftEyebrow:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:prevCapture\);
\LeftEyebrow:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:trig_last\);
\LeftEyebrow:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:runmode_enable\);
\LeftEyebrow:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:sc_kill_tmp\\D\,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:sc_kill_tmp\);
\LeftEyebrow:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:ltch_kill_reg\);
\LeftEyebrow:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:dith_count_1\);
\LeftEyebrow:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:dith_count_0\);
\LeftEyebrow:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:cmp1_less\,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:prevCompare1\);
\LeftEyebrow:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:cmp2_less\,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:prevCompare2\);
\LeftEyebrow:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:status_0\);
\LeftEyebrow:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:status_1\);
\LeftEyebrow:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:status_5\);
\LeftEyebrow:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:pwm_i_reg\);
\LeftEyebrow:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:pwm1_i\,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_994);
\LeftEyebrow:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:pwm2_i\,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_995);
\LeftEyebrow:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:status_2\,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:tc_i_reg\);
\EyeBallHorizontal:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:min_kill_reg\);
\EyeBallHorizontal:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:prevCapture\);
\EyeBallHorizontal:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:trig_last\);
\EyeBallHorizontal:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\EyeBallHorizontal:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:runmode_enable\);
\EyeBallHorizontal:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\EyeBallHorizontal:PWMUDB:sc_kill_tmp\\D\,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:sc_kill_tmp\);
\EyeBallHorizontal:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:ltch_kill_reg\);
\EyeBallHorizontal:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\EyeBallHorizontal:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:dith_count_1\);
\EyeBallHorizontal:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\EyeBallHorizontal:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:dith_count_0\);
\EyeBallHorizontal:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\EyeBallHorizontal:PWMUDB:cmp1_less\,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:prevCompare1\);
\EyeBallHorizontal:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\EyeBallHorizontal:PWMUDB:cmp2_less\,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:prevCompare2\);
\EyeBallHorizontal:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\EyeBallHorizontal:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:status_0\);
\EyeBallHorizontal:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\EyeBallHorizontal:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:status_1\);
\EyeBallHorizontal:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:status_5\);
\EyeBallHorizontal:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:pwm_i_reg\);
\EyeBallHorizontal:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\EyeBallHorizontal:PWMUDB:pwm1_i\,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1009);
\EyeBallHorizontal:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\EyeBallHorizontal:PWMUDB:pwm2_i\,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1010);
\EyeBallHorizontal:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\EyeBallHorizontal:PWMUDB:status_2\,
		clk=>\EyeBallHorizontal:PWMUDB:ClockOutFromEnBlock\,
		q=>\EyeBallHorizontal:PWMUDB:tc_i_reg\);
\Neck:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:min_kill_reg\);
\Neck:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:prevCapture\);
\Neck:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:trig_last\);
\Neck:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:runmode_enable\);
\Neck:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:sc_kill_tmp\);
\Neck:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:ltch_kill_reg\);
\Neck:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:dith_count_1\);
\Neck:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:dith_count_0\);
\Neck:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:cmp1_less\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:prevCompare1\);
\Neck:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:cmp2_less\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:prevCompare2\);
\Neck:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:status_0\);
\Neck:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:status_1\);
\Neck:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:status_5\);
\Neck:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:pwm_i_reg\);
\Neck:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:pwm1_i\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1024);
\Neck:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:pwm2_i\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1025);
\Neck:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:status_2\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:tc_i_reg\);
\Lip:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:min_kill_reg\);
\Lip:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:prevCapture\);
\Lip:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:trig_last\);
\Lip:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Lip:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:runmode_enable\);
\Lip:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Lip:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:sc_kill_tmp\);
\Lip:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__S1_net_0,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:ltch_kill_reg\);
\Lip:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Lip:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:dith_count_1\);
\Lip:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Lip:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:dith_count_0\);
\Lip:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Lip:PWMUDB:cmp1_less\,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:prevCompare1\);
\Lip:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Lip:PWMUDB:cmp2_less\,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:prevCompare2\);
\Lip:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Lip:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:status_0\);
\Lip:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Lip:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:status_1\);
\Lip:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:status_5\);
\Lip:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:pwm_i_reg\);
\Lip:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Lip:PWMUDB:pwm1_i\,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1039);
\Lip:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Lip:PWMUDB:pwm2_i\,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1040);
\Lip:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Lip:PWMUDB:status_2\,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:tc_i_reg\);

END R_T_L;
