Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  8 19:43:12 2025
| Host         : JacobsRazer running 64-bit major release  (build 9200)
| Command      : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
| Design       : mb_usb_hdmi_top
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 4          |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-18 | Warning  | Missing input or output delay                          | 9          |
| TIMING-20 | Warning  | Non-clocked latch                                      | 32         |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
| LATCH-1   | Advisory | Existing latches in the design                         | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[9]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/CLR
 (the first 15 of 42 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gpio_usb_int_tri_i[0] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset_rtl_0 relative to clock(s) clk_100
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on uart_rtl_0_rxd relative to clock(s) clk_100
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on usb_spi_miso relative to clock(s) clk_100
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on gpio_usb_rst_tri_o relative to clock(s) clk_100
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on uart_rtl_0_txd relative to clock(s) clk_100
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on usb_spi_mosi relative to clock(s) clk_100
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on usb_spi_sclk relative to clock(s) clk_100
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on usb_spi_ss relative to clock(s) clk_100
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[0] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[10] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[11] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[12] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[13] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[14] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[15] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[16] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[17] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[18] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[19] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[1] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[20] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[21] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[22] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[23] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[24] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[25] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[26] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[27] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[28] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[29] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[2] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[30] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[31] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[3] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[4] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[5] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[6] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[7] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[8] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[9] cannot be properly analyzed as its control pin mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/data_pipe_reg[9]/G is not reached by a timing clock
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk] (Source: C:/Users/jacob/Documents/UIUC/ECE/ECE_385/Final_Project_V7/Pacman/Pacman.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc (Line: 1))
Previous: create_clock -period 10.000 [get_ports Clk] (Source: c:/Users/jacob/Documents/UIUC/ECE/ECE_385/Final_Project_V7/Pacman/Pacman.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_0/mb_hdmi_clk_wiz_1_0.xdc (Line: 56))
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 32 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


