<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/12444311675</prism:url><dc:identifier>SCOPUS_ID:12444311675</dc:identifier><eid>2-s2.0-12444311675</eid><dc:title>D-test: An extension to Banerjee test for a fast dependence analysis in a multimedia vectorizing compiler</dc:title><prism:aggregationType>Conference Proceeding</prism:aggregationType><srctype>p</srctype><subtype>cp</subtype><subtypeDescription>Conference Paper</subtypeDescription><citedby-count>1</citedby-count><prism:publicationName>Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)</prism:publicationName><source-id>86722</source-id><prism:isbn>0769521320</prism:isbn><prism:isbn>9780769521329</prism:isbn><prism:volume>18</prism:volume><prism:startingPage>3155</prism:startingPage><prism:endingPage>3161</prism:endingPage><prism:pageRange>3155-3161</prism:pageRange><prism:coverDate>2004-12-01</prism:coverDate><openaccess/><openaccessFlag/><dc:creator><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>There are a number of data dependence tests that have been proposed in the literature. In each test there is a different trade-off between accuracy and efficiency. The most widely used approximate data dependence tests are the Banerjee inequality and the GCD test; whereas the Omega test is a well-known exact data dependence test. In this paper we consider parallelization for microprocessors with a multimedia extension (the short SIMD execution model). For the short SIMD parallelism extraction it is essential that, if dependency exists, then the dependence distance is greater than or equal to the number of data processed in the SIMD register. This implies that some loops that could not be vectorized on traditional vector processors can still be parallelized for the short SIMD execution. In all of these tests the parallelization would be prohibited when actually there is no parallelism restriction relating to the short SIMD execution model. In this paper we present a new, fast and accurate data dependence test (D-test) for array references with linear subscripts, which is used in a vectorizing compiler for microprocessors with a multimedia extension. Our method extends Banerjee test in such a way that the dependence analysis will be correct in many cases where dependence exists with the dependence distance that is greater than or equal to the number of data processed in the SIMD register. These special cases in which Banerjee test fails to prove the independece can than be attacked with D-test.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/12444311675" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=12444311675&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=12444311675&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="2" auid="7004621708"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name><preferred-name><ce:initials>V.</ce:initials><ce:indexed-name>Guštin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/7004621708</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords/><idxterms><mainterm weight="a" candidate="n">Data dependance</mainterm><mainterm weight="a" candidate="n">Multimedia extension</mainterm><mainterm weight="a" candidate="n">Parallelism</mainterm><mainterm weight="a" candidate="n">Vector processors</mainterm></idxterms><subject-areas><subject-area code="2200" abbrev="ENGI">Engineering (all)</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered year="2017" month="09" day="15" timestamp="2017-09-15T07:22:31.000031-04:00"/><ait:date-sort year="2004" month="12" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2008 Elsevier B.V., All rights reserved.</copyright><itemidlist><itemid idtype="PUI">40142311</itemid><itemid idtype="CPX">2005058820037</itemid><itemid idtype="SCP">12444311675</itemid><itemid idtype="SGR">12444311675</itemid></itemidlist><history><date-created year="2005" month="02" day="02"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="cp"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">D-test: An extension to Banerjee test for a fast dependence analysis in a multimedia vectorizing compiler</titletext></citation-title><author-group><author auid="6603205527" seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name></author><author auid="7004621708" seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name><preferred-name><ce:initials>V.</ce:initials><ce:indexed-name>Guštin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>University of Ljubljana</organization><organization>Fac. of Comp. and Info. Science</organization><address-part>Tržaška c. 25</address-part><city-group>1000 Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></person><affiliation country="svn"><organization>University of Ljubljana</organization><organization>Fac. of Comp. and Info. Science</organization><address-part>Tržaška c. 25</address-part><city-group>1000 Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>There are a number of data dependence tests that have been proposed in the literature. In each test there is a different trade-off between accuracy and efficiency. The most widely used approximate data dependence tests are the Banerjee inequality and the GCD test; whereas the Omega test is a well-known exact data dependence test. In this paper we consider parallelization for microprocessors with a multimedia extension (the short SIMD execution model). For the short SIMD parallelism extraction it is essential that, if dependency exists, then the dependence distance is greater than or equal to the number of data processed in the SIMD register. This implies that some loops that could not be vectorized on traditional vector processors can still be parallelized for the short SIMD execution. In all of these tests the parallelization would be prohibited when actually there is no parallelism restriction relating to the short SIMD execution model. In this paper we present a new, fast and accurate data dependence test (D-test) for array references with linear subscripts, which is used in a vectorizing compiler for microprocessors with a multimedia extension. Our method extends Banerjee test in such a way that the dependence analysis will be correct in many cases where dependence exists with the dependence distance that is greater than or equal to the number of data processed in the SIMD register. These special cases in which Banerjee test fails to prove the independece can than be attacked with D-test.</ce:para></abstract></abstracts><source srcid="86722" type="p" country="usa"><sourcetitle>Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)</sourcetitle><sourcetitle-abbrev>Proc. Int. Parall. Distrib. Process. Symp. IPDPS 2004</sourcetitle-abbrev><issuetitle>Proceedings - 18th International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)</issuetitle><isbn length="10">0769521320</isbn><isbn length="13">9780769521329</isbn><volisspag><voliss volume="18"/><pagerange first="3155" last="3161"/></volisspag><publicationyear first="2004"/><publicationdate><year>2004</year><date-text xfab-added="true">2004</date-text></publicationdate><additional-srcinfo><conferenceinfo><confevent><confname>Proceedings - 18th International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)</confname><conflocation country="usa"><city-group>Santa Fe, NM</city-group></conflocation><confdate><startdate year="2004" month="04" day="26"/><enddate year="2004" month="04" day="30"/></confdate><confcode>63369</confcode><confsponsors complete="y"><confsponsor>IEEE Computer Society Technical Committee on Parallel Processing</confsponsor></confsponsors></confevent><confpublication><procpagecount>289</procpagecount></confpublication></conferenceinfo></additional-srcinfo></source><enhancement><classificationgroup><classifications type="CPXCLASS"><classification>921.4</classification><classification>921.3</classification><classification>921.1</classification><classification>723.5</classification><classification>723.2</classification><classification>723.1</classification><classification>722.4</classification></classifications><classifications type="ASJC"><classification>2200</classification></classifications><classifications type="SUBJABBR"><classification>ENGI</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="18"><reference id="1"><ref-info><refd-itemidlist><itemid idtype="SGR">0004230378</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Banerjee U.</ce:indexed-name><ce:surname>Banerjee</ce:surname></author></ref-authors><ref-sourcetitle>Dependence Analysis: A Book Series on Loop Transformations for Restructuring Compilers</ref-sourcetitle><ref-publicationyear first="1997"/><ref-text>Kluwer Academic Publishers, Dordrecht</ref-text></ref-info><ref-fulltext>Banerjee U. Dependence Analysis: A Book Series on Loop Transformations for Restructuring Compilers. Kluwer Academic Publishers, Dordrecht, 1997.</ref-fulltext></reference><reference id="2"><ref-info><ref-title><ref-titletext>Automatic intra-register vectorization for the intel (R) architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0344908850</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.J.C.</ce:initials><ce:indexed-name>Bik A.J.C.</ce:indexed-name><ce:surname>Bik</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Girkar M.</ce:indexed-name><ce:surname>Girkar</ce:surname></author><author seq="3"><ce:initials>P.M.</ce:initials><ce:indexed-name>Grey P.M.</ce:indexed-name><ce:surname>Grey</ce:surname></author><author seq="4"><ce:initials>X.M.</ce:initials><ce:indexed-name>Tian X.M.</ce:indexed-name><ce:surname>Tian</ce:surname></author></ref-authors><ref-sourcetitle>International Journal of Parallel Programming</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="30" issue="2"/><pagerange first="65" last="98"/></ref-volisspag></ref-info><ref-fulltext>Bik A.J.C., Girkar M., Grey P.M., Tian X.M. Automatic Intra-Register Vectorization for the Intel (R) Architecture. International Journal of Parallel Programming. Vol 30., No. 2, pp. 65-98. 2002.</ref-fulltext></reference><reference id="3"><ref-info><ref-title><ref-titletext>Macro extension for SIMD processing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0346865837</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></author><author seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 7th European Conference on Parallel Processing EURO-PAR 2001, Manchester, UK, 28-31 August, 2001, Lecture Notes in Computer Science</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss volume="2150"/><pagerange first="448" last="451"/></ref-volisspag></ref-info><ref-fulltext>Bulić P., Guštin V. Macro Extension for SIMD Processing, in Proc. 7th European Conference on Parallel Processing EURO-PAR 2001, Manchester, UK, 28-31 August, 2001, Lecture Notes in Computer Science 2150, pp. 448-451, 2001.</ref-fulltext></reference><reference id="4"><ref-info><ref-title><ref-titletext>An extended ANSI C for processors with a multimedia extension</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0346502802</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></author><author seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname></author></ref-authors><ref-sourcetitle>International Journal of Parallel Programming</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="31" issue="2"/><pagerange first="107" last="136"/></ref-volisspag><ref-text>April</ref-text></ref-info><ref-fulltext>Bulić P., Guštin V. An Extended ANSI C for Processors with a Multimedia Extension. International Journal of Parallel Programming. Vol. 31, No. 2, pp. 107-136. April 2003.</ref-fulltext></reference><reference id="5"><ref-info><ref-title><ref-titletext>Extracting SIMD parallelism from "for" Loops</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84952946762</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 2001 ICPP Workshop on HPSECA, International Conference on Parallel Processing, Valencia, Spain, 3-7 September, 2001</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><pagerange first="23" last="28"/></ref-volisspag></ref-info><ref-fulltext>Guštin V., Bulić P. Extracting SIMD Parallelism from "for" Loops, in Proceedings of the 2001 ICPP Workshop on HPSECA, International Conference on Parallel Processing, Valencia, Spain, 3-7 September, 2001, pp. 23-28. 2001.</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>An empirical study of fortran programs</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84983965442</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.E.</ce:initials><ce:indexed-name>Knuth D.E.</ce:indexed-name><ce:surname>Knuth</ce:surname></author></ref-authors><ref-sourcetitle>Software Practice Experience</ref-sourcetitle><ref-publicationyear first="1971"/><ref-volisspag><voliss volume="1" issue="2"/><pagerange first="1105" last="1133"/></ref-volisspag></ref-info><ref-fulltext>Knuth D.E. An Empirical Study of Fortran Programs. Software Practice Experience, Vol. 1, No. 2, pp. 1 105-133, 1971.</ref-fulltext></reference><reference id="7"><ref-info><ref-title><ref-titletext>The I test: An improved dependence test for automatic parallelization and vectorization</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026190245</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>X.</ce:initials><ce:indexed-name>Kong X.</ce:indexed-name><ce:surname>Kong</ce:surname></author><author seq="2"><ce:initials>D.</ce:initials><ce:indexed-name>Klappholz D.</ce:indexed-name><ce:surname>Klappholz</ce:surname></author><author seq="3"><ce:initials>K.</ce:initials><ce:indexed-name>Psarris K.</ce:indexed-name><ce:surname>Psarris</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Parallel and Distributed Systems</ref-sourcetitle><ref-publicationyear first="1991"/><ref-volisspag><voliss volume="2" issue="3"/><pagerange first="342" last="349"/></ref-volisspag></ref-info><ref-fulltext>Kong X., Klappholz D., Psarris K. The I Test: An Improved Dependence Test for Automatic Parallelization and Vectorization. IEEE Transactions on Parallel and Distributed Systems. Vol 2, No. 3, pp. 342-349, 1991.</ref-fulltext></reference><reference id="8"><ref-info><ref-title><ref-titletext>Compilation techniques for multimedia processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034250996</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Krall A.</ce:indexed-name><ce:surname>Krall</ce:surname></author><author seq="2"><ce:initials>S.</ce:initials><ce:indexed-name>Lelait S.</ce:indexed-name><ce:surname>Lelait</ce:surname></author></ref-authors><ref-sourcetitle>International Journal of Parallel Programming</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="28" issue="4"/><pagerange first="347" last="361"/></ref-volisspag></ref-info><ref-fulltext>Krall A., Lelait S. Compilation Techniques for Multimedia Processors. International Journal of Parallel Programming. Vol. 28, No. 4, pp. 347-361, 2000.</ref-fulltext></reference><reference id="9"><ref-info><ref-title><ref-titletext>Accelerating multimedia with enhanced processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029290814</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Lee R.</ce:indexed-name><ce:surname>Lee</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro.</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><voliss volume="15" issue="2"/><pagerange first="22" last="32"/></ref-volisspag></ref-info><ref-fulltext>Lee R. Accelerating Multimedia with Enhanced Processors. IEEE Micro. Vol. 15, No. 2, pp. 22-32, 1995.</ref-fulltext></reference><reference id="10"><ref-info><ref-title><ref-titletext>Media processing: A new design target</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">85008066203</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Lee R.</ce:indexed-name><ce:surname>Lee</ce:surname></author><author seq="2"><ce:initials>M.D.</ce:initials><ce:indexed-name>Smith M.D.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro.</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="16" issue="4"/><pagerange first="6" last="9"/></ref-volisspag></ref-info><ref-fulltext>Lee R., Smith M.D. Media Processing: A New Design Target. IEEE Micro. Vol. 16, No. 4, pp. 6-9, 1996.</ref-fulltext></reference><reference id="11"><ref-info><ref-title><ref-titletext>AMD 3Dnow! Technology: Architecture and implementation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032633255</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Oberman S.</ce:indexed-name><ce:surname>Oberman</ce:surname></author><author seq="2"><ce:initials>G.</ce:initials><ce:indexed-name>Favor G.</ce:indexed-name><ce:surname>Favor</ce:surname></author><author seq="3"><ce:initials>F.</ce:initials><ce:indexed-name>Weber F.</ce:indexed-name><ce:surname>Weber</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro.</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="19" issue="2"/><pagerange first="37" last="48"/></ref-volisspag></ref-info><ref-fulltext>Oberman S., Favor G., Weber F. AMD 3DNow! Technology: Architecture and Implementation. IEEE Micro. Vol. 19, No. 2, pp. 37-48, 1999.</ref-fulltext></reference><reference id="12"><ref-info><ref-title><ref-titletext>MMX technology extension to the intel architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0002517538</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Peleg A.</ce:indexed-name><ce:surname>Peleg</ce:surname></author><author seq="2"><ce:initials>U.</ce:initials><ce:indexed-name>Weiser U.</ce:indexed-name><ce:surname>Weiser</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro.</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="16" issue="4"/><pagerange first="42" last="50"/></ref-volisspag></ref-info><ref-fulltext>Peleg A., Weiser U. MMX Technology Extension to the Intel Architecture. IEEE Micro. Vol. 16, No. 4, pp. 42-50, 1996.</ref-fulltext></reference><reference id="13"><ref-info><ref-title><ref-titletext>A practical algorithm for exact array dependence analysis</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84976676720</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.</ce:initials><ce:indexed-name>Pough W.</ce:indexed-name><ce:surname>Pough</ce:surname></author></ref-authors><ref-sourcetitle>Communications of the ACM</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><voliss volume="35" issue="8"/><pagerange first="102" last="114"/></ref-volisspag></ref-info><ref-fulltext>Pough W. A Practical Algorithm for Exact Array Dependence Analysis. Communications of the ACM. Vol. 35, No. 8, pp. 102-114, 1992.</ref-fulltext></reference><reference id="14"><ref-info><ref-title><ref-titletext>An empirical study of fortran programs for parallelizing compilers</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0025463001</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Z.</ce:initials><ce:indexed-name>Shen Z.</ce:indexed-name><ce:surname>Shen</ce:surname></author><author seq="2"><ce:initials>Z.</ce:initials><ce:indexed-name>Li Z.</ce:indexed-name><ce:surname>Li</ce:surname></author><author seq="3"><ce:initials>P.C.</ce:initials><ce:indexed-name>Yew P.C.</ce:indexed-name><ce:surname>Yew</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Parallel and Distributed Systems</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><voliss volume="3" issue="1"/><pagerange first="356" last="364"/></ref-volisspag></ref-info><ref-fulltext>Shen Z., Li Z., Yew P.C. An Empirical Study of Fortran Programs for Parallelizing Compilers. IEEE Transactions on Parallel and Distributed Systems, Vol. 3, No. 1, pp. 356-364, 1992.</ref-fulltext></reference><reference id="15"><ref-info><ref-title><ref-titletext>A vectorizing compiler for multimedia extensions</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034249157</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>N.</ce:initials><ce:indexed-name>Sreraman N.</ce:indexed-name><ce:surname>Sreraman</ce:surname></author><author seq="2"><ce:initials>R.</ce:initials><ce:indexed-name>Govindarajan R.</ce:indexed-name><ce:surname>Govindarajan</ce:surname></author></ref-authors><ref-sourcetitle>International Journal of Parallel Programming</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="28" issue="4"/><pagerange first="363" last="400"/></ref-volisspag></ref-info><ref-fulltext>Sreraman N., Govindarajan R. A Vectorizing Compiler for Multimedia Extensions. International Journal of Parallel Programming. Vol. 28, No. 4, pp. 363-400, 2000.</ref-fulltext></reference><reference id="16"><ref-info><ref-title><ref-titletext>The power test for data dependence</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026923851</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.J.</ce:initials><ce:indexed-name>Wolfe M.J.</ce:indexed-name><ce:surname>Wolfe</ce:surname></author><author seq="2"><ce:initials>C.W.</ce:initials><ce:indexed-name>Tseng C.W.</ce:indexed-name><ce:surname>Tseng</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Parallel and Distributed Systems</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><voliss volume="3" issue="5"/><pagerange first="591" last="601"/></ref-volisspag><ref-text>September</ref-text></ref-info><ref-fulltext>Wolfe M.J., Tseng C.W. The Power Test for Data Dependence. IEEE Transactions on Parallel and Distributed Systems. Vol. 3, No. 5, pp. 591-601, September 1992.</ref-fulltext></reference><reference id="17"><ref-info><refd-itemidlist><itemid idtype="SGR">0003927035</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.J.</ce:initials><ce:indexed-name>Wolfe M.J.</ce:indexed-name><ce:surname>Wolfe</ce:surname></author></ref-authors><ref-sourcetitle>High Performance Compilers for Parallel Computing</ref-sourcetitle><ref-publicationyear first="1996"/><ref-text>Addison-Wesley Publishing Company</ref-text></ref-info><ref-fulltext>Wolfe M.J. High Performance Compilers for Parallel Computing. Addison-Wesley Publishing Company, 1996.</ref-fulltext></reference><reference id="18"><ref-info><refd-itemidlist><itemid idtype="SGR">0003488086</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.P.</ce:initials><ce:indexed-name>Zima H.P.</ce:indexed-name><ce:surname>Zima</ce:surname></author><author seq="2"><ce:initials>B.M.</ce:initials><ce:indexed-name>Chapman B.M.</ce:indexed-name><ce:surname>Chapman</ce:surname></author></ref-authors><ref-sourcetitle>Supercompilers for Parallel and Vector Computers</ref-sourcetitle><ref-publicationyear first="1990"/><ref-text>Addison-Wesley Publishing Company</ref-text></ref-info><ref-fulltext>Zima H.P., Chapman B.M. Supercompilers for Parallel and Vector Computers. Addison-Wesley Publishing Company, 1990.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>