

================================================================
== Vitis HLS Report for 'round_function'
================================================================
* Date:           Sun Mar 17 18:43:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        compress
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.090 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       31|       31|  93.093 ns|  93.093 ns|   31|   31|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%m_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_6_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 25 'read' 'm_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%m_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_4_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 26 'read' 'm_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_2_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 27 'read' 'm_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%m_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_0_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 28 'read' 'm_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%state_7_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_7_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 29 'read' 'state_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%state_6_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_6_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 30 'read' 'state_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%state_5_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_5_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 31 'read' 'state_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%state_4_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_4_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 32 'read' 'state_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%state_3_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_3_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 33 'read' 'state_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%state_2_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_2_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 34 'read' 'state_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%state_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_1_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 35 'read' 'state_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%state_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_0_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 36 'read' 'state_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30 = add i32 %m_0_val_read, i32 %state_4_read_1" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 37 'add' 'add_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln30_1 = add i32 %add_ln30, i32 %state_0_read_1" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 38 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31 = add i32 %m_2_val_read, i32 %state_5_read_1" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 39 'add' 'add_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln31_1 = add i32 %add_ln31, i32 %state_1_read_1" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 40 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32 = add i32 %m_4_val_read, i32 %state_6_read_1" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 41 'add' 'add_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln32_1 = add i32 %add_ln32, i32 %state_2_read_1" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 42 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33 = add i32 %m_6_val_read, i32 %state_7_read_1" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 43 'add' 'add_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln33_1 = add i32 %add_ln33, i32 %state_3_read_1" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 44 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%state_15_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_15_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 45 'read' 'state_15_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%state_14_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_14_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 46 'read' 'state_14_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%state_13_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_13_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 47 'read' 'state_13_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%state_1213_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_1213_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 48 'read' 'state_1213_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.35ns)   --->   "%xor_ln30 = xor i32 %add_ln30_1, i32 %state_1213_read_1" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 49 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [2/2] (1.73ns)   --->   "%tmp = call i32 @rotate_right, i32 %xor_ln30, i5 16" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 50 'call' 'tmp' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/1] (0.35ns)   --->   "%xor_ln31 = xor i32 %add_ln31_1, i32 %state_13_read_1" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 51 'xor' 'xor_ln31' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [2/2] (1.73ns)   --->   "%tmp_4 = call i32 @rotate_right, i32 %xor_ln31, i5 16" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 52 'call' 'tmp_4' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [1/1] (0.35ns)   --->   "%xor_ln32 = xor i32 %add_ln32_1, i32 %state_14_read_1" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 53 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [2/2] (1.73ns)   --->   "%tmp_8 = call i32 @rotate_right, i32 %xor_ln32, i5 16" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 54 'call' 'tmp_8' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 55 [1/1] (0.35ns)   --->   "%xor_ln33 = xor i32 %add_ln33_1, i32 %state_15_read_1" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 55 'xor' 'xor_ln33' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [2/2] (1.73ns)   --->   "%tmp_11 = call i32 @rotate_right, i32 %xor_ln33, i5 16" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 56 'call' 'tmp_11' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.73>
ST_3 : Operation 57 [1/2] (1.73ns)   --->   "%tmp = call i32 @rotate_right, i32 %xor_ln30, i5 16" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 57 'call' 'tmp' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 58 [1/2] (1.73ns)   --->   "%tmp_4 = call i32 @rotate_right, i32 %xor_ln31, i5 16" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 58 'call' 'tmp_4' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 59 [1/2] (1.73ns)   --->   "%tmp_8 = call i32 @rotate_right, i32 %xor_ln32, i5 16" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 59 'call' 'tmp_8' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [1/2] (1.73ns)   --->   "%tmp_11 = call i32 @rotate_right, i32 %xor_ln33, i5 16" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 60 'call' 'tmp_11' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.01>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%state_11_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_11_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 61 'read' 'state_11_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%state_10_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_10_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 62 'read' 'state_10_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%state_9_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_9_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 63 'read' 'state_9_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%state_8_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_8_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 64 'read' 'state_8_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.01ns)   --->   "%add_ln30_2 = add i32 %tmp, i32 %state_8_read_1" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 65 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.01ns)   --->   "%add_ln31_2 = add i32 %tmp_4, i32 %state_9_read_1" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 66 'add' 'add_ln31_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.01ns)   --->   "%add_ln32_2 = add i32 %tmp_8, i32 %state_10_read_1" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 67 'add' 'add_ln32_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.01ns)   --->   "%add_ln33_2 = add i32 %tmp_11, i32 %state_11_read_1" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 68 'add' 'add_ln33_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.08>
ST_5 : Operation 69 [1/1] (0.35ns)   --->   "%xor_ln30_1 = xor i32 %add_ln30_2, i32 %state_4_read_1" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 69 'xor' 'xor_ln30_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [2/2] (1.73ns)   --->   "%tmp_1 = call i32 @rotate_right, i32 %xor_ln30_1, i5 12" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 70 'call' 'tmp_1' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 71 [1/1] (0.35ns)   --->   "%xor_ln31_1 = xor i32 %add_ln31_2, i32 %state_5_read_1" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 71 'xor' 'xor_ln31_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [2/2] (1.73ns)   --->   "%tmp_5 = call i32 @rotate_right, i32 %xor_ln31_1, i5 12" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 72 'call' 'tmp_5' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 73 [1/1] (0.35ns)   --->   "%xor_ln32_1 = xor i32 %add_ln32_2, i32 %state_6_read_1" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 73 'xor' 'xor_ln32_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [2/2] (1.73ns)   --->   "%tmp_9 = call i32 @rotate_right, i32 %xor_ln32_1, i5 12" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 74 'call' 'tmp_9' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 75 [1/1] (0.35ns)   --->   "%xor_ln33_1 = xor i32 %add_ln33_2, i32 %state_7_read_1" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 75 'xor' 'xor_ln33_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [2/2] (1.73ns)   --->   "%tmp_12 = call i32 @rotate_right, i32 %xor_ln33_1, i5 12" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 76 'call' 'tmp_12' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.73>
ST_6 : Operation 77 [1/2] (1.73ns)   --->   "%tmp_1 = call i32 @rotate_right, i32 %xor_ln30_1, i5 12" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 77 'call' 'tmp_1' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 78 [1/2] (1.73ns)   --->   "%tmp_5 = call i32 @rotate_right, i32 %xor_ln31_1, i5 12" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 78 'call' 'tmp_5' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 79 [1/2] (1.73ns)   --->   "%tmp_9 = call i32 @rotate_right, i32 %xor_ln32_1, i5 12" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 79 'call' 'tmp_9' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 80 [1/2] (1.73ns)   --->   "%tmp_12 = call i32 @rotate_right, i32 %xor_ln33_1, i5 12" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 80 'call' 'tmp_12' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.73>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%m_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_7_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 81 'read' 'm_7_val_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%m_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_5_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 82 'read' 'm_5_val_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%m_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_3_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 83 'read' 'm_3_val_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%m_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_1_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 84 'read' 'm_1_val_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_3 = add i32 %tmp_1, i32 %m_1_val_read" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 85 'add' 'add_ln30_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln30_4 = add i32 %add_ln30_3, i32 %add_ln30_1" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 86 'add' 'add_ln30_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31_3 = add i32 %tmp_5, i32 %m_3_val_read" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 87 'add' 'add_ln31_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln31_4 = add i32 %add_ln31_3, i32 %add_ln31_1" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 88 'add' 'add_ln31_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_3 = add i32 %tmp_9, i32 %m_5_val_read" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 89 'add' 'add_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln32_4 = add i32 %add_ln32_3, i32 %add_ln32_1" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 90 'add' 'add_ln32_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_3 = add i32 %tmp_12, i32 %m_7_val_read" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 91 'add' 'add_ln33_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln33_4 = add i32 %add_ln33_3, i32 %add_ln33_1" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 92 'add' 'add_ln33_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.08>
ST_8 : Operation 93 [1/1] (0.35ns)   --->   "%xor_ln30_2 = xor i32 %add_ln30_4, i32 %tmp" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 93 'xor' 'xor_ln30_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [2/2] (1.73ns)   --->   "%tmp_2 = call i32 @rotate_right, i32 %xor_ln30_2, i5 8" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 94 'call' 'tmp_2' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 95 [1/1] (0.35ns)   --->   "%xor_ln31_2 = xor i32 %add_ln31_4, i32 %tmp_4" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 95 'xor' 'xor_ln31_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [2/2] (1.73ns)   --->   "%tmp_6 = call i32 @rotate_right, i32 %xor_ln31_2, i5 8" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 96 'call' 'tmp_6' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 97 [1/1] (0.35ns)   --->   "%xor_ln32_2 = xor i32 %add_ln32_4, i32 %tmp_8" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 97 'xor' 'xor_ln32_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [2/2] (1.73ns)   --->   "%tmp_s = call i32 @rotate_right, i32 %xor_ln32_2, i5 8" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 98 'call' 'tmp_s' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 99 [1/1] (0.35ns)   --->   "%xor_ln33_2 = xor i32 %add_ln33_4, i32 %tmp_11" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 99 'xor' 'xor_ln33_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [2/2] (1.73ns)   --->   "%tmp_13 = call i32 @rotate_right, i32 %xor_ln33_2, i5 8" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 100 'call' 'tmp_13' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.73>
ST_9 : Operation 101 [1/2] (1.73ns)   --->   "%tmp_2 = call i32 @rotate_right, i32 %xor_ln30_2, i5 8" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 101 'call' 'tmp_2' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 102 [1/2] (1.73ns)   --->   "%tmp_6 = call i32 @rotate_right, i32 %xor_ln31_2, i5 8" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 102 'call' 'tmp_6' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 103 [1/2] (1.73ns)   --->   "%tmp_s = call i32 @rotate_right, i32 %xor_ln32_2, i5 8" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 103 'call' 'tmp_s' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 104 [1/2] (1.73ns)   --->   "%tmp_13 = call i32 @rotate_right, i32 %xor_ln33_2, i5 8" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 104 'call' 'tmp_13' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.01>
ST_10 : Operation 105 [1/1] (1.01ns)   --->   "%add_ln30_5 = add i32 %tmp_2, i32 %add_ln30_2" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 105 'add' 'add_ln30_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (1.01ns)   --->   "%add_ln31_5 = add i32 %tmp_6, i32 %add_ln31_2" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 106 'add' 'add_ln31_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (1.01ns)   --->   "%add_ln32_5 = add i32 %tmp_s, i32 %add_ln32_2" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 107 'add' 'add_ln32_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (1.01ns)   --->   "%add_ln33_5 = add i32 %tmp_13, i32 %add_ln33_2" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 108 'add' 'add_ln33_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.08>
ST_11 : Operation 109 [1/1] (0.35ns)   --->   "%xor_ln30_3 = xor i32 %add_ln30_5, i32 %tmp_1" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 109 'xor' 'xor_ln30_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [2/2] (1.73ns)   --->   "%tmp_3 = call i32 @rotate_right, i32 %xor_ln30_3, i5 7" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 110 'call' 'tmp_3' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 111 [1/1] (0.35ns)   --->   "%xor_ln31_3 = xor i32 %add_ln31_5, i32 %tmp_5" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 111 'xor' 'xor_ln31_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [2/2] (1.73ns)   --->   "%tmp_7 = call i32 @rotate_right, i32 %xor_ln31_3, i5 7" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 112 'call' 'tmp_7' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 113 [1/1] (0.35ns)   --->   "%xor_ln32_3 = xor i32 %add_ln32_5, i32 %tmp_9" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 113 'xor' 'xor_ln32_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [2/2] (1.73ns)   --->   "%tmp_10 = call i32 @rotate_right, i32 %xor_ln32_3, i5 7" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 114 'call' 'tmp_10' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 115 [1/1] (0.35ns)   --->   "%xor_ln33_3 = xor i32 %add_ln33_5, i32 %tmp_12" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 115 'xor' 'xor_ln33_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [2/2] (1.73ns)   --->   "%tmp_14 = call i32 @rotate_right, i32 %xor_ln33_3, i5 7" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 116 'call' 'tmp_14' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.73>
ST_12 : Operation 117 [1/2] (1.73ns)   --->   "%tmp_3 = call i32 @rotate_right, i32 %xor_ln30_3, i5 7" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 117 'call' 'tmp_3' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 118 [1/2] (1.73ns)   --->   "%tmp_7 = call i32 @rotate_right, i32 %xor_ln31_3, i5 7" [C:/hls_projects/compress/compress.cpp:31]   --->   Operation 118 'call' 'tmp_7' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 119 [1/2] (1.73ns)   --->   "%tmp_10 = call i32 @rotate_right, i32 %xor_ln32_3, i5 7" [C:/hls_projects/compress/compress.cpp:32]   --->   Operation 119 'call' 'tmp_10' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 120 [1/2] (1.73ns)   --->   "%tmp_14 = call i32 @rotate_right, i32 %xor_ln33_3, i5 7" [C:/hls_projects/compress/compress.cpp:33]   --->   Operation 120 'call' 'tmp_14' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.73>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%m_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_14_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 121 'read' 'm_14_val_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%m_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_12_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 122 'read' 'm_12_val_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%m_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_10_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 123 'read' 'm_10_val_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%m_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_8_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 124 'read' 'm_8_val_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36 = add i32 %tmp_7, i32 %m_8_val_read" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 125 'add' 'add_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 126 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln36_1 = add i32 %add_ln36, i32 %add_ln30_4" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 126 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37 = add i32 %tmp_10, i32 %m_10_val_read" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 127 'add' 'add_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 128 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln37_1 = add i32 %add_ln37, i32 %add_ln31_4" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 128 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38 = add i32 %tmp_14, i32 %m_12_val_read" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 129 'add' 'add_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 130 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln38_1 = add i32 %add_ln38, i32 %add_ln32_4" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 130 'add' 'add_ln38_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39 = add i32 %add_ln33_4, i32 %m_14_val_read" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 131 'add' 'add_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 132 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln39_1 = add i32 %add_ln39, i32 %tmp_3" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 132 'add' 'add_ln39_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.08>
ST_14 : Operation 133 [1/1] (0.35ns)   --->   "%xor_ln36 = xor i32 %tmp_13, i32 %add_ln36_1" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 133 'xor' 'xor_ln36' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [2/2] (1.73ns)   --->   "%tmp_15 = call i32 @rotate_right, i32 %xor_ln36, i5 16" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 134 'call' 'tmp_15' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 135 [1/1] (0.35ns)   --->   "%xor_ln37 = xor i32 %add_ln37_1, i32 %tmp_2" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 135 'xor' 'xor_ln37' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [2/2] (1.73ns)   --->   "%tmp_17 = call i32 @rotate_right, i32 %xor_ln37, i5 16" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 136 'call' 'tmp_17' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 137 [1/1] (0.35ns)   --->   "%xor_ln38 = xor i32 %add_ln38_1, i32 %tmp_6" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 137 'xor' 'xor_ln38' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [2/2] (1.73ns)   --->   "%tmp_19 = call i32 @rotate_right, i32 %xor_ln38, i5 16" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 138 'call' 'tmp_19' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 139 [1/1] (0.35ns)   --->   "%xor_ln39 = xor i32 %add_ln39_1, i32 %tmp_s" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 139 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [2/2] (1.73ns)   --->   "%tmp_21 = call i32 @rotate_right, i32 %xor_ln39, i5 16" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 140 'call' 'tmp_21' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.73>
ST_15 : Operation 141 [1/2] (1.73ns)   --->   "%tmp_15 = call i32 @rotate_right, i32 %xor_ln36, i5 16" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 141 'call' 'tmp_15' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 142 [1/2] (1.73ns)   --->   "%tmp_17 = call i32 @rotate_right, i32 %xor_ln37, i5 16" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 142 'call' 'tmp_17' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 143 [1/2] (1.73ns)   --->   "%tmp_19 = call i32 @rotate_right, i32 %xor_ln38, i5 16" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 143 'call' 'tmp_19' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 144 [1/2] (1.73ns)   --->   "%tmp_21 = call i32 @rotate_right, i32 %xor_ln39, i5 16" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 144 'call' 'tmp_21' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.01>
ST_16 : Operation 145 [1/1] (1.01ns)   --->   "%add_ln36_2 = add i32 %tmp_15, i32 %add_ln32_5" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 145 'add' 'add_ln36_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (1.01ns)   --->   "%add_ln37_2 = add i32 %tmp_17, i32 %add_ln33_5" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 146 'add' 'add_ln37_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (1.01ns)   --->   "%add_ln38_2 = add i32 %tmp_19, i32 %add_ln30_5" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 147 'add' 'add_ln38_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [1/1] (1.01ns)   --->   "%add_ln39_2 = add i32 %tmp_21, i32 %add_ln31_5" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 148 'add' 'add_ln39_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.08>
ST_17 : Operation 149 [1/1] (0.35ns)   --->   "%xor_ln36_1 = xor i32 %add_ln36_2, i32 %tmp_7" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 149 'xor' 'xor_ln36_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [2/2] (1.73ns)   --->   "%tmp_16 = call i32 @rotate_right, i32 %xor_ln36_1, i5 12" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 150 'call' 'tmp_16' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 151 [1/1] (0.35ns)   --->   "%xor_ln37_1 = xor i32 %add_ln37_2, i32 %tmp_10" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 151 'xor' 'xor_ln37_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [2/2] (1.73ns)   --->   "%tmp_18 = call i32 @rotate_right, i32 %xor_ln37_1, i5 12" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 152 'call' 'tmp_18' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 153 [1/1] (0.35ns)   --->   "%xor_ln38_1 = xor i32 %add_ln38_2, i32 %tmp_14" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 153 'xor' 'xor_ln38_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [2/2] (1.73ns)   --->   "%tmp_20 = call i32 @rotate_right, i32 %xor_ln38_1, i5 12" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 154 'call' 'tmp_20' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 155 [1/1] (0.35ns)   --->   "%xor_ln39_1 = xor i32 %add_ln39_2, i32 %tmp_3" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 155 'xor' 'xor_ln39_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [2/2] (1.73ns)   --->   "%tmp_22 = call i32 @rotate_right, i32 %xor_ln39_1, i5 12" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 156 'call' 'tmp_22' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.73>
ST_18 : Operation 157 [1/2] (1.73ns)   --->   "%tmp_16 = call i32 @rotate_right, i32 %xor_ln36_1, i5 12" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 157 'call' 'tmp_16' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 158 [1/2] (1.73ns)   --->   "%tmp_18 = call i32 @rotate_right, i32 %xor_ln37_1, i5 12" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 158 'call' 'tmp_18' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 159 [1/2] (1.73ns)   --->   "%tmp_20 = call i32 @rotate_right, i32 %xor_ln38_1, i5 12" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 159 'call' 'tmp_20' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 160 [1/2] (1.73ns)   --->   "%tmp_22 = call i32 @rotate_right, i32 %xor_ln39_1, i5 12" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 160 'call' 'tmp_22' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.73>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%m_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_15_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 161 'read' 'm_15_val_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%m_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_13_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 162 'read' 'm_13_val_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%m_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_11_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 163 'read' 'm_11_val_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%m_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_9_val" [C:/hls_projects/compress/compress.cpp:30]   --->   Operation 164 'read' 'm_9_val_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_3 = add i32 %tmp_16, i32 %m_9_val_read" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 165 'add' 'add_ln36_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 166 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln36_4 = add i32 %add_ln36_3, i32 %add_ln36_1" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 166 'add' 'add_ln36_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_3 = add i32 %tmp_18, i32 %m_11_val_read" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 167 'add' 'add_ln37_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 168 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln37_4 = add i32 %add_ln37_3, i32 %add_ln37_1" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 168 'add' 'add_ln37_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_3 = add i32 %tmp_20, i32 %m_13_val_read" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 169 'add' 'add_ln38_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 170 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln38_4 = add i32 %add_ln38_3, i32 %add_ln38_1" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 170 'add' 'add_ln38_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39_3 = add i32 %tmp_22, i32 %m_15_val_read" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 171 'add' 'add_ln39_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 172 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln39_4 = add i32 %add_ln39_3, i32 %add_ln39_1" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 172 'add' 'add_ln39_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 2.08>
ST_20 : Operation 173 [1/1] (0.35ns)   --->   "%xor_ln36_2 = xor i32 %add_ln36_4, i32 %tmp_15" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 173 'xor' 'xor_ln36_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [2/2] (1.73ns)   --->   "%state_s = call i32 @rotate_right, i32 %xor_ln36_2, i5 8" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 174 'call' 'state_s' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 175 [1/1] (0.35ns)   --->   "%xor_ln37_2 = xor i32 %add_ln37_4, i32 %tmp_17" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 175 'xor' 'xor_ln37_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [2/2] (1.73ns)   --->   "%state_1 = call i32 @rotate_right, i32 %xor_ln37_2, i5 8" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 176 'call' 'state_1' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 177 [1/1] (0.35ns)   --->   "%xor_ln38_2 = xor i32 %add_ln38_4, i32 %tmp_19" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 177 'xor' 'xor_ln38_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [2/2] (1.73ns)   --->   "%state_2 = call i32 @rotate_right, i32 %xor_ln38_2, i5 8" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 178 'call' 'state_2' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 179 [1/1] (0.35ns)   --->   "%xor_ln39_2 = xor i32 %add_ln39_4, i32 %tmp_21" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 179 'xor' 'xor_ln39_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [2/2] (1.73ns)   --->   "%state_3 = call i32 @rotate_right, i32 %xor_ln39_2, i5 8" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 180 'call' 'state_3' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.73>
ST_21 : Operation 181 [1/2] (1.73ns)   --->   "%state_s = call i32 @rotate_right, i32 %xor_ln36_2, i5 8" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 181 'call' 'state_s' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 182 [1/2] (1.73ns)   --->   "%state_1 = call i32 @rotate_right, i32 %xor_ln37_2, i5 8" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 182 'call' 'state_1' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 183 [1/2] (1.73ns)   --->   "%state_2 = call i32 @rotate_right, i32 %xor_ln38_2, i5 8" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 183 'call' 'state_2' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 184 [1/2] (1.73ns)   --->   "%state_3 = call i32 @rotate_right, i32 %xor_ln39_2, i5 8" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 184 'call' 'state_3' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.01>
ST_22 : Operation 185 [1/1] (1.01ns)   --->   "%add_ln36_5 = add i32 %state_s, i32 %add_ln36_2" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 185 'add' 'add_ln36_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 186 [1/1] (1.01ns)   --->   "%add_ln37_5 = add i32 %state_1, i32 %add_ln37_2" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 186 'add' 'add_ln37_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 187 [1/1] (1.01ns)   --->   "%add_ln38_5 = add i32 %state_2, i32 %add_ln38_2" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 187 'add' 'add_ln38_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 188 [1/1] (1.01ns)   --->   "%add_ln39_5 = add i32 %state_3, i32 %add_ln39_2" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 188 'add' 'add_ln39_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.08>
ST_23 : Operation 189 [1/1] (0.35ns)   --->   "%xor_ln36_3 = xor i32 %add_ln36_5, i32 %tmp_16" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 189 'xor' 'xor_ln36_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [2/2] (1.73ns)   --->   "%state_5 = call i32 @rotate_right, i32 %xor_ln36_3, i5 7" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 190 'call' 'state_5' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 191 [1/1] (0.35ns)   --->   "%xor_ln37_3 = xor i32 %add_ln37_5, i32 %tmp_18" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 191 'xor' 'xor_ln37_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [2/2] (1.73ns)   --->   "%state_6 = call i32 @rotate_right, i32 %xor_ln37_3, i5 7" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 192 'call' 'state_6' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 193 [1/1] (0.35ns)   --->   "%xor_ln38_3 = xor i32 %add_ln38_5, i32 %tmp_20" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 193 'xor' 'xor_ln38_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 194 [2/2] (1.73ns)   --->   "%state_7 = call i32 @rotate_right, i32 %xor_ln38_3, i5 7" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 194 'call' 'state_7' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 195 [1/1] (0.35ns)   --->   "%xor_ln39_3 = xor i32 %add_ln39_5, i32 %tmp_22" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 195 'xor' 'xor_ln39_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 196 [2/2] (1.73ns)   --->   "%state_4 = call i32 @rotate_right, i32 %xor_ln39_3, i5 7" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 196 'call' 'state_4' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.73>
ST_24 : Operation 197 [1/2] (1.73ns)   --->   "%state_5 = call i32 @rotate_right, i32 %xor_ln36_3, i5 7" [C:/hls_projects/compress/compress.cpp:36]   --->   Operation 197 'call' 'state_5' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 198 [1/2] (1.73ns)   --->   "%state_6 = call i32 @rotate_right, i32 %xor_ln37_3, i5 7" [C:/hls_projects/compress/compress.cpp:37]   --->   Operation 198 'call' 'state_6' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 199 [1/2] (1.73ns)   --->   "%state_7 = call i32 @rotate_right, i32 %xor_ln38_3, i5 7" [C:/hls_projects/compress/compress.cpp:38]   --->   Operation 199 'call' 'state_7' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 200 [1/2] (1.73ns)   --->   "%state_4 = call i32 @rotate_right, i32 %xor_ln39_3, i5 7" [C:/hls_projects/compress/compress.cpp:39]   --->   Operation 200 'call' 'state_4' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%mrv = insertvalue i512 <undef>, i32 %add_ln36_4" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 201 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i512 %mrv, i32 %add_ln37_4" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 202 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i512 %mrv_1, i32 %add_ln38_4" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 203 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i512 %mrv_2, i32 %add_ln39_4" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 204 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i512 %mrv_3, i32 %state_4" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 205 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i512 %mrv_4, i32 %state_5" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 206 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i512 %mrv_5, i32 %state_6" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 207 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i512 %mrv_6, i32 %state_7" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 208 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i512 %mrv_7, i32 %add_ln38_5" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 209 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i512 %mrv_8, i32 %add_ln39_5" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 210 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 211 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i512 %mrv_9, i32 %add_ln36_5" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 211 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i512 %mrv_s, i32 %add_ln37_5" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 212 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i512 %mrv_10, i32 %state_1" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 213 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i512 %mrv_11, i32 %state_2" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 214 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i512 %mrv_12, i32 %state_3" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 215 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i512 %mrv_13, i32 %state_s" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 216 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln40 = ret i512 %mrv_14" [C:/hls_projects/compress/compress.cpp:40]   --->   Operation 217 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.003ns, clock uncertainty: 0.811ns.

 <State 1>: 0.731ns
The critical path consists of the following:
	wire read operation ('m_0_val_read', C:/hls_projects/compress/compress.cpp:30) on port 'm_0_val' (C:/hls_projects/compress/compress.cpp:30) [48]  (0.000 ns)
	'add' operation 32 bit ('add_ln30', C:/hls_projects/compress/compress.cpp:30) [65]  (0.000 ns)
	'add' operation 32 bit ('add_ln30_1', C:/hls_projects/compress/compress.cpp:30) [66]  (0.731 ns)

 <State 2>: 2.090ns
The critical path consists of the following:
	wire read operation ('state_1213_read_1', C:/hls_projects/compress/compress.cpp:30) on port 'state_1213_read' (C:/hls_projects/compress/compress.cpp:30) [52]  (0.000 ns)
	'xor' operation 32 bit ('xor_ln30', C:/hls_projects/compress/compress.cpp:30) [67]  (0.351 ns)
	'call' operation 32 bit ('tmp', C:/hls_projects/compress/compress.cpp:30) to 'rotate_right' [68]  (1.739 ns)

 <State 3>: 1.739ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:/hls_projects/compress/compress.cpp:30) to 'rotate_right' [68]  (1.739 ns)

 <State 4>: 1.016ns
The critical path consists of the following:
	wire read operation ('state_8_read_1', C:/hls_projects/compress/compress.cpp:30) on port 'state_8_read' (C:/hls_projects/compress/compress.cpp:30) [56]  (0.000 ns)
	'add' operation 32 bit ('add_ln30_2', C:/hls_projects/compress/compress.cpp:30) [69]  (1.016 ns)

 <State 5>: 2.090ns
The critical path consists of the following:
	'xor' operation 32 bit ('xor_ln30_1', C:/hls_projects/compress/compress.cpp:30) [70]  (0.351 ns)
	'call' operation 32 bit ('tmp_1', C:/hls_projects/compress/compress.cpp:30) to 'rotate_right' [71]  (1.739 ns)

 <State 6>: 1.739ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', C:/hls_projects/compress/compress.cpp:30) to 'rotate_right' [71]  (1.739 ns)

 <State 7>: 0.731ns
The critical path consists of the following:
	wire read operation ('m_1_val_read', C:/hls_projects/compress/compress.cpp:30) on port 'm_1_val' (C:/hls_projects/compress/compress.cpp:30) [47]  (0.000 ns)
	'add' operation 32 bit ('add_ln30_3', C:/hls_projects/compress/compress.cpp:30) [72]  (0.000 ns)
	'add' operation 32 bit ('add_ln30_4', C:/hls_projects/compress/compress.cpp:30) [73]  (0.731 ns)

 <State 8>: 2.090ns
The critical path consists of the following:
	'xor' operation 32 bit ('xor_ln30_2', C:/hls_projects/compress/compress.cpp:30) [74]  (0.351 ns)
	'call' operation 32 bit ('tmp_2', C:/hls_projects/compress/compress.cpp:30) to 'rotate_right' [75]  (1.739 ns)

 <State 9>: 1.739ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_2', C:/hls_projects/compress/compress.cpp:30) to 'rotate_right' [75]  (1.739 ns)

 <State 10>: 1.016ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln30_5', C:/hls_projects/compress/compress.cpp:30) [76]  (1.016 ns)

 <State 11>: 2.090ns
The critical path consists of the following:
	'xor' operation 32 bit ('xor_ln30_3', C:/hls_projects/compress/compress.cpp:30) [77]  (0.351 ns)
	'call' operation 32 bit ('tmp_3', C:/hls_projects/compress/compress.cpp:30) to 'rotate_right' [78]  (1.739 ns)

 <State 12>: 1.739ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_3', C:/hls_projects/compress/compress.cpp:30) to 'rotate_right' [78]  (1.739 ns)

 <State 13>: 0.731ns
The critical path consists of the following:
	wire read operation ('m_8_val_read', C:/hls_projects/compress/compress.cpp:30) on port 'm_8_val' (C:/hls_projects/compress/compress.cpp:30) [40]  (0.000 ns)
	'add' operation 32 bit ('add_ln36', C:/hls_projects/compress/compress.cpp:36) [121]  (0.000 ns)
	'add' operation 32 bit ('add_ln36_1', C:/hls_projects/compress/compress.cpp:36) [122]  (0.731 ns)

 <State 14>: 2.090ns
The critical path consists of the following:
	'xor' operation 32 bit ('xor_ln36', C:/hls_projects/compress/compress.cpp:36) [123]  (0.351 ns)
	'call' operation 32 bit ('tmp_15', C:/hls_projects/compress/compress.cpp:36) to 'rotate_right' [124]  (1.739 ns)

 <State 15>: 1.739ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_15', C:/hls_projects/compress/compress.cpp:36) to 'rotate_right' [124]  (1.739 ns)

 <State 16>: 1.016ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln36_2', C:/hls_projects/compress/compress.cpp:36) [125]  (1.016 ns)

 <State 17>: 2.090ns
The critical path consists of the following:
	'xor' operation 32 bit ('xor_ln36_1', C:/hls_projects/compress/compress.cpp:36) [126]  (0.351 ns)
	'call' operation 32 bit ('tmp_16', C:/hls_projects/compress/compress.cpp:36) to 'rotate_right' [127]  (1.739 ns)

 <State 18>: 1.739ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_16', C:/hls_projects/compress/compress.cpp:36) to 'rotate_right' [127]  (1.739 ns)

 <State 19>: 0.731ns
The critical path consists of the following:
	wire read operation ('m_9_val_read', C:/hls_projects/compress/compress.cpp:30) on port 'm_9_val' (C:/hls_projects/compress/compress.cpp:30) [39]  (0.000 ns)
	'add' operation 32 bit ('add_ln36_3', C:/hls_projects/compress/compress.cpp:36) [128]  (0.000 ns)
	'add' operation 32 bit ('add_ln36_4', C:/hls_projects/compress/compress.cpp:36) [129]  (0.731 ns)

 <State 20>: 2.090ns
The critical path consists of the following:
	'xor' operation 32 bit ('xor_ln36_2', C:/hls_projects/compress/compress.cpp:36) [130]  (0.351 ns)
	'call' operation 32 bit ('state_s', C:/hls_projects/compress/compress.cpp:36) to 'rotate_right' [131]  (1.739 ns)

 <State 21>: 1.739ns
The critical path consists of the following:
	'call' operation 32 bit ('state_s', C:/hls_projects/compress/compress.cpp:36) to 'rotate_right' [131]  (1.739 ns)

 <State 22>: 1.016ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln36_5', C:/hls_projects/compress/compress.cpp:36) [132]  (1.016 ns)

 <State 23>: 2.090ns
The critical path consists of the following:
	'xor' operation 32 bit ('xor_ln36_3', C:/hls_projects/compress/compress.cpp:36) [133]  (0.351 ns)
	'call' operation 32 bit ('state_5', C:/hls_projects/compress/compress.cpp:36) to 'rotate_right' [134]  (1.739 ns)

 <State 24>: 1.739ns
The critical path consists of the following:
	'call' operation 32 bit ('state_5', C:/hls_projects/compress/compress.cpp:36) to 'rotate_right' [134]  (1.739 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
