[
  {
    "id": 1,
    "type": "MCQ",
    "question": "What is the purpose of cache memory?",
    "note": null,
    "options": ["Permanent storage", "Faster access to frequently used data", "Backup storage", "Virtual memory"],
    "correctAnswers": ["B"],
    "marks": 1,
    "negativeMarks": 0.33,
    "image": null,
    "subject": "Computer Organization and Architecture (COA)"
  },
  {
    "id": 2,
    "type": "MCQ",
    "question": "Which addressing mode uses the contents of a register as the address?",
    "note": null,
    "options": ["Direct", "Indirect", "Register", "Immediate"],
    "correctAnswers": ["B"],
    "marks": 1,
    "negativeMarks": 0.33,
    "image": null,
    "subject": "Computer Organization and Architecture (COA)"
  },
  {
    "id": 3,
    "type": "MCQ",
    "question": "What is pipelining in CPU?",
    "note": null,
    "options": ["Parallel execution of instructions", "Sequential execution", "Memory management", "I/O operations"],
    "correctAnswers": ["A"],
    "marks": 1,
    "negativeMarks": 0.33,
    "image": null,
    "subject": "Computer Organization and Architecture (COA)"
  },
  {
    "id": 4,
    "type": "MCQ",
    "question": "Which cache mapping technique has the lowest miss rate?",
    "note": null,
    "options": ["Direct mapping", "Associative mapping", "Set-associative mapping", "All have same miss rate"],
    "correctAnswers": ["B"],
    "marks": 1,
    "negativeMarks": 0.33,
    "image": null,
    "subject": "Computer Organization and Architecture (COA)"
  },
  {
    "id": 5,
    "type": "MCQ",
    "question": "What is the function of ALU?",
    "note": null,
    "options": ["Memory management", "Arithmetic and logical operations", "I/O control", "Instruction decoding"],
    "correctAnswers": ["B"],
    "marks": 1,
    "negativeMarks": 0.33,
    "image": null,
    "subject": "Computer Organization and Architecture (COA)"
  },
  {
    "id": 6,
    "type": "MCQ",
    "question": "Which instruction format has the largest address field?",
    "note": null,
    "options": ["Zero address", "One address", "Two address", "Three address"],
    "correctAnswers": ["A"],
    "marks": 1,
    "negativeMarks": 0.33,
    "image": null,
    "subject": "Computer Organization and Architecture (COA)"
  },
  {
    "id": 7,
    "type": "MCQ",
    "question": "What is the purpose of program counter?",
    "note": null,
    "options": ["Count programs", "Store next instruction address", "Count instructions", "Store data"],
    "correctAnswers": ["B"],
    "marks": 1,
    "negativeMarks": 0.33,
    "image": null,
    "subject": "Computer Organization and Architecture (COA)"
  },
  {
    "id": 8,
    "type": "MCQ",
    "question": "Which hazard occurs when an instruction depends on the result of a previous instruction?",
    "note": null,
    "options": ["Structural hazard", "Data hazard", "Control hazard", "Resource hazard"],
    "correctAnswers": ["B"],
    "marks": 1,
    "negativeMarks": 0.33,
    "image": null,
    "subject": "Computer Organization and Architecture (COA)"
  },
  {
    "id": 9,
    "type": "MCQ",
    "question": "What is the advantage of RISC over CISC?",
    "note": null,
    "options": ["More instructions", "Complex instructions", "Simpler instructions", "Larger instruction set"],
    "correctAnswers": ["C"],
    "marks": 1,
    "negativeMarks": 0.33,
    "image": null,
    "subject": "Computer Organization and Architecture (COA)"
  },
  {
    "id": 10,
    "type": "MCQ",
    "question": "Which memory hierarchy level is fastest?",
    "note": null,
    "options": ["Main memory", "Cache", "Registers", "Secondary storage"],
    "correctAnswers": ["C"],
    "marks": 1,
    "negativeMarks": 0.33,
    "image": null,
    "subject": "Computer Organization and Architecture (COA)"
  }
]