// Generated by CIRCT unknown git version
module four_bit_adder_EC(	// file.cleaned.mlir:2:3
  input  [3:0] A,	// file.cleaned.mlir:2:35
               B,	// file.cleaned.mlir:2:47
  output [4:0] SUM	// file.cleaned.mlir:2:60
);

  wire _GEN;	// file.cleaned.mlir:49:11
  wire _GEN_0;	// file.cleaned.mlir:44:11
  wire _GEN_1;	// file.cleaned.mlir:36:11
  wire _GEN_2;	// file.cleaned.mlir:29:11
  wire _GEN_3;	// file.cleaned.mlir:24:11
  assign _GEN_3 = A[0] ^ B[0];	// file.cleaned.mlir:22:11, :23:11, :24:11
  wire _GEN_4 = A[1] ^ B[1];	// file.cleaned.mlir:25:11, :26:11, :27:11
  wire _GEN_5 = A[0] & B[0];	// file.cleaned.mlir:22:11, :23:11, :28:11
  assign _GEN_2 = _GEN_4 ^ _GEN_5;	// file.cleaned.mlir:27:11, :28:11, :29:11
  wire _GEN_6 = A[2] ^ B[2];	// file.cleaned.mlir:30:11, :31:11, :32:11
  wire _GEN_7 = A[1] & B[1];	// file.cleaned.mlir:25:11, :26:11, :33:11
  wire _GEN_8 = _GEN_5 & _GEN_4;	// file.cleaned.mlir:27:11, :28:11, :34:11
  assign _GEN_1 = _GEN_6 ^ (_GEN_7 | _GEN_8);	// file.cleaned.mlir:32:11, :33:11, :34:11, :35:11, :36:11
  wire _GEN_9 = A[3] ^ B[3];	// file.cleaned.mlir:37:11, :38:11, :39:11
  wire _GEN_10 = A[2] & B[2];	// file.cleaned.mlir:30:11, :31:11, :40:11
  wire _GEN_11 = _GEN_7 & _GEN_6;	// file.cleaned.mlir:32:11, :33:11, :41:11
  wire _GEN_12 = _GEN_8 & _GEN_6;	// file.cleaned.mlir:32:11, :34:11, :42:11
  assign _GEN_0 = _GEN_9 ^ (_GEN_10 | _GEN_11 | _GEN_12);	// file.cleaned.mlir:39:11, :40:11, :41:11, :42:11, :43:11, :44:11
  assign _GEN = A[3] & B[3] | _GEN_10 & _GEN_9 | _GEN_11 & _GEN_9 | _GEN_12 & _GEN_9;	// file.cleaned.mlir:37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :45:11, :46:11, :47:11, :48:11, :49:11
  assign SUM =
    {_GEN, 4'h0}
    | ({1'h0, _GEN_0, 3'h0}
       | ({2'h0, _GEN_1, 2'h0} | ({3'h0, _GEN_2, 1'h0} | {4'h0, _GEN_3}) & 5'h1B) & 5'h17)
    & 5'hF;	// file.cleaned.mlir:3:14, :4:14, :5:14, :6:15, :7:15, :8:15, :9:14, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:10, :19:10, :20:11, :21:11, :24:11, :29:11, :36:11, :44:11, :49:11, :50:5
endmodule

