---
layout: default
title: OpenLaneã«ã‚ˆã‚‹å®Ÿè£…æ¤œè¨¼ã¨ãƒ­ã‚°è§£æ
---

# ğŸ§ª OpenLaneã«ã‚ˆã‚‹å®Ÿè£…æ¤œè¨¼ã¨ãƒ­ã‚°è§£æ  
**ğŸ§ª Implementation Verification and Log Analysis with OpenLane**

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

æœ¬ç¯€ã§ã¯ã€ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹ã®ç‰©ç†è¨­è¨ˆãƒ„ãƒ¼ãƒ«ãƒ•ãƒ­ãƒ¼ **OpenLane** ã‚’æ´»ç”¨ã—ã¦ã€  
**é…ç½®é…ç·šå¾Œã®æ¤œè¨¼ï¼ˆDRC / LVS / STAï¼‰** ã¨ **ãƒ­ã‚°ãƒ•ã‚¡ã‚¤ãƒ«ã®èª­ã¿è§£ãæ–¹** ã‚’è§£èª¬ã—ã¾ã™ã€‚  
> In this section, we explore how to use **OpenLane**, an open-source physical design flow,  
> to perform **post-placement verification (DRC / LVS / STA)** and analyze **log files**.

OpenLaneã¯ **Sky130PDK** ã«å¯¾å¿œã—ã¦ãŠã‚Šã€æ•™è‚²ãƒ»ç ”ç©¶ç”¨é€”ã§ã‚‚åºƒãä½¿ã‚ã‚Œã¦ã„ã¾ã™ã€‚  
> OpenLane supports **Sky130PDK**, making it ideal for educational and research applications.

---

## ğŸ”§ OpenLaneæ§‹æˆã¨è‡ªå‹•æ¤œè¨¼ãƒ•ãƒ­ãƒ¼  
**ğŸ”§ OpenLane Flow and Built-in Verifications**

OpenLaneã¯å„ã‚¹ãƒ†ãƒ¼ã‚¸ã§è‡ªå‹•çš„ã«æ¤œè¨¼å‡¦ç†ã‚’å®Ÿè¡Œã—ã¾ã™ã€‚  
> OpenLane automatically performs verification at each design stage.

### ğŸ” OpenLaneè¨­è¨ˆãƒ•ãƒ­ãƒ¼ï¼ˆMermaidå½¢å¼ï¼‰ï½œOpenLane Flow (Mermaid)

[GitHubã§Mermaidãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆã‚’ç¢ºèªã™ã‚‹](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/d_chapter7_automation_and_verification/openlane_validation.md)

```mermaid
flowchart TD
    RTL([ğŸ“ RTL])
    SYN([ğŸ”§ synthesis])
    FP([ğŸ§± floorplan])
    PLC([ğŸ—ï¸ placement])
    CTS([ğŸ•°ï¸ CTS])
    RT([ğŸ§µ routing])
    VERIF([ğŸ” DRC / LVS / STA])
    GDS([ğŸ“¦ GDS])

    RTL --> SYN --> FP --> PLC --> CTS --> RT --> VERIF --> GDS
```

---

### âœ”ï¸ å„æ®µéšã§ã®è‡ªå‹•ãƒã‚§ãƒƒã‚¯ï½œStage-wise Auto Checks

| â±ï¸ ã‚¹ãƒ†ãƒ¼ã‚¸ï½œStage | ğŸ§ª è‡ªå‹•æ¤œè¨¼ï½œVerification | ğŸ“‹ å†…å®¹ä¾‹ï½œDetails |
|----------------|--------------------|----------------------------------|
| `synthesis`    | `lint`             | è«–ç†è¨˜è¿°ã®é™çš„æ¤œè¨¼<br>Lint check of RTL |
| `placement`    | `overlap check`    | ã‚»ãƒ«ã®é‡ãªã‚Šç¢ºèª<br>Cell overlap detection |
| `routing`      | `DRC`, `antenna check` | é…ç·šãƒ«ãƒ¼ãƒ«é•åãƒ»ã‚¢ãƒ³ãƒ†ãƒŠåŠ¹æœ<br>DRC & antenna rule checks |
| `final`        | `LVS`, `STA`       | å›è·¯ä¸€è‡´ãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ¤œè¨¼<br>Layout/schematic match & timing |

---

## ğŸ“‚ ãƒ­ã‚°ãƒ•ã‚¡ã‚¤ãƒ«ã®æ§‹é€ ã¨åˆ†æãƒã‚¤ãƒ³ãƒˆ  
**ğŸ“‚ Log File Structure and Analysis Points**

OpenLaneã¯å„ã‚¹ãƒ†ãƒ¼ã‚¸ã”ã¨ã« `logs/` ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªä»¥ä¸‹ã«ãƒ­ã‚°ã‚’å‡ºåŠ›ã—ã¾ã™ã€‚  
> Each stage in OpenLane generates log files under the `logs/` directory.

```text
designs/your_block/runs/your_run/logs/
â”œâ”€â”€ synthesis/
â”‚   â””â”€â”€ yosys.log
â”œâ”€â”€ placement/
â”‚   â””â”€â”€ tapcell.log
â”œâ”€â”€ routing/
â”‚   â””â”€â”€ tritonRoute.log
â”œâ”€â”€ lvs/
â”‚   â””â”€â”€ netgen.lvs.log
â”œâ”€â”€ sta/
â”‚   â””â”€â”€ openroad.log
```

---

### ğŸ” ã‚ˆãè¦‹ã‚‹ã¹ããƒ­ã‚°é …ç›®ï½œKey Log Items

- **DRC**ï¼š`# violations`, é•ååº§æ¨™, å±¤æƒ…å ±  
  > *Violation count, coordinates, layer info*
- **LVS**ï¼š`Netlists match: YES/NO`, ãƒãƒ¼ãƒˆä¸ä¸€è‡´ãªã©  
  > *Match result, port mismatches, black boxes*
- **STA**ï¼š`slack`, `critical path`, ã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—ï¼ãƒ›ãƒ¼ãƒ«ãƒ‰é•å  
  > *Slack summary, timing violations, critical path stats*

---

## ğŸ“ˆ Pythonã«ã‚ˆã‚‹ãƒ­ã‚°è§£æã®å®Ÿè£…ä¾‹  
**ğŸ“ˆ Sample Python Script for Log Parsing**

OpenLaneã®ãƒ­ã‚°ã¯ãƒ—ãƒ¬ãƒ¼ãƒ³ãƒ†ã‚­ã‚¹ãƒˆã§æ§‹é€ ãŒæ˜ç¢ºãªãŸã‚ã€  
Pythonã‚’ä½¿ã£ã¦è‡ªå‹•çš„ã«é•åæƒ…å ±ã‚’æŠ½å‡ºã§ãã¾ã™ã€‚  
> OpenLane logs are well-structured and can be parsed with Python.

```python
# openlane_log_parser.py ã®ä¸€éƒ¨ä¾‹
def extract_drc_violations(log_file):
    with open(log_file) as f:
        lines = f.readlines()
    return [l for l in lines if "violation" in l.lower()]
```

- **é¢ç©ãƒ»ã‚»ãƒ«æ•°ãƒ»æ¶ˆè²»é›»åŠ›**ãªã©ã‚‚ `reports/` ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªã‹ã‚‰è‡ªå‹•å–å¾—å¯èƒ½  
  > *Area, cell count, and power reports can also be parsed automatically*

---

## ğŸ¯ æ•™æçš„æ„ç¾©ï½œEducational Value

- å•†ç”¨EDAã¨åŒæ§˜ã® **ä¸€è²«æ¤œè¨¼ãƒ•ãƒ­ãƒ¼** ã‚’ä½“é¨“ã§ãã‚‹  
  > *Simulates commercial-grade verification flow*
- **ãƒ­ã‚°èª­è§£ã‚¹ã‚­ãƒ«** ã‚’é€šã˜ã¦è¨­è¨ˆçŠ¶æ³ã®æŠŠæ¡åŠ›ã‚’å¼·åŒ–  
  > *Improves design analysis skill via log inspection*
- **è‡ªå‹•æŠ½å‡ºãƒ»å¯è¦–åŒ–**ã«ã‚ˆã‚Šã€æ¤œè¨¼ã€œæ”¹å–„ã®ãƒ«ãƒ¼ãƒ—ã‚’ç›´æ„Ÿçš„ã«ç†è§£  
  > *Enables intuitive iteration via automation and visualization*

---

## ğŸ”— é–¢é€£ç« ï½œRelated Sections

- [`drc_lvs_erc.md`](./drc_lvs_erc.md)ï¼šåŸºæœ¬çš„ãªDRC/LVSã®æ§‹é€ ã¨ç†è«–  
  > *Fundamentals of layout rule checks*
- [`ci_cd_designflow.md`](./ci_cd_designflow.md)ï¼šCI/CDã«ã‚ˆã‚‹ç¶™ç¶šçš„æ¤œè¨¼è‡ªå‹•åŒ–  
  > *Continuous verification with CI/CD pipelines*

---

## ğŸ”— GitHubä¸Šã®æ•™æãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªï½œGitHub Directory

ğŸ“‚ [`Samizo-AITL/Edusemi-v4x/d_chapter7_automation_and_verification`](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter7_automation_and_verification)  
> æœ¬æ•™æãƒ•ã‚¡ã‚¤ãƒ«ã¨é–¢é€£ãƒªã‚½ãƒ¼ã‚¹ã‚’å«ã‚€GitHubãƒªãƒã‚¸ãƒˆãƒªã¸ã‚¢ã‚¯ã‚»ã‚¹ã§ãã¾ã™ã€‚  
> *Visit the GitHub directory containing this material and related files.*

---

### ğŸ¤– å¿œç”¨ç·¨ ç¬¬7ç« ï¼šè‡ªå‹•åŒ–ã¨å®Ÿè£…æ¤œè¨¼æŠ€è¡“ï½œApplied Chapter 7: Automation and Implementation Verification  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œGo to Chapter](./README.md)

---

Â© 2025 **Shinichi Samizo** / MIT License
