{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: merge"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/merge_path.cl"
            , "line":189
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"merge.B2"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/merge_path.cl"
                , "line":86
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Thread capacity = 271"
            }
            , {
              "type":"text"
              , "text":"Thread capacity = 271"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"merge.B7"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/merge_path.cl"
                , "line":86
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Thread capacity = 271"
            }
            , {
              "type":"text"
              , "text":"Thread capacity = 271"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"merge.B6"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/merge_path.cl"
                , "line":86
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Thread capacity = 271"
            }
            , {
              "type":"text"
              , "text":"Thread capacity = 271"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"merge.B8"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/merge_path.cl"
                , "line":143
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Thread capacity = 17"
            }
            , {
              "type":"text"
              , "text":"Thread capacity = 17"
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: prepare_array_for_positions"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/prepare_positions.cl"
            , "line":12
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: prepare_array_for_rows_positions"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/prepare_positions.cl"
            , "line":31
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: prepare_array_for_shift"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/prepare_positions.cl"
            , "line":50
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: prepare_for_shift_empty_rows"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/prepare_positions.cl"
            , "line":70
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: scan_blelloch"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/prefix_sum.cl"
            , "line":15
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"scan_blelloch.B1"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/prefix_sum.cl"
                , "line":30
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Thread capacity = 512"
            }
            , {
              "type":"text"
              , "text":"Thread capacity = 512"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"scan_blelloch.B3"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/prefix_sum.cl"
                , "line":53
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Thread capacity = 512"
            }
            , {
              "type":"text"
              , "text":"Thread capacity = 512"
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: update_pref_sum"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/prefix_sum.cl"
            , "line":77
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: set_positions"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/set_positions.cl"
            , "line":12
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: set_positions_pointers_and_rows"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/set_positions.cl"
            , "line":39
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: set_positions_rows"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/compile_single_command/set_positions.cl"
            , "line":68
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
    }
  ]
}
