$date
	Mon Oct 27 09:49:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module ex $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 $ q [3:0] $end
$scope module tff0 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 % q $end
$upscope $end
$scope module tff1 $end
$var wire 1 & clk $end
$var wire 1 # reset $end
$var reg 1 ' q $end
$upscope $end
$scope module tff2 $end
$var wire 1 ( clk $end
$var wire 1 # reset $end
$var reg 1 ) q $end
$upscope $end
$scope module tff3 $end
$var wire 1 * clk $end
$var wire 1 # reset $end
$var reg 1 + q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
1*
0)
1(
0'
1&
0%
b0 $
1#
0"
b0 !
$end
#5
1"
#10
0"
0#
#15
0&
b1 !
b1 $
1%
1"
#20
0"
#25
0(
1'
1&
b10 !
b10 $
0%
1"
#30
0"
#35
0&
b11 !
b11 $
1%
1"
#40
0"
#45
0*
1)
1(
0'
1&
b100 !
b100 $
0%
1"
#50
0"
#55
0&
b101 !
b101 $
1%
1"
#60
0"
#65
0(
1'
1&
b110 !
b110 $
0%
1"
#70
0"
#75
0&
b111 !
b111 $
1%
1"
#80
0"
#85
1+
1*
0)
1(
0'
1&
b1000 !
b1000 $
0%
1"
#90
0"
#95
0&
b1001 !
b1001 $
1%
1"
#100
0"
#105
0(
1'
1&
b1010 !
b1010 $
0%
1"
#110
0"
#115
0&
b1011 !
b1011 $
1%
1"
#120
0"
#125
0*
1)
1(
0'
1&
b1100 !
b1100 $
0%
1"
#130
0"
#135
0&
b1101 !
b1101 $
1%
1"
#140
0"
#145
0(
1'
1&
b1110 !
b1110 $
0%
1"
#150
0"
#155
0&
b1111 !
b1111 $
1%
1"
#160
0"
#165
0+
1*
0)
1(
0'
1&
b0 !
b0 $
0%
1"
#170
0"
