OpenROAD 79a46b62da64bbebc18f06b20c42211046de719a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/counter/runs/SUN1/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/counter/runs/SUN1/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/counter/runs/SUN1/results/placement/counter.def
[INFO ODB-0128] Design: counter
[INFO ODB-0130]     Created 9 pins.
[INFO ODB-0131]     Created 273 components and 874 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 808 connections.
[INFO ODB-0133]     Created 24 nets and 66 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/counter/runs/SUN1/results/placement/counter.def
###############################################################################
# Created by write_sdc
# Sun May 22 00:51:13 2022
###############################################################################
current_design counter
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {enable}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out[3]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out[3]}]
set_load -pin_load 0.0334 [get_ports {out[2]}]
set_load -pin_load 0.0334 [get_ports {out[1]}]
set_load -pin_load 0.0334 [get_ports {out[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0049] Characterization buffer is: sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0039] Number of created patterns = 137808.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           48          
[WARNING CTS-0043] 4752 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 137808.
[INFO CTS-0047]     Number of keys in characterization LUT: 1760.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(38905, 20460), (66045, 93780)].
[INFO CTS-0024]  Normalized sink region: [(2.99269, 1.57385), (5.08038, 7.21385)].
[INFO CTS-0025]     Width:  2.0877.
[INFO CTS-0026]     Height: 5.6400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 2
    Sub-region size: 2.0877 X 2.8200
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 137808 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 4 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 4.
[INFO CTS-0036]  Average source sink dist: 31752.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 4
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 160.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 3048um.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement          6.2 u
average displacement        0.0 u
max displacement            2.8 u
original HPWL            2132.9 u
legalized HPWL           2149.0 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 14 instances
[INFO DPL-0021] HPWL before            2149.0 u
[INFO DPL-0022] HPWL after             2109.4 u
[INFO DPL-0023] HPWL delta               -1.8 %
cts_report
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 3.
[INFO CTS-0005] Total number of Clock Subnets: 3.
[INFO CTS-0006] Total number of Sinks: 4.
cts_report_end
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.05    0.05 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.29 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.16    0.36    0.65 ^ _22_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.02                           net5 (net)
                  0.16    0.00    0.65 ^ _17_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.08    0.17    0.82 ^ _17_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _02_ (net)
                  0.08    0.00    0.82 ^ _22_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.57   clock uncertainty
                         -0.03    0.54   clock reconvergence pessimism
                         -0.04    0.50   library hold time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _21_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _21_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.05    0.05 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.29 ^ _21_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.08    0.34    0.63 v _21_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.03                           net4 (net)
                  0.08    0.00    0.63 v _12_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.10    0.12    0.75 ^ _12_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _05_ (net)
                  0.10    0.00    0.75 ^ _14_/B (sky130_fd_sc_hd__nor3_1)
                  0.05    0.08    0.83 v _14_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.01                           _01_ (net)
                  0.05    0.00    0.83 v _21_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.32 ^ _21_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.57   clock uncertainty
                         -0.03    0.54   clock reconvergence pessimism
                         -0.05    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.05    0.05 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.29 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.36    0.65 ^ _23_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.03                           net6 (net)
                  0.14    0.00    0.65 ^ _19_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.11    0.18    0.84 ^ _19_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _03_ (net)
                  0.11    0.00    0.84 ^ _23_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.84   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.32 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.57   clock uncertainty
                         -0.03    0.54   clock reconvergence pessimism
                         -0.05    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.05    0.05 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.29 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.20    0.39    0.68 ^ _20_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.02                           net3 (net)
                  0.20    0.00    0.68 ^ _10_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.06    0.12    0.80 v _10_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.01                           _04_ (net)
                  0.06    0.00    0.80 v _11_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.04    0.10    0.91 v _11_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _00_ (net)
                  0.04    0.00    0.91 v _20_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.57   clock uncertainty
                         -0.03    0.54   clock reconvergence pessimism
                         -0.05    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.05    0.05 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.29 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.08    0.32    0.61 v _22_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.02                           net5 (net)
                  0.08    0.00    0.61 v output5/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.19    0.79 v output5/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[2] (net)
                  0.09    0.00    0.79 v out[2] (out)
                                  0.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  2.54   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.20    0.43    0.75 ^ _20_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.02                           net3 (net)
                  0.20    0.00    0.75 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.20    0.95 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.02                           net7 (net)
                  0.10    0.00    0.95 ^ output3/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.23    1.18 ^ output3/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[0] (net)
                  0.17    0.00    1.18 ^ out[0] (out)
                                  1.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: _21_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.32 ^ _21_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.16    0.42    0.74 ^ _21_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.03                           net4 (net)
                  0.16    0.00    0.74 ^ output4/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    0.99 ^ output4/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[1] (net)
                  0.17    0.00    0.99 ^ out[1] (out)
                                  0.99   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.16    0.40    0.72 ^ _22_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.02                           net5 (net)
                  0.16    0.00    0.72 ^ output5/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    0.97 ^ output5/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[2] (net)
                  0.17    0.00    0.97 ^ out[2] (out)
                                  0.97   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  6.78   slack (MET)


Startpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.32 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.40    0.72 ^ _23_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.03                           net6 (net)
                  0.14    0.00    0.72 ^ output6/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.24    0.97 ^ output6/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[3] (net)
                  0.17    0.00    0.97 ^ out[3] (out)
                                  0.97   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  6.78   slack (MET)


Startpoint: enable (input port clocked by clk)
Endpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v enable (in)
     1    0.00                           enable (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    2.18 v input1/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           net1 (net)
                  0.09    0.00    2.18 v _15_/A (sky130_fd_sc_hd__and4_2)
                  0.08    0.26    2.44 v _15_/X (sky130_fd_sc_hd__and4_2)
     3    0.02                           _07_ (net)
                  0.08    0.00    2.44 v _18_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.17    0.22    2.66 ^ _18_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.01                           _09_ (net)
                  0.17    0.00    2.66 ^ _19_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.11    0.21    2.86 ^ _19_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _03_ (net)
                  0.11    0.00    2.86 ^ _23_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.86   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.08    0.05   10.05 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00   10.18 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11   10.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.29 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.08    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.20    0.43    0.75 ^ _20_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.02                           net3 (net)
                  0.20    0.00    0.75 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.20    0.95 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.02                           net7 (net)
                  0.10    0.00    0.95 ^ output3/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.23    1.18 ^ output3/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[0] (net)
                  0.17    0.00    1.18 ^ out[0] (out)
                                  1.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 6.57

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.32
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_21_/CLK ^
   0.32
_22_/CLK ^
   0.29     -0.02       0.01

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.76e-05   2.31e-06   3.38e-11   1.99e-05  21.7%
Combinational          5.37e-05   1.80e-05   4.45e-10   7.17e-05  78.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.12e-05   2.03e-05   4.78e-10   9.15e-05 100.0%
                          77.8%      22.2%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 851 u^2 8% utilization.
area_report_end
