void F_1 ( enum V_1 V_2 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( & V_5 ) ;\r\nswitch ( V_2 ) {\r\ncase V_6 :\r\ncase V_7 :\r\nF_3 ( V_4 -> V_8 , V_9 ) ;\r\nbreak;\r\ncase V_10 :\r\ncase V_11 :\r\ncase V_12 :\r\nF_3 ( V_4 -> V_8 , V_13 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nstatic int F_4 ( void )\r\n{\r\nF_1 ( V_11 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_5 ( void )\r\n{\r\nF_1 ( V_7 ) ;\r\n}\r\nstatic void F_6 ( void )\r\n{\r\nF_1 ( V_12 ) ;\r\n}\r\nstatic int F_7 ( unsigned int V_14 )\r\n{\r\nF_1 ( V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_8 ( unsigned int V_14 )\r\n{\r\nF_1 ( V_11 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_9 ( void )\r\n{\r\nint V_14 ;\r\nint V_15 ;\r\nF_10 ( V_16 > 9999 ) ;\r\nF_11 (cpu) {\r\nstruct V_3 * V_4 = & F_12 ( V_5 , V_14 ) ;\r\nsnprintf ( V_4 -> V_17 , V_18 , L_1 , V_14 ) ;\r\nF_13 ( V_4 -> V_17 , & V_4 -> V_8 ) ;\r\n}\r\nF_14 ( & V_19 ) ;\r\nV_15 = F_15 ( V_20 , L_2 ,\r\nF_7 , F_8 ) ;\r\nif ( V_15 < 0 )\r\nF_16 ( L_3 ,\r\nV_15 ) ;\r\nF_17 ( L_4 ) ;\r\nreturn 0 ;\r\n}
