module Reg_File(input [2:0] DR, SR1, SR2,
					 input [15:0] BUS,
					 input LDREG,
					 output [15:0] SR1_Out, SR2_Out
					);