{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 15:57:09 2014 " "Info: Processing started: Tue Feb 25 15:57:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g31_lab3-1 -c g31_lab3-1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g31_lab3-1 -c g31_lab3-1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[19\] register g31_time_counter:counter2\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[3\] 164.74 MHz 6.07 ns Internal " "Info: Clock \"clock\" has Internal fmax of 164.74 MHz between source register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[19\]\" and destination register \"g31_time_counter:counter2\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[3\]\" (period= 6.07 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.808 ns + Longest register register " "Info: + Longest register to register delay is 5.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[19\] 1 REG LCFF_X13_Y14_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y14_N13; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.450 ns) 1.382 ns g31_basic_timer:timer\|Equal1~1 2 COMB LCCOMB_X13_Y13_N8 1 " "Info: 2: + IC(0.932 ns) + CELL(0.450 ns) = 1.382 ns; Loc. = LCCOMB_X13_Y13_N8; Fanout = 1; COMB Node = 'g31_basic_timer:timer\|Equal1~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.382 ns" { g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19] g31_basic_timer:timer|Equal1~1 } "NODE_NAME" } } { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.512 ns) 2.724 ns g31_basic_timer:timer\|Equal1~4 3 COMB LCCOMB_X13_Y14_N28 3 " "Info: 3: + IC(0.830 ns) + CELL(0.512 ns) = 2.724 ns; Loc. = LCCOMB_X13_Y14_N28; Fanout = 3; COMB Node = 'g31_basic_timer:timer\|Equal1~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.342 ns" { g31_basic_timer:timer|Equal1~1 g31_basic_timer:timer|Equal1~4 } "NODE_NAME" } } { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.319 ns) 4.790 ns g31_time_counter:counter2\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|_~0 4 COMB LCCOMB_X4_Y20_N8 4 " "Info: 4: + IC(1.747 ns) + CELL(0.319 ns) = 4.790 ns; Loc. = LCCOMB_X4_Y20_N8; Fanout = 4; COMB Node = 'g31_time_counter:counter2\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.066 ns" { g31_basic_timer:timer|Equal1~4 g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.758 ns) 5.808 ns g31_time_counter:counter2\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[3\] 5 REG LCFF_X4_Y20_N29 10 " "Info: 5: + IC(0.260 ns) + CELL(0.758 ns) = 5.808 ns; Loc. = LCFF_X4_Y20_N29; Fanout = 10; REG Node = 'g31_time_counter:counter2\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.018 ns" { g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0 g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.039 ns ( 35.11 % ) " "Info: Total cell delay = 2.039 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.769 ns ( 64.89 % ) " "Info: Total interconnect delay = 3.769 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.808 ns" { g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19] g31_basic_timer:timer|Equal1~1 g31_basic_timer:timer|Equal1~4 g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0 g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.808 ns" { g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19] {} g31_basic_timer:timer|Equal1~1 {} g31_basic_timer:timer|Equal1~4 {} g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0 {} g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] {} } { 0.000ns 0.932ns 0.830ns 1.747ns 0.260ns } { 0.000ns 0.450ns 0.512ns 0.319ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.023 ns - Smallest " "Info: - Smallest clock skew is -0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.839 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 2.839 ns g31_time_counter:counter2\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[3\] 3 REG LCFF_X4_Y20_N29 10 " "Info: 3: + IC(0.973 ns) + CELL(0.602 ns) = 2.839 ns; Loc. = LCFF_X4_Y20_N29; Fanout = 10; REG Node = 'g31_time_counter:counter2\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.575 ns" { clock~clkctrl g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.34 % ) " "Info: Total cell delay = 1.628 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.211 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.211 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.839 ns" { clock clock~clkctrl g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.839 ns" { clock {} clock~combout {} clock~clkctrl {} g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.238ns 0.973ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[19\] 3 REG LCFF_X13_Y14_N13 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X13_Y14_N13; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { clock~clkctrl g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.839 ns" { clock clock~clkctrl g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.839 ns" { clock {} clock~combout {} clock~clkctrl {} g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.238ns 0.973ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.808 ns" { g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19] g31_basic_timer:timer|Equal1~1 g31_basic_timer:timer|Equal1~4 g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0 g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.808 ns" { g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19] {} g31_basic_timer:timer|Equal1~1 {} g31_basic_timer:timer|Equal1~4 {} g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0 {} g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] {} } { 0.000ns 0.932ns 0.830ns 1.747ns 0.260ns } { 0.000ns 0.450ns 0.512ns 0.319ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.839 ns" { clock clock~clkctrl g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.839 ns" { clock {} clock~combout {} clock~clkctrl {} g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.238ns 0.973ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[3\] reset clock 8.221 ns register " "Info: tsu for register \"g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[3\]\" (data pin = \"reset\", clock pin = \"clock\") is 8.221 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.100 ns + Longest pin register " "Info: + Longest pin to register delay is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_R22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 8; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.109 ns) + CELL(0.521 ns) 8.494 ns g31_time_counter:counter1\|comb~0 2 COMB LCCOMB_X2_Y20_N8 5 " "Info: 2: + IC(7.109 ns) + CELL(0.521 ns) = 8.494 ns; Loc. = LCCOMB_X2_Y20_N8; Fanout = 5; COMB Node = 'g31_time_counter:counter1\|comb~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.630 ns" { reset g31_time_counter:counter1|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.521 ns) 10.082 ns g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|_~0 3 COMB LCCOMB_X7_Y20_N8 4 " "Info: 3: + IC(1.067 ns) + CELL(0.521 ns) = 10.082 ns; Loc. = LCCOMB_X7_Y20_N8; Fanout = 4; COMB Node = 'g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.588 ns" { g31_time_counter:counter1|comb~0 g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.758 ns) 11.100 ns g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[3\] 4 REG LCFF_X7_Y20_N27 10 " "Info: 4: + IC(0.260 ns) + CELL(0.758 ns) = 11.100 ns; Loc. = LCFF_X7_Y20_N27; Fanout = 10; REG Node = 'g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.018 ns" { g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0 g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.664 ns ( 24.00 % ) " "Info: Total cell delay = 2.664 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.436 ns ( 76.00 % ) " "Info: Total interconnect delay = 8.436 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.100 ns" { reset g31_time_counter:counter1|comb~0 g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0 g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.100 ns" { reset {} reset~combout {} g31_time_counter:counter1|comb~0 {} g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0 {} g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 7.109ns 1.067ns 0.260ns } { 0.000ns 0.864ns 0.521ns 0.521ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.841 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 2.841 ns g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[3\] 3 REG LCFF_X7_Y20_N27 10 " "Info: 3: + IC(0.975 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X7_Y20_N27; Fanout = 10; REG Node = 'g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.577 ns" { clock~clkctrl g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.30 % ) " "Info: Total cell delay = 1.628 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.213 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.841 ns" { clock {} clock~combout {} clock~clkctrl {} g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.100 ns" { reset g31_time_counter:counter1|comb~0 g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0 g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.100 ns" { reset {} reset~combout {} g31_time_counter:counter1|comb~0 {} g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0 {} g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 7.109ns 1.067ns 0.260ns } { 0.000ns 0.864ns 0.521ns 0.521ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.841 ns" { clock {} clock~combout {} clock~clkctrl {} g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock eOneSeg\[0\] g31_time_counter:counter1\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|safe_q\[2\] 10.732 ns register " "Info: tco from clock \"clock\" to destination pin \"eOneSeg\[0\]\" through register \"g31_time_counter:counter1\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|safe_q\[2\]\" is 10.732 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.836 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns g31_time_counter:counter1\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|safe_q\[2\] 3 REG LCFF_X2_Y20_N25 11 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X2_Y20_N25; Fanout = 11; REG Node = 'g31_time_counter:counter1\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.572 ns" { clock~clkctrl g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.619 ns + Longest register pin " "Info: + Longest register to pin delay is 7.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_time_counter:counter1\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|safe_q\[2\] 1 REG LCFF_X2_Y20_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y20_N25; Fanout = 11; REG Node = 'g31_time_counter:counter1\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.455 ns) 0.944 ns g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg2\|Mux0~0 2 COMB LCCOMB_X2_Y20_N0 6 " "Info: 2: + IC(0.489 ns) + CELL(0.455 ns) = 0.944 ns; Loc. = LCCOMB_X2_Y20_N0; Fanout = 6; COMB Node = 'g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg2\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.944 ns" { g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[2] g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux0~0 } "NODE_NAME" } } { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/Lab3.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.542 ns) 2.605 ns g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg1\|Mux7~0 3 COMB LCCOMB_X7_Y20_N0 1 " "Info: 3: + IC(1.119 ns) + CELL(0.542 ns) = 2.605 ns; Loc. = LCCOMB_X7_Y20_N0; Fanout = 1; COMB Node = 'g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg1\|Mux7~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.661 ns" { g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux0~0 g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~0 } "NODE_NAME" } } { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/Lab3.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.516 ns) 3.413 ns g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg1\|Mux7~1 4 COMB LCCOMB_X7_Y20_N18 1 " "Info: 4: + IC(0.292 ns) + CELL(0.516 ns) = 3.413 ns; Loc. = LCCOMB_X7_Y20_N18; Fanout = 1; COMB Node = 'g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg1\|Mux7~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.808 ns" { g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~0 g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~1 } "NODE_NAME" } } { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/Lab3.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(2.810 ns) 7.619 ns eOneSeg\[0\] 5 PIN PIN_J2 0 " "Info: 5: + IC(1.396 ns) + CELL(2.810 ns) = 7.619 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'eOneSeg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.206 ns" { g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~1 eOneSeg[0] } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.323 ns ( 56.74 % ) " "Info: Total cell delay = 4.323 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.296 ns ( 43.26 % ) " "Info: Total interconnect delay = 3.296 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.619 ns" { g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[2] g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux0~0 g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~0 g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~1 eOneSeg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.619 ns" { g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[2] {} g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux0~0 {} g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~0 {} g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~1 {} eOneSeg[0] {} } { 0.000ns 0.489ns 1.119ns 0.292ns 1.396ns } { 0.000ns 0.455ns 0.542ns 0.516ns 2.810ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.619 ns" { g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[2] g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux0~0 g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~0 g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~1 eOneSeg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.619 ns" { g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[2] {} g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux0~0 {} g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~0 {} g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~1 {} eOneSeg[0] {} } { 0.000ns 0.489ns 1.119ns 0.292ns 1.396ns } { 0.000ns 0.455ns 0.542ns 0.516ns 2.810ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[23\] enable clock -1.170 ns register " "Info: th for register \"g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[23\]\" (data pin = \"enable\", clock pin = \"clock\") is -1.170 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.862 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[23\] 3 REG LCFF_X14_Y14_N21 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X14_Y14_N21; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[23] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[23] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.318 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns enable 1 PIN PIN_L22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.545 ns) 3.283 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|_~0 2 COMB LCCOMB_X14_Y14_N30 26 " "Info: 2: + IC(1.712 ns) + CELL(0.545 ns) = 3.283 ns; Loc. = LCCOMB_X14_Y14_N30; Fanout = 26; COMB Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.257 ns" { enable g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.758 ns) 4.318 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[23\] 3 REG LCFF_X14_Y14_N21 3 " "Info: 3: + IC(0.277 ns) + CELL(0.758 ns) = 4.318 ns; Loc. = LCFF_X14_Y14_N21; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.035 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|_~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[23] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.329 ns ( 53.94 % ) " "Info: Total cell delay = 2.329 ns ( 53.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.989 ns ( 46.06 % ) " "Info: Total interconnect delay = 1.989 ns ( 46.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.318 ns" { enable g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|_~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.318 ns" { enable {} enable~combout {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|_~0 {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[23] {} } { 0.000ns 0.000ns 1.712ns 0.277ns } { 0.000ns 1.026ns 0.545ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[23] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.318 ns" { enable g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|_~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.318 ns" { enable {} enable~combout {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|_~0 {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[23] {} } { 0.000ns 0.000ns 1.712ns 0.277ns } { 0.000ns 1.026ns 0.545ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 15:57:10 2014 " "Info: Processing ended: Tue Feb 25 15:57:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
