# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab2/Memory/mem.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:55:40 on Oct 24,2025
# vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab2/Memory/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 18:55:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab2/Memory/tb_dmem.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:55:42 on Oct 24,2025
# vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab2/Memory/tb_dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_dmem
# -- Compiling architecture mixed of tb_dmem
# End time: 18:55:42 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do /home/jagaul/cpre381/Lab2/Memory/tb_mem.do
# Error in macro /home/jagaul/cpre381/Lab2/Memory/tb_mem.do line 2
# 
#     while executing
# "mem load -infile imem.hex -format hex /tb_dmem/dmem/ram"
do /home/jagaul/cpre381/Lab2/Memory/tb_mem.do
# Error in macro /home/jagaul/cpre381/Lab2/Memory/tb_mem.do line 2
# 
#     while executing
# "mem load -infile dmem.hex -format hex /tb_dmem/dmem/ram"
do /home/jagaul/cpre381/Lab2/Memory/tb_mem.do
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:57:35 on Oct 24,2025
# vcom -reportprogress 300 -2008 mem.vhd tb_dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_dmem
# -- Compiling architecture mixed of tb_dmem
# End time: 18:57:35 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_dmem 
# Start time: 18:57:35 on Oct 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_dmem(mixed)#1
# Loading work.mem(rtl)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dmem/dmem
# 0 ns
# 525 ns
quit -sim
# End time: 18:58:00 on Oct 24,2025, Elapsed time: 0:00:25
# Errors: 0, Warnings: 1
do /home/jagaul/cpre381/Lab2/Memory/tb_mem.do
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:58:03 on Oct 24,2025
# vcom -reportprogress 300 -2008 mem.vhd tb_dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_dmem
# -- Compiling architecture mixed of tb_dmem
# End time: 18:58:03 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_dmem 
# Start time: 18:58:03 on Oct 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_dmem(mixed)#1
# Loading work.mem(rtl)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dmem/dmem
# 0 ns
# 525 ns
do /home/jagaul/cpre381/Lab2/Memory/tb_mem.do
# End time: 18:58:47 on Oct 24,2025, Elapsed time: 0:00:44
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:58:47 on Oct 24,2025
# vcom -reportprogress 300 -2008 mem.vhd tb_dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_dmem
# -- Compiling architecture mixed of tb_dmem
# End time: 18:58:48 on Oct 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_dmem 
# Start time: 18:58:48 on Oct 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_dmem(mixed)#1
# Loading work.mem(rtl)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dmem/dmem
# 0 ns
# 525 ns
quit -sim
# End time: 19:03:08 on Oct 24,2025, Elapsed time: 0:04:20
# Errors: 0, Warnings: 1
