

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'
================================================================
* Date:           Thu Nov 16 20:12:27 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.380 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     4704|    35280| 47.040 us | 0.353 ms |  4704|  35280|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     4703|    35279|  6 ~ 45  |          -|          -|   784|    no    |
        | + KernelShiftWidth               |        2|        2|         1|          1|          1|     2|    yes   |
        | + ReuseLoop                      |       38|       38|         4|          1|          1|    36|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    792|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    145|    -|
|Memory           |        0|      -|     142|     73|    -|
|Multiplexer      |        -|      -|       -|    362|    -|
|Register         |        0|      -|     850|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     992|   1404|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+-------+---+-----+-----+
    |          Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT | URAM|
    +----------------------------+-------------------------+---------+-------+---+-----+-----+
    |myproject_mux_42_16_1_1_U1  |myproject_mux_42_16_1_1  |        0|      0|  0|  145|    0|
    +----------------------------+-------------------------+---------+-------+---+-----+-----+
    |Total                       |                         |        0|      0|  0|  145|    0|
    +----------------------------+-------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +-------------------------------------+----------------------------------+-----------+
    |               Instance              |              Module              | Expression|
    +-------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_12s_16s_26_1_1_U2  |myproject_mul_mul_12s_16s_26_1_1  |  i0 * i1  |
    +-------------------------------------+----------------------------------+-----------+

    * Memory: 
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory            |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_0_0_U     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb  |        0|  64|  32|    0|    28|   16|     1|          448|
    |line_buffer_Array_V_1142_0_U  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb  |        0|  64|  32|    0|    28|   16|     1|          448|
    |outidx2_U                     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_outidx2       |        0|   2|   2|    0|    36|    2|     1|           72|
    |w2_V_U                        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V          |        0|  12|   7|    0|    36|   12|     1|          432|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                         |                                                                                  |        0| 142|  73|    0|   128|   46|     4|         1400|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_887_p2          |     +    |      0|  0|  23|          16|          16|
    |add_ln321_fu_947_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_958_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_901_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_912_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln79_fu_479_p2         |     +    |      0|  0|  14|          10|           1|
    |i_iw_fu_491_p2             |     +    |      0|  0|  10|           2|           1|
    |in_index_fu_839_p2         |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_657_p2          |     +    |      0|  0|  15|           1|           6|
    |and_ln289_3_fu_639_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_4_fu_645_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_633_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_254           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_370           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op152  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln129_fu_663_p2       |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln148_fu_845_p2       |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln194_fu_485_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln19_1_fu_691_p2      |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln19_2_fu_697_p2      |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln19_3_fu_703_p2      |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln19_4_fu_709_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_5_fu_715_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_6_fu_721_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_7_fu_727_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_fu_685_p2        |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln289_4_fu_587_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_5_fu_607_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_6_fu_627_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_577_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_896_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln317_fu_942_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln79_fu_983_p2        |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |or_ln19_1_fu_755_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_2_fu_769_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_3_fu_783_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_4_fu_797_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_5_fu_811_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_6_fu_825_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_741_p2          |    or    |      0|  0|   2|           1|           1|
    |select_ln148_fu_851_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln19_1_fu_747_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_2_fu_761_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_3_fu_775_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_4_fu_789_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_5_fu_803_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_6_fu_817_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_7_fu_831_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_fu_733_p3      |  select  |      0|  0|  16|           1|          16|
    |select_ln203_12_fu_520_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_13_fu_539_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_fu_501_p3     |  select  |      0|  0|  16|           1|          16|
    |select_ln323_fu_963_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_917_p3     |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 792|         491|         283|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  38|          7|    1|          7|
    |ap_done                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                        |   9|          2|    1|          2|
    |ap_phi_mux_in_index_0_i_i_i_i53_phi_fu_298_p4  |   9|          2|   32|         64|
    |ap_phi_mux_storemerge_i_i_phi_fu_428_p4        |  15|          3|   32|         96|
    |ap_phi_mux_tmp_data_0_V_2_phi_fu_411_p8        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_1_V_phi_fu_392_p8          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_2_V_phi_fu_373_p8          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_3_V_phi_fu_354_p8          |  15|          3|   16|         48|
    |ap_phi_mux_w_index52_phi_fu_287_p4             |   9|          2|    6|         12|
    |data_V_data_V_TDATA_blk_n                      |   9|          2|    1|          2|
    |i_iw_0_i_i_i_i_reg_272                         |   9|          2|    2|          4|
    |in_index_0_i_i_i_i53_reg_294                   |   9|          2|   32|         64|
    |indvar_flatten54_reg_260                       |   9|          2|   10|         20|
    |pX_3                                           |   9|          2|   32|         64|
    |pY_3                                           |   9|          2|   32|         64|
    |real_start                                     |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                           |   9|          2|    1|          2|
    |sX_3                                           |   9|          2|   32|         64|
    |tmp_data_0_V_2_reg_406                         |  15|          3|   16|         48|
    |tmp_data_0_V_751_reg_305                       |   9|          2|   16|         32|
    |tmp_data_1_V_749_reg_316                       |   9|          2|   16|         32|
    |tmp_data_1_V_reg_387                           |  15|          3|   16|         48|
    |tmp_data_2_V_747_reg_327                       |   9|          2|   16|         32|
    |tmp_data_2_V_reg_368                           |  15|          3|   16|         48|
    |tmp_data_3_V_745_reg_338                       |   9|          2|   16|         32|
    |tmp_data_3_V_reg_349                           |  15|          3|   16|         48|
    |w_index52_reg_283                              |   9|          2|    6|         12|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 362|         76|  417|        999|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DataOut_V_8_reg_1001              |  16|   0|   16|          0|
    |DataOut_V_reg_1006                |  16|   0|   16|          0|
    |add_ln79_reg_1026                 |  10|   0|   10|          0|
    |and_ln289_4_reg_1074              |   1|   0|    1|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3           |   1|   0|    1|          0|
    |i_iw_0_i_i_i_i_reg_272            |   2|   0|    2|          0|
    |icmp_ln129_reg_1093               |   1|   0|    1|          0|
    |icmp_ln289_4_reg_1057             |   1|   0|    1|          0|
    |icmp_ln289_reg_1047               |   1|   0|    1|          0|
    |in_index_0_i_i_i_i53_reg_294      |  32|   0|   32|          0|
    |indvar_flatten54_reg_260          |  10|   0|   10|          0|
    |kernel_data_V_0                   |  16|   0|   16|          0|
    |kernel_data_V_1143                |  16|   0|   16|          0|
    |kernel_data_V_2144                |  16|   0|   16|          0|
    |kernel_data_V_2144_load_reg_1011  |  16|   0|   16|          0|
    |kernel_data_V_3145                |  16|   0|   16|          0|
    |kernel_data_V_4                   |  16|   0|   16|          0|
    |kernel_data_V_5                   |  16|   0|   16|          0|
    |kernel_data_V_5_load_reg_1016     |  16|   0|   16|          0|
    |kernel_data_V_6                   |  16|   0|   16|          0|
    |kernel_data_V_7                   |  16|   0|   16|          0|
    |kernel_data_V_8                   |  16|   0|   16|          0|
    |kernel_data_V_8_load_reg_1021     |  16|   0|   16|          0|
    |out_index_reg_1097                |   2|   0|    2|          0|
    |out_index_reg_1097_pp1_iter2_reg  |   2|   0|    2|          0|
    |pX_3                              |  32|   0|   32|          0|
    |pX_3_load_reg_1068                |  32|   0|   32|          0|
    |pY_3                              |  32|   0|   32|          0|
    |pY_3_load_reg_1062                |  32|   0|   32|          0|
    |sX_3                              |  32|   0|   32|          0|
    |sX_3_load_reg_1042                |  32|   0|   32|          0|
    |sY_3                              |  32|   0|   32|          0|
    |sY_3_load_reg_1052                |  32|   0|   32|          0|
    |select_ln148_reg_1112             |  32|   0|   32|          0|
    |select_ln19_7_reg_1102            |  16|   0|   16|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp_data_0_V_2_reg_406            |  16|   0|   16|          0|
    |tmp_data_0_V_751_reg_305          |  16|   0|   16|          0|
    |tmp_data_0_V_reg_996              |  16|   0|   16|          0|
    |tmp_data_1_V_749_reg_316          |  16|   0|   16|          0|
    |tmp_data_1_V_reg_387              |  16|   0|   16|          0|
    |tmp_data_2_V_747_reg_327          |  16|   0|   16|          0|
    |tmp_data_2_V_reg_368              |  16|   0|   16|          0|
    |tmp_data_3_V_745_reg_338          |  16|   0|   16|          0|
    |tmp_data_3_V_reg_349              |  16|   0|   16|          0|
    |trunc_ln6_reg_1117                |  16|   0|   16|          0|
    |w2_V_load_reg_1107                |  12|   0|   12|          0|
    |w_index52_reg_283                 |   6|   0|    6|          0|
    |w_index_reg_1088                  |   6|   0|    6|          0|
    |icmp_ln129_reg_1093               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 850|  32|  787|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_done                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_out              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_write            | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|data_V_data_V_TDATA    |  in |   16|    axis    |                             data_V_data_V                             |    pointer   |
|data_V_data_V_TVALID   |  in |    1|    axis    |                             data_V_data_V                             |    pointer   |
|data_V_data_V_TREADY   | out |    1|    axis    |                             data_V_data_V                             |    pointer   |
|res_V_data_0_V_din     | out |   16|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write   | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din     | out |   16|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write   | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din     | out |   16|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write   | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din     | out |   16|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write   | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

