set ::env(PROJECT_NAME) bit_gpio
set ::env(DESIGN_TOP) gpio
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/bit_gpio/trunk/sopc/hdl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/bit_gpio/trunk/sopc/hdl/gpio.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller

