@W: MT530 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":341:101:341:106|Found inferred clock pcie_mfx1_top|ix_clk_125 which controls 6354 sequential elements including U1_PCIE_SUBS.IB07EBEEDDFB2F1AD47B27590E82A92BE.IDF54FF9484E1DFC8C29689596EA8984F\.IDD45DEF33DD1E1740F37FA39376216EB.ID5AB6F130EBFA08B3BFFD3C140B232D7[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
