

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Wed Feb 28 00:00:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        123
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.265 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     4113|     4113|  41.130 us|  41.130 us|  4114|  4114|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                              |                           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+
        |conv2_Loop_CHeight_proc21_U0  |conv2_Loop_CHeight_proc21  |     4113|     4113|  41.130 us|  41.130 us|  4113|  4113|       no|
        +------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|  2306|  107598|  108405|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       9|    -|
|Register         |        -|     -|       1|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|  2306|  107599|  108414|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|   133|      23|      47|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+------+--------+--------+-----+
    |           Instance           |           Module          | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +------------------------------+---------------------------+---------+------+--------+--------+-----+
    |conv2_Loop_CHeight_proc21_U0  |conv2_Loop_CHeight_proc21  |        0|  2306|  107598|  108405|    0|
    +------------------------------+---------------------------+---------+------+--------+--------+-----+
    |Total                         |                           |        0|  2306|  107598|  108405|    0|
    +------------------------------+---------------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_start             |   in|    1|  ap_ctrl_hs|         conv2|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|         conv2|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|         conv2|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|         conv2|  return value|
|ap_clk               |   in|    1|  ap_ctrl_hs|         conv2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         conv2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         conv2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         conv2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         conv2|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         conv2|  return value|
|pool1_out17_dout     |   in|   32|     ap_fifo|   pool1_out17|       pointer|
|pool1_out17_empty_n  |   in|    1|     ap_fifo|   pool1_out17|       pointer|
|pool1_out17_read     |  out|    1|     ap_fifo|   pool1_out17|       pointer|
|conv2_out18_din      |  out|   32|     ap_fifo|   conv2_out18|       pointer|
|conv2_out18_full_n   |   in|    1|     ap_fifo|   conv2_out18|       pointer|
|conv2_out18_write    |  out|    1|     ap_fifo|   conv2_out18|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

