library IEEE;
use IEEE.std_logic_1164.all;


entity SAND is 

 port(
		A	: in	std_logic;
		B	: in	std_logic;
		F	: out	std_logic
	);

end SAND;


architecture arch1 of SAND is

begin

	F <= NOT A AND B after 1NS;

end arch1;
