   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "CANopenHardware.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.__NVIC_SystemReset,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	__NVIC_SystemReset:
  25              	.LFB120:
  26              	 .file 1 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include/core_cm4.h"
   1:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.1.1
   5:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * @date     27. March 2020
   6:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  25:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  31:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  34:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  36:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  40:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  44:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  47:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  50:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  54:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  55:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  63:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  65:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  71:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  73:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
  76:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  88:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_FP
  90:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
 167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   
 202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
 221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #else
 224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
 253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   struct
 267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   struct
 306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   struct
 324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   struct
 379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 398:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 400:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 401:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 402:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 403:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 406:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 407:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 408:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 409:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 411:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 412:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 413:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 415:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[24U];
 417:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 419:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 421:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 423:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 425:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 427:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 428:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 432:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 434:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 435:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 436:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 437:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 440:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 441:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 442:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 443:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 445:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 446:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 447:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 467:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 469:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 470:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 471:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 474:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 477:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 480:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 483:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 486:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 490:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 493:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 496:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 499:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 502:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 505:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 508:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 511:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 514:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 517:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 521:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 525:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 528:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 531:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 534:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 537:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 540:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 543:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 544:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 547:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 550:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 553:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 557:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 560:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 563:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 566:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 569:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 572:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 576:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 579:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 582:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 585:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 588:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 591:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 594:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 597:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 600:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 603:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 606:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 609:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 612:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 615:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 619:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 622:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 625:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 627:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 629:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 630:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 632:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 633:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 635:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 636:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 638:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 639:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 641:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 642:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 644:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 648:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 651:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 654:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 657:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 660:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 663:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 666:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 670:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 673:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 676:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 679:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 682:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 685:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 689:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 692:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 695:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 699:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 702:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 705:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 708:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 711:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 713:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 714:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 715:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 716:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 719:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 720:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 721:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 722:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 724:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 725:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 726:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 727:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 730:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 731:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 735:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 739:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 742:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 745:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 748:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 751:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 753:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 754:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 755:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 756:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 759:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 760:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 761:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 762:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 764:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 765:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 766:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 771:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 772:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 776:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 779:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 782:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 785:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 786:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 789:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 790:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 793:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 797:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 800:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 803:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 805:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 806:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 807:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 808:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 811:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 812:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 813:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 814:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 816:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 817:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 818:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 819:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 820:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 825:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 827:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 829:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[32U];
 831:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 832:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 835:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 848:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 849:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 853:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 857:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 860:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 863:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 866:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 869:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 872:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 875:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 878:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 881:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 885:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 888:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 891:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 893:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 894:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 895:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 896:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 899:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 900:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 901:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 902:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 904:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 905:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 906:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 918:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 922:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 926:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 930:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 931:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 932:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 935:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 938:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 941:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 944:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 947:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 950:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 953:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 956:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 959:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 962:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 965:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 968:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 971:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 974:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 977:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 980:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 983:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 986:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 990:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 994:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 998:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1002:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1006:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1010:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1014:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1017:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1020:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1023:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1026:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1029:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1032:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1035:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1038:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1040:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1041:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1042:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1043:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1046:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1047:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1048:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1049:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1051:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1052:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1053:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1056:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1058:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1060:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1064:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1068:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1072:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1075:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1078:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1079:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1083:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1087:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1091:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1094:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1097:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1397:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1400:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1403:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1405:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1408:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1410:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1411:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1412:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1413:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1416:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1417:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1418:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1419:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1421:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1422:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1423:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1428:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1429:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1433:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1436:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1439:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1442:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1445:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1448:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1451:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1454:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1457:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1460:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1463:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1466:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1470:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1473:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1477:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1480:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1483:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1486:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1489:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1492:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1495:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1498:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1501:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1504:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1507:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1510:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1513:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1515:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1516:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1517:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1518:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1521:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1522:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1523:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1524:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1528:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
1529:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1531:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1532:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1536:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
1537:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1539:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1541:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1542:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1543:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1544:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1547:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1548:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1549:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1550:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1559:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1568:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
1572:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1573:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1576:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1577:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1578:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1579:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1580:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1581:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1582:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1583:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1584:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1585:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1586:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1587:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1588:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1589:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
1591:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1592:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1593:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1594:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1596:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1600:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1601:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1602:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1606:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #else
1608:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1622:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1626:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #else
1628:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1632:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1634:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1635:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1643:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1644:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1645:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1646:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1649:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1650:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1653:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1655:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1656:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1658:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1665:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1666:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1667:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1668:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1669:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1672:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1674:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1676:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1677:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1678:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1679:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1680:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1683:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1684:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1686:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1688:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
1689:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
1691:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1692:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1693:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1694:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1695:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1696:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1697:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1701:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1702:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1703:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1705:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1707:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1709:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1710:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1711:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1712:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1713:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1714:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1715:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1716:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1717:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1718:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1721:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1722:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1724:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1726:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1728:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1729:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1730:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1731:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1732:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1733:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1734:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1735:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1739:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1740:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1741:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1743:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1745:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1747:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1748:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1749:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1750:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1751:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1752:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1753:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1754:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1755:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1756:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1759:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1760:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1762:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1764:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1766:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1767:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1768:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1769:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1770:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1771:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1774:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1775:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1777:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1778:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1779:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1780:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1781:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1782:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1783:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1784:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1785:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1786:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1787:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1789:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1790:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1791:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1792:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1794:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1795:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1796:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1798:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1799:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1800:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1801:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1802:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1803:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1804:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1805:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1806:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1807:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1810:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1812:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1814:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1816:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1817:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1818:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1819:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1820:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1821:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1822:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1823:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1824:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1825:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1826:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1827:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1828:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1829:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1830:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1831:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1832:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1833:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1834:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1835:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1836:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1837:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1838:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1839:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1840:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1841:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1842:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1843:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1844:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1845:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1846:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1847:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1848:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1849:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1850:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1851:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
1852:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1853:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1854:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1855:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1856:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1857:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1858:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1859:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1860:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1861:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1862:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1863:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1864:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1865:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1866:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1867:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1868:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1869:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1870:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   return (
1871:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1872:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1873:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****          );
1874:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1875:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1876:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1877:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1878:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Decode Priority
1879:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1880:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value and subpriority value.
1881:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1882:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1883:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1884:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1885:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1886:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1887:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1888:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1889:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1890:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1891:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1892:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1893:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1894:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1895:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1896:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1897:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1898:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1899:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1900:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1901:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1902:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1903:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Vector
1904:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1905:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1907:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            VTOR must been relocated to SRAM before.
1908:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn      Interrupt number
1909:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1910:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1911:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1912:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1913:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1914:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1915:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
1916:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1917:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1918:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1919:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1920:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Vector
1921:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1922:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1923:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1924:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1925:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return                 Address of interrupt handler function
1926:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1927:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1928:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1929:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1930:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1931:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1932:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1933:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1934:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1935:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   System Reset
1936:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1937:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1938:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1939:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1939 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 00AF     	 add r7,sp,#0
  37              	.LCFI1:
  38              	 .cfi_def_cfa_register 7
  39              	.LBB6:
  40              	.LBB7:
  41              	 .file 2 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.3.0
   5:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     26. March 2020
   6:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __has_builtin
  36:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  39:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  41:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  43:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  44:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  46:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  49:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif                                           
  52:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  55:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  56:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  58:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  59:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  62:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  78:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  86:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  94:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            in the used linker script.
 129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t const* src;
 137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __copy_table_t;
 140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __zero_table_t;
 145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   _start();
 164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 398:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 400:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 402:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 403:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 404:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 406:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 410:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 412:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 414:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 415:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 416:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 417:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 419:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               SP Register value
 422:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 423:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 425:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 426:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 427:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 429:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 430:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 431:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 432:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 433:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 437:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 439:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 441:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 442:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 443:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 444:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 445:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 446:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 448:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 449:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 451:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 452:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 453:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 454:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 455:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 456:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 457:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 460:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 463:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 464:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 466:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 467:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 468:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 469:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 470:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 471:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 472:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 474:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 475:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 476:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 479:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 481:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 483:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 484:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 485:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 487:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 491:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 493:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 495:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 496:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 497:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 498:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 502:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 503:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 506:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 508:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 510:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 511:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 512:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 513:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 514:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 517:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 519:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 521:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 522:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 524:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 525:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 527:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 528:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 530:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 531:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 532:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 534:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 535:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 536:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 537:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 539:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 542:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 543:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 545:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 546:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 547:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 549:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 551:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 553:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 554:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 558:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 560:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 562:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 563:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 564:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 566:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 570:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 572:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 574:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 575:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 576:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 578:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 583:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 585:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 587:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 588:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 589:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 590:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 591:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 593:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 594:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 596:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 597:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 600:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 601:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 602:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 603:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 605:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 608:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 609:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 611:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 612:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 613:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 615:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 616:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 617:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 618:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 619:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 620:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 621:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 624:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 626:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 628:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 630:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 632:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 636:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 638:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 640:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 641:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 642:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 646:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 650:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 651:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 655:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 656:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 658:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 659:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 661:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 665:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 666:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 667:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 669:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 670:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 671:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 672:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 674:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 678:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 680:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 681:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 683:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 686:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 687:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 688:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 690:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 691:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 692:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 693:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 694:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 695:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 696:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 700:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 701:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 706:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 711:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 713:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 714:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 715:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 716:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 718:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 725:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 727:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 731:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 733:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 734:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 735:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 736:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 737:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 738:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 742:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 743:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 745:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 746:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 748:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 752:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 753:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 754:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 756:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 757:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 758:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 759:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 760:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 762:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 766:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 768:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 769:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 771:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 774:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 775:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 776:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 778:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 779:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 780:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 781:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 782:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 783:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 784:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 788:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 789:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 792:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 794:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 799:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 801:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 802:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 803:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 804:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 806:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 810:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 813:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 815:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 819:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 821:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 822:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 823:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 824:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 827:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 828:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 829:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 830:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 833:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 835:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 843:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 844:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 845:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 847:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 848:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 849:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(0U);
 850:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 851:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 852:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 853:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 855:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 856:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 859:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 861:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 869:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 871:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 872:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 873:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 874:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 875:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 876:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 877:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 879:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 880:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 883:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 884:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 885:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 886:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 894:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 898:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 899:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 900:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 901:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 903:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 905:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 906:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 909:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 910:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 911:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 912:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 913:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 914:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 917:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 918:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 920:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 921:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 922:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 924:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 926:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 927:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 928:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 932:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 933:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 935:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 937:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 938:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 939:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 940:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 944:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 946:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  42              	 .loc 2 946 0
  43              	
  44 0004 BFF34F8F 	 dsb 0xF
  45              	
  46              	 .thumb
  47              	.LBE7:
  48              	.LBE6:
1940:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1941:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                                                                        buffered write are completed
1942:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
  49              	 .loc 1 1942 0
  50 0008 0549     	 ldr r1,.L3
1943:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  51              	 .loc 1 1943 0
  52 000a 054B     	 ldr r3,.L3
  53 000c DB68     	 ldr r3,[r3,#12]
  54 000e 03F4E062 	 and r2,r3,#1792
1942:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  55              	 .loc 1 1942 0
  56 0012 044B     	 ldr r3,.L3+4
  57 0014 1343     	 orrs r3,r3,r2
  58 0016 CB60     	 str r3,[r1,#12]
  59              	.LBB8:
  60              	.LBB9:
  61              	 .loc 2 946 0
  62              	
  63 0018 BFF34F8F 	 dsb 0xF
  64              	
  65              	 .thumb
  66              	.L2:
  67              	.LBE9:
  68              	.LBE8:
1944:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1945:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1946:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1947:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   for(;;)                                                           /* wait until reset */
1948:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1949:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __NOP();
  69              	 .loc 1 1949 0 discriminator 1
  70              	
  71 001c 00BF     	 nop
  72              	
1950:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
  73              	 .loc 1 1950 0 discriminator 1
  74              	 .thumb
  75 001e FDE7     	 b .L2
  76              	.L4:
  77              	 .align 2
  78              	.L3:
  79 0020 00ED00E0 	 .word -536810240
  80 0024 0400FA05 	 .word 100270084
  81              	 .cfi_endproc
  82              	.LFE120:
  84              	 .section .text.CAN_NODE_MO_UpdateID,"ax",%progbits
  85              	 .align 2
  86              	 .thumb
  87              	 .thumb_func
  89              	CAN_NODE_MO_UpdateID:
  90              	.LFB248:
  91              	 .file 3 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE/can_node.h"
   1:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
   2:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @file can_node.h
   3:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @date 2021-01-08
   4:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
   5:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * NOTE:
   6:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
   8:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @cond
   9:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  **************************************************************************************************
  10:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * CAN_NODE v4.1.24 - Configures a Node and MO registers of MultiCAN module. It provides a run-time
  11:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *                   node baud rate and to enable/disable Node and MO events.
  12:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  13:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  14:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * All rights reserved.
  15:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *                                             
  16:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  17:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * following conditions are met:
  18:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  19:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  20:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   disclaimer.
  21:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  22:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  23:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  24:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  25:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  26:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   products derived from this software without specific prior written permission.
  27:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  28:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  29:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  30:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  31:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  32:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  33:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  34:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  35:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  36:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  37:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * with Infineon Technologies AG (dave@infineon.com).
  38:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  **************************************************************************************************
  39:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  40:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Change History
  41:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * --------------
  42:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  43:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 2015-02-16:
  44:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     - Initial version<br>
  45:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  46:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 2015-05-12:
  47:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     - CAN_NODE_EnableEvent() and CAN_NODE_ConfigBaudrate() APIs are included with additional arg
  48:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     - New APIs are added: CAN_NODE_MO_ReceiveData(),CAN_NODE_MO_ClearStatus(), CAN_NODE_ClearSta
  49:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  50:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 2015-06-18:
  51:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     - LLD version check is removed.<br>
  52:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     - Version check added for XMCLib dependency.<br>
  53:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  54:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 2015-06-30:
  55:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     - New APIs are added: CAN_NODE_Enable() and CAN_NODE_Disable() to enable and disable CAN nod
  56:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         from participating CAN traffic. <br>
  57:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  58:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 2016-06-20:
  59:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     - New API added: CAN_NODE_MO_UpdateID() to update the message object identifier.
  60:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
  61:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 2018-08-28:
  62:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     - Fixed code example for CAN_NODE_MO_Transmit()
  63:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
  64:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 2021-01-08:
  65:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     - Modified check for minimum XMCLib version
  66:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  67:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcond
  68:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
  69:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
  70:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
  71:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**************************************************************************************************
  72:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * HEADER FILES
  73:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  **************************************************************************************************
  74:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
  75:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #ifndef CAN_NODE_H
  76:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #define CAN_NODE_H
  77:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
  78:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #include "xmc_can.h"
  79:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #include "xmc_gpio.h"
  80:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #include "GLOBAL_CAN/global_can.h"
  81:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #include "can_node_conf.h"
  82:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #include "DAVE_Common.h"
  83:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
  84:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**************************************************************************************************
  85:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * MACROS
  86:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  **************************************************************************************************
  87:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #define CAN_NODE_XMC_LIB_MAJOR_VERSION 2
  88:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #define CAN_NODE_XMC_LIB_MINOR_VERSION 0
  89:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #define CAN_NODE_XMC_LIB_PATCH_VERSION 0
  90:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
  91:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #if !((XMC_LIB_MAJOR_VERSION > CAN_NODE_XMC_LIB_MAJOR_VERSION) ||\
  92:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****       ((XMC_LIB_MAJOR_VERSION == CAN_NODE_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > CAN_NO
  93:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****       ((XMC_LIB_MAJOR_VERSION == CAN_NODE_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == CAN_N
  94:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #error "CAN_NODE requires XMC Peripheral Library v2.0.0 or higher"
  95:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #endif
  96:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
  97:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  /*************************************************************************************************
  98:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * ENUMS
  99:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  **************************************************************************************************
 100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @ingroup CAN_NODE_enumerations
 102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @{
 103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  Enum to describe the possible status values, returned
 107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  by CAN APIs.
 108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** typedef enum CAN_NODE_STATUS
 110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** {
 111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   CAN_NODE_STATUS_SUCCESS = 0, /**< APP success state */
 112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   CAN_NODE_STATUS_FAILURE,  /**< Returned when unknown error occurred */
 113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   CAN_NODE_STATUS_BUSY,      /**< CAN_NODE is busy and can not handle request*/
 114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   CAN_NODE_STATUS_MO_NOT_ACCEPTABLE,/**< Message object type not allowed*/
 115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   CAN_NODE_STATUS_MO_DISABLED  /**< Returned if Message object is disabled */
 116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** } CAN_NODE_STATUS_t;
 117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @}
 121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**************************************************************************************************
 124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** * DATA STRUCTURES
 125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** ***************************************************************************************************
 126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @ingroup CAN_NODE_datastructures
 129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @{
 130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This is the data structure to hold the configured port and pin numbers for CAN_NODE.
 134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** typedef const struct CAN_NODE_GPIO
 138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** {
 139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_GPIO_PORT_t  *const port; /**< Pointer to port hardware register to select for CAN communicat
 140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   uint8_t  pin;    /**< Configured CAN Tx/Rx pin number */
 141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** } CAN_NODE_GPIO_t;
 142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *    Node events service request structure for CAN_NODE.
 145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *    To enable the events user explicitly connect the signals to INTERUPT APP.
 146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** typedef const struct CAN_NODE_SR
 148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** {
 149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   uint8_t alert_event_sr;      /**< Alert event service request  */
 150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   uint8_t lec_event_sr;        /**< LEC event service request  */
 151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   uint8_t txok_event_sr;       /**< Transmit OK event service request  */
 152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   uint8_t framecount_event_sr; /**< Frame count event service request  */
 153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** } CAN_NODE_SR_t;
 154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   Message object structure for CAN_NODE APP
 157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** typedef struct CAN_NODE_LMO
 159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** {
 160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_CAN_MO_t *mo_ptr;        /**< CAN message object pointer */
 161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   uint8_t number;              /**< Consumed CAN message object number */
 162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   uint8_t tx_sr;               /**< CAN message object transmit service request */
 163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   uint8_t rx_sr;               /**< CAN message object receive service request */
 164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   const bool tx_event_enable;  /**< GUI configured value for CAN message object transmit event chec
 165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   const bool rx_event_enable;  /**< GUI configured value for CAN message object receive event check
 166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** } CAN_NODE_LMO_t;
 167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  Initialization data structure for CAN_NODE APP
 170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** typedef struct CAN_NODE
 172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** {
 173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   GLOBAL_CAN_t *const global_ptr;                    /**< Global CAN pointer */
 174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_CAN_NODE_t *const node_ptr;                    /**< Consumed CAN node pointer */
 175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG_t *baudrate_config; /**< Pointer to bit time configuration s
 176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   CAN_NODE_LMO_t *lmobj_ptr[32];                     /**< Array of pointer to logical message objec
 177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   CAN_NODE_SR_t *node_sr_ptr;                        /**< Node service request  */
 178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   const CAN_NODE_GPIO_t    *const gpio_out;          /**< GPIO structure for CAN transmit pin  */
 179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   const XMC_GPIO_CONFIG_t  *const gpio_out_config;   /**< GPIO configuration structure for CAN tran
 180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   const CAN_NODE_GPIO_t    *const gpio_in;           /**< GPIO structure for CAN receive pin  */
 181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   const XMC_GPIO_CONFIG_t  *const gpio_in_config;    /**< GPIO configuration structure for CAN rece
 182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   const XMC_CAN_NODE_RECEIVE_INPUT_t rx_signal;      /**< Possible input type for CAN receive pin *
 183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   uint8_t node_num;                                  /**< Consumed CAN node number */
 184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   uint8_t mo_count;                                  /**< GUI configured value Consumed CAN MO coun
 185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   bool lec_event_enable;                       /**< GUI configured value for LEC event check box  *
 186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   bool txok_event_enable;                      /**< GUI configured value for transmit OK event chec
 187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   bool alert_event_enable;                     /**< GUI configured value for alert event check box 
 188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   bool framecount_event_enable;                /**< GUI configured value for frame count event chec
 189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   bool loopback_enable;                        /**< GUI configured value for loop back enable check
 190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** } CAN_NODE_t;
 192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @}
 195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**************************************************************************************************
 198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** * API Prototypes
 199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** ***************************************************************************************************
 200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /* Support for C++ codebase */
 201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #ifdef __cplusplus
 202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** extern "C" {
 203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** #endif
 204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @ingroup CAN_NODE_apidoc
 207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @{
 208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to read the CAN_NODE APP version.
 212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return DAVE_APP_VERSION_t Structure that contains the members
 214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         major, minor and patch values.
 215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * The function can be used to check application software compatibility with a
 218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * specific version of the APP.
 219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
 223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
 227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
 228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
 229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_APP_VERSION_t can_version;
 230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
 231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
 232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     can_version = CAN_NODE_GetAppVersion();
 234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     if ((can_version.major == 4U) &&
 235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         (can_version.minor == 1U))
 236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
 237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // Application code
 238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
 239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     else
 240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
 241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // Probably, not the right version.
 242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
 243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
 245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
 246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
 247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
 251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  }
 252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  @endcode
 253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** DAVE_APP_VERSION_t CAN_NODE_GetAppVersion(void);
 255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to initialize the CAN node by configuring the baud rate,
 258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        can bus type(External or internal) and message objects.
 259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param handle  is a pointer pointing to APP data structure.@ref CAN_NODE_t
 261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return CAN_NODE_STATUS_t CAN_NODE_STATUS_SUCCESS: if the initialization succeeds.<BR>
 262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *                           CAN_NODE_STATUS_FAILURE  : for failure case.<BR>
 263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This function internally calls GLOBAL_CAN_Init() API to configure peripheral frequency
 266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * to enable CAN communication. API configures loop back mode or external CAN bus, message objects
 267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  based on the settings and enables configured event flags and service request values.
 268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
 270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
 276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
 277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   CAN_NODE_STATUS_t init_status;
 278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // DAVE_Init() internally calls CAN_NODE_Init()
 279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = CAN_NODE_Init(&CAN_NODE_0);
 280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == CAN_NODE_STATUS_SUCCESS)
 281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code
 283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   else
 285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Failed to initialize the CAN peripheral
 287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
 289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
 290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
 294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  }
 295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  @endcode
 296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** CAN_NODE_STATUS_t CAN_NODE_Init(const CAN_NODE_t *handle);
 298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to initialize the CAN message object. It configures message type,
 301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         message ID type, Identifier value, mask bits, required data length.<br>
 302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         It also configures the transmit and receive events for the message object.<br>
 303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param lmo_ptr is a handle with pointers to static and dynamic content of message object.@ref CA
 305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return None.
 306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  It configures message type to transmit / receive message object, message ID type to standard / 
 310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         Identifier value, mask bits,required data length for the transmit message object.
 311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  It also enables configured event flags for message objects.
 312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  To achieve this functionality API calls XMC_CAN_MO_Config().
 313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
 314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
 317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   int main(void)
 321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     DAVE_STATUS_t init_status;
 323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     XMC_CAN_MO_t *MO_Ptr;
 325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     MO_Ptr = HandlePtr1->lmobj_ptr[0]->mo_ptr;   //'0' refers to first message object configured
 327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *                                                   // for the selected can node
 328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     init_status = DAVE_Init(); //CAN_NODE_Init();
 330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     if (init_status == DAVE_STATUS_SUCCESS)
 332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
 333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       //Application code.
 335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       MO_Ptr->can_mo_type = XMC_CAN_MO_TYPE_TRANSMSGOBJ;  //Configure message object type as tra
 337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       MO_Ptr->can_id_mode = XMC_CAN_FRAME_TYPE_STANDARD_11BITS; //configure MO identifier type
 338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       MO_Ptr->can_data_length = 8; // Configure CAN transmit MO data length field
 339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       MO_Ptr->can_data[1] = 0xAAAA5555;  // Configure Higher 4 bytes of Data
 340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       MO_Ptr->can_data[0] = 0xAAAA5555;  // Configure Lower 4 bytes of Data
 341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // Runtime change the MO configuration
 342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       CAN_NODE_MO_Init(HandlePtr1->lmobj_ptr[0]);
 343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
 345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     else
 346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
 347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // CAN initialization failed
 348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
 349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // More code here
 350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     while(1)
 351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
 352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
 354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     return (1);
 356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  }
 357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  @endcode
 358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** void CAN_NODE_MO_Init(const CAN_NODE_LMO_t *lmo_ptr);
 360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to configures the CAN bit time by using SJW, sample point and can frequency.<br>
 363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param handle is a pointer pointing to APP data structure.@ref CAN_NODE_t
 365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param baudrate  is the required baud rate for the CAN node.
 366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param sample_point is the sample point for the bit time.<br>
 367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        \b Range: 0% to 100% of the total bit time.<br>
 368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param sjw is the (synchronization jump width) time quanta for resynchronizations.<br>
 369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return None.<BR>
 371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This function configures the CAN node bit time by updating synchronous jump width,
 375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *      baud rate prescaler(BRP),sample point, divider mode, and time segment values to
 376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *      the node bit timing register(NBTR). To achieve this functionality
 377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *      API calls XMC_CAN_NODE_NominalBitTimeConfigure().
 378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
 379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
 382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
 386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
 387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1= &CAN_NODE_0;
 388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
 389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   uint32_t new_baudrate = 1000000;  // in Hz
 390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   uint16_t new_sampe_point = 80;
 391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   uint8_t new_sjw = 2;
 392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
 394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // DAVE_Init() internally calls CAN_NODE_Init()
 395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   //CAN_NODE_Init() internally calls CAN_NODE_ConfigBaudrate()
 396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
 397:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 398:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //  Application code ........
 399:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 400:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // For run time baud rate configuration change
 401:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Configure new baud rate to 1MHz
 402:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 403:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     XMC_CAN_NODE_SetInitBit(HandlePtr1->node_ptr);
 404:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 405:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_ConfigBaudrate(HandlePtr1, new_baudrate, new_sampe_point,new_sjw);
 406:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 407:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     XMC_CAN_NODE_ResetInitBit(HandlePtr1->node_ptr);
 408:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 409:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 410:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
 411:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
 412:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
 413:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 414:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 415:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 416:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
 417:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
 418:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
 419:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 420:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** void CAN_NODE_ConfigBaudrate(const CAN_NODE_t *handle, uint32_t baudrate, uint16_t sample_point, ui
 421:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 422:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 423:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 424:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to enable the node events like node alert, LEC, Transfer OK, frame counter overf
 425:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param handle is a pointer pointing to APP data structure.@ref CAN_NODE_t<br>
 426:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param  node_event is the required node event to enable. @ref XMC_CAN_NODE_EVENT_t <br>
 427:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         \b Note:  Multiple events can not be combined using \a OR operation.
 428:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return None <BR>
 429:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 430:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 431:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This function check the node event flags which are enabled through GUI. If the flags are configu
 432:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * then API enables the related CAN node events.
 433:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 1. XMC_CAN_NODE_EVENT_TX_INT
 434:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 2. XMC_CAN_NODE_EVENT_LEC
 435:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 3. XMC_CAN_NODE_EVENT_ALERT
 436:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 4. XMC_CAN_NODE_EVENT_CFCIE
 437:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This API enables the above events by configuring NCR register.
 438:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * To achieve this functionality API calls XMC_CAN_NODE_EnableEvent().
 439:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
 440:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 441:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 442:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
 443:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 444:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 445:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 446:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
 447:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
 448:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
 449:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 450:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 451:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
 452:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   //DAVE_Init();   internally calls CAN_NODE_Init()
 453:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   //CAN_NODE_Init() internally calls CAN_NODE_EnableEvent()
 454:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
 455:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 456:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code ..
 457:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 458:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // enable the events during run time....
 459:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //  enable LEC event
 460:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_EnableEvent(HandlePtr1,XMC_CAN_NODE_EVENT_ALERT);
 461:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // enable Alert event
 462:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_EnableEvent(HandlePtr1,XMC_CAN_NODE_EVENT_LEC);
 463:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // enable Transmit OK event
 464:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_EnableEvent(HandlePtr1,XMC_CAN_NODE_EVENT_TX_INT);
 465:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // enable CFCIE event
 466:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_EnableEvent(HandlePtr1,XMC_CAN_NODE_EVENT_CFCIE);
 467:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 468:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code...
 469:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 470:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // disable the events by calling CAN_NODE_DisableEvent() API
 471:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 472:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 473:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
 474:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while (1)
 475:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 476:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 477:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 478:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
 479:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
 480:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
 481:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 482:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** void CAN_NODE_EnableEvent(const CAN_NODE_t *handle, const XMC_CAN_NODE_EVENT_t node_event);
 483:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 484:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 485:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to disable the selected node events like node alert, LEC, Transfer OK, frame cou
 486:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param handle is a pointer pointing to APP data structure.@ref CAN_NODE_t.<br>
 487:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param  node_event is the required node event to disable. @ref XMC_CAN_NODE_EVENT_t <br>
 488:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         \b Note:  Multiple events can not be combined using \a OR operation.
 489:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return None.<BR>
 490:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 491:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 492:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 493:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This function disables the CAN node events. Using the API following node events can be disabled,
 494:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 1. XMC_CAN_NODE_EVENT_TX_INT
 495:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 2. XMC_CAN_NODE_EVENT_LEC
 496:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 3. XMC_CAN_NODE_EVENT_ALERT
 497:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 4. XMC_CAN_NODE_EVENT_CFCIE
 498:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * To achieve this functionality API calls XMC_CAN_NODE_DisableEvent().
 499:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
 500:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 501:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 502:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
 503:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 504:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 505:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 506:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
 507:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
 508:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
 509:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1= &CAN_NODE_0;
 510:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 511:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
 512:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
 513:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 514:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 515:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code..
 516:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 517:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //  enable LEC event
 518:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_EnableEvent(HandlePtr1,XMC_CAN_NODE_EVENT_ALERT);
 519:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // enable Alert event
 520:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_EnableEvent(HandlePtr1,XMC_CAN_NODE_EVENT_LEC);
 521:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // enable Transmit OK event
 522:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_EnableEvent(HandlePtr1,XMC_CAN_NODE_EVENT_TX_INT);
 523:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // enable CFCIE event
 524:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_EnableEvent(HandlePtr1,XMC_CAN_NODE_EVENT_CFCIE);
 525:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 526:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code
 527:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 528:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 529:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // For disabling LEC event
 530:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_DisableEvent(HandlePtr1,XMC_CAN_NODE_EVENT_ALERT);
 531:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // For disabling Alert event
 532:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_DisableEvent(HandlePtr1,XMC_CAN_NODE_EVENT_LEC);
 533:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // For disabling Transmit OK event
 534:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_DisableEvent(HandlePtr1,XMC_CAN_NODE_EVENT_TX_INT);
 535:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // For disabling CFCIE event
 536:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_DisableEvent(HandlePtr1,XMC_CAN_NODE_EVENT_CFCIE);
 537:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 538:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 539:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
 540:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
 541:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 542:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 543:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 544:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 545:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
 546:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
 547:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
 548:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 549:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** void CAN_NODE_DisableEvent(const CAN_NODE_t *handle, const XMC_CAN_NODE_EVENT_t node_event);
 550:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 551:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 552:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to retrieve the current status of the can node.
 553:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        It contains error information as well as successfully transferred CAN frames status.
 554:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param handle  is a pointer pointing to APP data structure.@ref CAN_NODE_t
 555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return status of type uint32_t.<BR>
 556:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 557:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 558:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Status provides an overview about the current state of the respective CAN node,
 559:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * comprising information about CAN transfers, CAN node status and error conditions.
 560:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * It reads NSR (node status register)register.
 561:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * To achieve this functionality API calls XMC_CAN_NODE_GetStatus().
 562:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 563:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
 564:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 565:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 566:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
 567:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 568:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 569:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 570:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
 571:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
 572:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
 573:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 574:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   uint32_t status;
 575:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 576:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
 577:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
 578:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 579:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 580:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //Transmit MO data
 581:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[0]);
 582:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 583:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     status = CAN_NODE_GetStatus(HandlePtr1);
 584:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     if (status & XMC_CAN_NODE_STATUS_TX_OK)
 585:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
 586:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       //Message transmitted successfully
 587:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
 588:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     else if (status & XMC_CAN_NODE_STATUS_ALERT_WARNING)
 589:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
 590:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // node alert warning event enabled
 591:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
 592:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     else if (status & XMC_CAN_NODE_STATUS_BUS_OFF)
 593:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
 594:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       //Bus off error
 595:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
 596:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 597:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 598:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
 599:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
 600:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 601:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 602:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 603:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 604:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
 605:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
 606:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
 607:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 608:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** uint32_t CAN_NODE_GetStatus(const CAN_NODE_t *handle);
 609:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 610:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 611:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 612:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to reset / clear the specific status of the can node.
 613:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        It contains error information as well as successfully transferred CAN frames status.<br>
 614:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param can_node_status  is a node status enum. @ref XMC_CAN_NODE_STATUS_t <br>
 615:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param handle  is a pointer pointing to APP data structure.@ref CAN_NODE_t <br>
 616:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return none.<BR>
 617:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 618:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 619:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Status provides an overview about the current state of the respective CAN node,
 620:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * comprising information about CAN transfers, CAN node status and error conditions.
 621:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * It reads NSR (node status register)register.
 622:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * To achieve this functionality API calls XMC_CAN_NODE_GetStatus().
 623:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 624:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
 625:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 626:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 627:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
 628:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 629:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 630:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 631:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
 632:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
 633:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
 634:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 635:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   uint32_t status;
 636:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 637:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
 638:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
 639:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 640:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 641:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //Transmit MO data
 642:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[0]);
 643:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 644:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     status = CAN_NODE_GetStatus(HandlePtr1);
 645:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     if (status & XMC_CAN_NODE_STATUS_TX_OK)
 646:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
 647:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       //Message transmitted successfully
 648:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       CAN_NODE_ClearStatus(HandlePtr1,XMC_CAN_NODE_STATUS_TX_OK);
 649:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // Application code..
 650:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
 651:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     else if (status & XMC_CAN_NODE_STATUS_ALERT_WARNING)
 652:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
 653:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // node alert warning event enabled
 654:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       CAN_NODE_ClearStatus(HandlePtr1,XMC_CAN_NODE_STATUS_ALERT_WARNING);
 655:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // Application code..
 656:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
 657:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     else if (status & XMC_CAN_NODE_STATUS_BUS_OFF)
 658:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
 659:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       //Bus off error
 660:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
 661:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 662:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 663:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
 664:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
 665:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 666:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 667:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 668:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 669:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
 670:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
 671:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
 672:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 673:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** void CAN_NODE_ClearStatus(const CAN_NODE_t *handle, XMC_CAN_NODE_STATUS_t can_node_status);
 674:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 675:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 676:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to enable CAN node for participation in CAN traffic.<br>
 677:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param handle is a pointer pointing to APP data structure.@ref CAN_NODE_t <br>
 678:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return none.<BR>
 679:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 680:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 681:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Enables the CAN node for participation in the CAN traffic by configuring NCR.INIT and NCR.CANDIS
 682:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
 683:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 684:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 685:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
 686:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 687:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 688:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 689:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
 690:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
 691:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
 692:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 693:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 694:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
 695:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
 696:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 697:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 698:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code..
 699:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 700:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 701:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Disable CAN node from participating in CAN traffic.
 702:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_Disable(HandlePtr1);
 703:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 704:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code..
 705:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 706:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 707:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Enable CAN node for participating in CAN traffic.
 708:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_Enable(HandlePtr1);
 709:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 710:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 711:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
 712:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
 713:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 714:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 715:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 716:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 717:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
 718:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
 719:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
 720:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 721:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** __STATIC_INLINE void CAN_NODE_Enable(const CAN_NODE_t *handle)
 722:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** {
 723:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_ASSERT("CAN_NODE_Enable: null pointer", handle != NULL);
 724:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_CAN_NODE_Enable(handle->node_ptr);
 725:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** }
 726:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 727:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 728:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to disable CAN node from participating in CAN traffic.<br>
 729:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param handle is a pointer pointing to APP data structure.@ref CAN_NODE_t <br>
 730:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return none.<BR>
 731:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 732:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 733:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Disables the CAN node from participating in the CAN traffic by configuring NCR.CANDIS bit.
 734:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
 735:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 736:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 737:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
 738:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 739:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 740:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 741:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
 742:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
 743:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
 744:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 745:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 746:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
 747:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
 748:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 749:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 750:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code..
 751:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 752:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 753:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Disable CAN node from participating in CAN traffic.
 754:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_Disable(HandlePtr1);
 755:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 756:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code..
 757:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 758:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 759:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Enable CAN node for participating in CAN traffic.
 760:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_Enable(HandlePtr1);
 761:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 762:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 763:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
 764:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
 765:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 766:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 767:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 768:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 769:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
 770:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
 771:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
 772:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 773:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** __STATIC_INLINE void CAN_NODE_Disable(const CAN_NODE_t *handle)
 774:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** {
 775:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_ASSERT("CAN_NODE_Disable: null pointer", handle != NULL);
 776:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_CAN_NODE_Disable(handle->node_ptr);
 777:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** }
 778:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 779:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 780:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to enable MO transmit event for the selected logical message object.
 781:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         It sets the TXIE bit of the MOFCR register.
 782:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param can_lmo is a pointer to a logical message object structure.@ref CAN_NODE_LMO_t<br>
 783:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return None.<BR>
 784:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 785:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 786:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 787:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This function to enable the MO transmit event for the selected logical message object.
 788:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * It configures MOFCR register. To achieve this functionality API calls XMC_CAN_MO_EnableEvent().
 789:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
 790:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 791:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 792:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
 793:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 794:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 795:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 796:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
 797:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
 798:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
 799:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 800:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 801:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
 802:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
 803:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 804:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 805:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Enable the transmit event for the selected message object.
 806:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_MO_EnableTxEvent(HandlePtr1->lmobj_ptr[0]);
 807:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 808:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //transmit data from the message object.
 809:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[0]);
 810:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 811:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Configure the interrupt APP and connect the transmit signal of the message object to NVIC
 812:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //After the successful transmission of message object, transmit event will be generated.
 813:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code
 814:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 815:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 816:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 817:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
 818:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
 819:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 820:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 821:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 822:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 823:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
 824:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
 825:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
 826:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 827:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** __STATIC_INLINE void CAN_NODE_MO_EnableTxEvent(const CAN_NODE_LMO_t *const can_lmo)
 828:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** {
 829:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_ASSERT("CAN_NODE_MO_EnableTxEvent: null pointer", can_lmo != NULL);
 830:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_CAN_MO_EnableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_TRANSMIT);
 831:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** }
 832:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 833:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 834:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to enable MO receive event for the selected logical message object.
 835:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        It sets the RXIE bit of the MOFCR register. The event will be generated after
 836:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****                reception of a CAN message.<br>
 837:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param can_lmo is a pointer to a logical message object structure @ref CAN_NODE_LMO_t.
 838:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return None.<BR>
 839:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 840:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 841:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 842:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This function to enable the MO receive event for the selected logical message object.
 843:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * The event is generated after reception of a CAN message.
 844:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * To achieve this functionality API calls XMC_CAN_MO_EnableEvent().
 845:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
 846:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 847:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 848:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
 849:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 850:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 851:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 852:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
 853:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
 854:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
 855:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 856:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 857:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
 858:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
 859:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 860:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 861:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 862:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_MO_EnableRxEvent(HandlePtr1->lmobj_ptr[0]);
 863:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 864:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code
 865:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 866:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 867:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Configure the interrupt APP and connect the receive signal of the message object to NVIC 
 868:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //After the successful reception of message object, receive event will be generated.
 869:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 870:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 871:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 872:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
 873:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
 874:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 875:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 876:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 877:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 878:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
 879:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
 880:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
 881:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 882:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** __STATIC_INLINE void CAN_NODE_MO_EnableRxEvent(const CAN_NODE_LMO_t *const can_lmo)
 883:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** {
 884:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_ASSERT("CAN_NODE_MO_EnableRxEvent: null pointer", can_lmo != NULL);
 885:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_CAN_MO_EnableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_RECEIVE);
 886:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** }
 887:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 888:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 889:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to disable MO transmit event for the selected logical message object.
 890:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        If the transmit event already set, then it reset the event by configuring the MOFCR
 891:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        register bit field TXIE.<br>
 892:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param can_lmo is a pointer to a logical message object structure @ref CAN_NODE_LMO_t.
 893:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return None.<BR>
 894:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 895:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 896:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 897:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This function to disable the MO transmit event for the selected logical message object.
 898:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * It configures MOFCR register. To achieve this functionality API calls XMC_CAN_MO_DisableEvent().
 899:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
 900:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 901:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 902:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 903:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 904:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 905:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
 906:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
 907:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
 908:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1= &CAN_NODE_0;
 909:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 910:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
 911:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
 912:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 913:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Enable the transmit event for the selected message object.
 914:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_MO_EnableTxEvent(HandlePtr1->lmobj_ptr[0]);
 915:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 916:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code
 917:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 918:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 919:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_MO_DisableTxEvent(HandlePtr1->lmobj_ptr[0]);
 920:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 921:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 922:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
 923:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
 924:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 925:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 926:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 927:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 928:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
 929:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
 930:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
 931:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 932:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** __STATIC_INLINE void CAN_NODE_MO_DisableTxEvent(const CAN_NODE_LMO_t *const can_lmo)
 933:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** {
 934:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_ASSERT("CAN_NODE_MO_DisableTxEvent: null pointer", can_lmo != NULL);
 935:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_CAN_MO_DisableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_TRANSMIT);
 936:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** }
 937:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 938:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 939:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to disable MO receive event for the selected logical message object.
 940:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        If the receive event already set, then it reset the event by configuring the MOFCR
 941:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        register bit field RXIE.<br>
 942:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param can_lmo is a pointer to a logical message object structure @ref CAN_NODE_LMO_t.
 943:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return None.<BR>
 944:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 945:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 946:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 947:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This function to disable the MO receive event for the selected MO.
 948:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * It configures MOFCR register bit field RXIE. To achieve this functionality
 949:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  API calls XMC_CAN_MO_DisableEvent().
 950:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
 951:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 952:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
 953:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
 954:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 955:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 956:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
 957:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
 958:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
 959:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1= &CAN_NODE_0;
 960:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 961:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
 962:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
 963:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 964:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 965:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //Enable the receive event for the MO
 966:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_MO_EnableRxEvent(HandlePtr1->lmobj_ptr[0]);
 967:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 968:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code
 969:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 970:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_MO_DisableRxEvent(HandlePtr1->lmobj_ptr[0]);
 971:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 972:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 973:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
 974:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
 975:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
 976:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 977:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
 978:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 979:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
 980:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
 981:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
 982:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
 983:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** __STATIC_INLINE void CAN_NODE_MO_DisableRxEvent(const CAN_NODE_LMO_t *const can_lmo)
 984:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** {
 985:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_ASSERT("CAN_NODE_MO_DisableRxEvent: null pointer", can_lmo != NULL);
 986:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_CAN_MO_DisableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_RECEIVE);
 987:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** }
 988:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
 989:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
 990:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to update the data bytes for the selected logical message object. If the selecte
 991:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *      object is of type transmit, then updates the data which passed as an argument to the messag
 992:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param lmo_ptr is a pointer to a logical message object structure of type CAN_NODE_LMO_t.
 993:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param array_data is of type uint8_t* is a pointer to the data byte array to transmit.
 994:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return status of type CAN_NODE_STATUS_t.<BR>
 995:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 996:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
 997:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
 998:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Function to update the data bytes for the selected transmit MO.
 999:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * It configures data registers MODATAL and MODATAH with the new data.
1000:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * To achieve this functionality API calls XMC_CAN_MO_UpdateData().
1001:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
1002:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1003:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
1004:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
1005:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1006:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1007:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
1008:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
1009:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
1010:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   CAN_NODE_STATUS_t status;
1011:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
1012:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   uint8_t can_data_arr[8] = {0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08};
1013:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   uint8_t *array_data;
1014:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1015:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   array_data = can_data_arr;
1016:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1017:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
1018:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
1019:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1020:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //  update data for the MO to transmit
1021:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[0],array_data);
1022:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1023:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     if (status == CAN_NODE_STATUS_SUCCESS)
1024:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
1025:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // message object data updated.
1026:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1027:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // transmit the data
1028:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[0]);
1029:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
1030:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     else
1031:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
1032:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // message object failed to update.
1033:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
1034:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1035:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1036:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
1037:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
1038:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1039:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1040:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1041:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1042:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
1043:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
1044:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
1045:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
1046:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** CAN_NODE_STATUS_t CAN_NODE_MO_UpdateData(const CAN_NODE_LMO_t *const lmo_ptr, uint8_t *array_data);
1047:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
1048:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
1049:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to transmit the data from the configured message object.
1050:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        It verifies whether the transmission is ongoing on message object,and put a transmit
1051:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        request to transmit message object.
1052:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param lmo_ptr is a pointer to a message object structure @ref CAN_NODE_LMO_t.
1053:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return status of type CAN_NODE_STATUS_t.<BR>
1054:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1055:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
1056:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1057:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This function to transmit the data for the selected MO by enabling the transmit request
1058:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *      bit of MOCTR register. To achieve this functionality API calls XMC_CAN_MO_Transmit().
1059:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
1060:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1061:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
1062:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * 
1063:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
1064:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1065:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1066:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
1067:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
1068:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
1069:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   CAN_NODE_STATUS_t mo_tranmit_status;
1070:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   CAN_NODE_STATUS_t status;
1071:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   XMC_CAN_MO_t *MO_Ptr;
1072:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
1073:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   MO_Ptr = HandlePtr1->lmobj_ptr[0]->mo_ptr;
1074:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1075:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
1076:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
1077:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1078:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     mo_tranmit_status = CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[0]);
1079:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     if (mo_tranmit_status == CAN_NODE_STATUS_SUCCESS)
1080:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
1081:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       //message object transmission success.
1082:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // read the TXOK status bit
1083:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[0]);
1084:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1085:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       if (status &  XMC_CAN_MO_STATUS_TX_PENDING)
1086:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       {
1087:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         //Clear the transmit OK flag
1088:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_TX_PENDING);
1089:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       }
1090:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
1091:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     else
1092:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
1093:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // message object failed to transmit.
1094:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
1095:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1096:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1097:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
1098:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
1099:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
1104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
1105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
1106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
1107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** CAN_NODE_STATUS_t CAN_NODE_MO_Transmit(const CAN_NODE_LMO_t *lmo_ptr);
1108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
1109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
1110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to read the data bytes from the receive message object.
1111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        It stores the received data to the message object structure. The API internally
1112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        calls XMC_CAN_MO_Receive(). This API evaluates the selected message object
1113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        is of type receive, then reads the data from MODATAL and MODATAH registers.
1114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param lmo_ptr is a pointer to a logical message object structure.
1115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return status of type CAN_NODE_STATUS_t.<BR>
1116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
1118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This function to reads the received data for the selected MO.
1120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * It reads the data from MODATAL & MODATAH registers. MODATAL contains the lower 4 bytes of data.
1121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * MODATAH contains the higher 4 bytes of the data.
1122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * To achieve this functionality API calls XMC_CAN_MO_Receive().
1123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
1124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
1126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
1127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
1130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
1131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
1132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   CAN_NODE_STATUS_t receive_status;
1133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   CAN_NODE_STATUS_t status;
1134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   XMC_CAN_MO_t *MO_Ptr;
1135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
1136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   MO_Ptr = HandlePtr1->lmobj_ptr[0]->mo_ptr;
1137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
1139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
1140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code
1143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[0]);
1145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //Check receive pending status
1146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     if ( status & XMC_CAN_MO_STATUS_RX_PENDING)
1147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
1148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // Clear the flag
1149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
1150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // Read the received Message object
1151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[0]);
1152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       if (receive_status == CAN_NODE_STATUS_SUCCESS)
1153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       {
1154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         // message object receive success.
1155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       }
1156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       else
1157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       {
1158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         // message object failed to receive.
1159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       }
1160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
1162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
1164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
1165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
1170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
1171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
1172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
1173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** CAN_NODE_STATUS_t CAN_NODE_MO_Receive( CAN_NODE_LMO_t *lmo_ptr);
1174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
1175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
1176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to read the data bytes from the receive message object.
1177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        It stores the received data to the message object structure. The API internally
1178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        calls XMC_CAN_MO_ReceiveData(). This API reads the data from MODATAL and MODATAH register
1179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param lmo_ptr is a pointer to a logical message object structure.
1180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return status of type CAN_NODE_STATUS_t.<BR>
1181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
1183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This function to reads the received data for the selected MO.
1185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * It reads the data from MODATAL & MODATAH registers. MODATAL contains the lower 4 bytes of data.
1186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * MODATAH contains the higher 4 bytes of the data.
1187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * To achieve this functionality API calls XMC_CAN_MO_ReceiveData().
1188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
1189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
1191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
1192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
1195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
1196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
1197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   CAN_NODE_STATUS_t receive_status;
1198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   CAN_NODE_STATUS_t status;
1199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   XMC_CAN_MO_t *MO_Ptr;
1200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
1201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   MO_Ptr = HandlePtr1->lmobj_ptr[0]->mo_ptr;
1202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
1204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
1205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // Application code
1208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[0]);
1210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //Check receive pending status
1211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     if (status & XMC_CAN_MO_STATUS_RX_PENDING)
1212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
1213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // Clear the flag
1214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
1215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // Read the received Message object
1216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       receive_status = CAN_NODE_MO_ReceiveData(HandlePtr1->lmobj_ptr[0]);
1217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       if (receive_status == CAN_NODE_STATUS_SUCCESS)
1218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       {
1219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         // message object receive success.
1220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       }
1221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       else
1222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       {
1223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         // message object failed to receive.
1224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       }
1225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
1227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
1229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
1230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
1235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
1236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
1237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
1238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** CAN_NODE_STATUS_t CAN_NODE_MO_ReceiveData(CAN_NODE_LMO_t *lmo_ptr);
1239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
1240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
1241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to read the current status for the can message object. Which includes informatio
1242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *        like message object transfer status, receive/transmit pending and the list number to whic
1243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         the message object is assigned.
1244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param lmo_ptr is a pointer to a logical message object structure.
1245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return status of type uint32_t.<BR>
1246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
1248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This function to read the status information for the selected MO. Based on the status informatio
1250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  processing on the message object is made. It reads MOSTAT register.
1251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  To achieve this functionality API calls XMC_CAN_MO_GetStatus().
1252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
1253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
1255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
1256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
1259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
1260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
1261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   uint32_t status;
1262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   CAN_NODE_LMO_t *MO_Ptr;
1263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
1264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   MO_Ptr = HandlePtr1->lmobj_ptr[0];
1265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
1266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
1267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     status =  CAN_NODE_MO_GetStatus(CAN_NODE_0.lmobj_ptr[0]);
1270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // For receive status
1271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     if (status & XMC_CAN_MO_STATUS_RX_PENDING)
1272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
1273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // clear the RXOK bit using the below API
1274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       CAN_NODE_MO_ClearStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
1275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
1276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //for transmit status
1277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     if (status &  XMC_CAN_MO_STATUS_TX_PENDING)
1278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
1279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // clear the TXOK bit using the below API
1280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       CAN_NODE_MO_ClearStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_TX_PENDING);
1281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
1282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
1285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
1286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
1291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
1292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
1293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
1294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** uint32_t CAN_NODE_MO_GetStatus(const CAN_NODE_LMO_t *lmo_ptr);
1295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
1296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
1297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to clear the current status for the can message object like,
1298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  message object transfer status, receive/transmit pending and the list number to which
1299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *         the message object is assigned.
1300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param lmo_ptr is a pointer to a logical message object structure.
1301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param mask is a Message object clear status selection.
1302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *             \b Range: Use type @ref XMC_CAN_MO_RESET_STATUS_t. Multiple events can be
1303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *                    combined using \a OR operation.
1304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return None.<BR>
1305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
1307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * This function to read the status information for the selected MO. Based on the status informatio
1309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  processing on the message object is made. It reads MOSTAT register.
1310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  To achieve this functionality API calls XMC_CAN_MO_GetStatus().
1311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
1312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
1314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
1315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
1318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
1319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
1320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   uint32_t status;
1321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   CAN_NODE_LMO_t *MO_Ptr;
1322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
1323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   MO_Ptr = HandlePtr1->lmobj_ptr[0];
1324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init();
1325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
1326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     status =  CAN_NODE_MO_GetStatus(CAN_NODE_0.lmobj_ptr[0]);
1329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     // For receive status
1330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     if ( status & XMC_CAN_MO_STATUS_RX_PENDING)
1331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
1332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // clear the RXOK bit using the below API
1333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       CAN_NODE_MO_ClearStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
1334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
1335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //for transmit status
1336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     if (status &  XMC_CAN_MO_STATUS_TX_PENDING)
1337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     {
1338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       // clear the TXOK bit using the below API
1339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *       CAN_NODE_MO_ClearStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_TX_PENDING);
1340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     }
1341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
1344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
1345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
1350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
1351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
1352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
1353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** void CAN_NODE_MO_ClearStatus(const CAN_NODE_LMO_t *lmo_ptr, const uint32_t mask);
1354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** 
1355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** /**
1356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @brief Function to update the mesasage object identifier.<br>
1357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param lmo_ptr Handle with pointers to static and dynamic content of message object.@ref CAN_NOD
1359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @param id      Message object identifier number.<br>
1360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @return None.
1361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * \par<b>Description:</b><br>
1363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *  It configures mesasage object identifier for the transmit message object.
1365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * <BR>
1366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * Example Usage:
1368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @code
1369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * int main(void)
1372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * {
1373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   DAVE_STATUS_t init_status;
1374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   init_status = DAVE_Init(); //CAN_NODE_Init();
1376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   if (init_status == DAVE_STATUS_SUCCESS)
1378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     //Application code.
1380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     CAN_NODE_MO_UpdateID(CAN_NODE_0.lmobj_ptr[0], 1U);
1381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *     
1383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   // More code here
1384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   while(1)
1385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   {
1386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   }
1388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *
1389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  *   return (1);
1390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * }
1391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  * @endcode
1392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  */
1393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** __STATIC_INLINE void CAN_NODE_MO_UpdateID(const CAN_NODE_LMO_t * const lmo_ptr, const uint32_t id)
1394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h **** {
  92              	 .loc 3 1394 0
  93              	 .cfi_startproc
  94              	 
  95              	 
  96 0000 80B5     	 push {r7,lr}
  97              	.LCFI2:
  98              	 .cfi_def_cfa_offset 8
  99              	 .cfi_offset 7,-8
 100              	 .cfi_offset 14,-4
 101 0002 82B0     	 sub sp,sp,#8
 102              	.LCFI3:
 103              	 .cfi_def_cfa_offset 16
 104 0004 00AF     	 add r7,sp,#0
 105              	.LCFI4:
 106              	 .cfi_def_cfa_register 7
 107 0006 7860     	 str r0,[r7,#4]
 108 0008 3960     	 str r1,[r7]
1395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****   XMC_CAN_MO_SetIdentifier(lmo_ptr->mo_ptr, id);
 109              	 .loc 3 1395 0
 110 000a 7B68     	 ldr r3,[r7,#4]
 111 000c 1B68     	 ldr r3,[r3]
 112 000e 1846     	 mov r0,r3
 113 0010 3968     	 ldr r1,[r7]
 114 0012 FFF7FEFF 	 bl XMC_CAN_MO_SetIdentifier
1396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE\can_node.h ****  }
 115              	 .loc 3 1396 0
 116 0016 0837     	 adds r7,r7,#8
 117              	.LCFI5:
 118              	 .cfi_def_cfa_offset 8
 119 0018 BD46     	 mov sp,r7
 120              	.LCFI6:
 121              	 .cfi_def_cfa_register 13
 122              	 
 123 001a 80BD     	 pop {r7,pc}
 124              	 .cfi_endproc
 125              	.LFE248:
 127              	 .section .text.xCANopenHardwareInit,"ax",%progbits
 128              	 .align 2
 129              	 .global xCANopenHardwareInit
 130              	 .thumb
 131              	 .thumb_func
 133              	xCANopenHardwareInit:
 134              	.LFB433:
 135              	 .file 4 "../CANopen/hardware/CANopenHardware.c"
   1:../CANopen/hardware/CANopenHardware.c **** /**
   2:../CANopen/hardware/CANopenHardware.c ****   ******************************************************************************
   3:../CANopen/hardware/CANopenHardware.c ****   * @file           : CANopenHardware.c
   4:../CANopen/hardware/CANopenHardware.c ****   * @author 		: Muhammed YILDIRIM
   5:../CANopen/hardware/CANopenHardware.c ****   * @brief          : CANopen Hardware driver file
   6:../CANopen/hardware/CANopenHardware.c ****   ******************************************************************************
   7:../CANopen/hardware/CANopenHardware.c ****   * This program is free software: you can redistribute it and/or modify
   8:../CANopen/hardware/CANopenHardware.c ****   * it under the terms of the GNU General Public License as published by
   9:../CANopen/hardware/CANopenHardware.c ****   * the Free Software Foundation, either version 3 of the License, or
  10:../CANopen/hardware/CANopenHardware.c ****   * (at your option) any later version.
  11:../CANopen/hardware/CANopenHardware.c ****   *
  12:../CANopen/hardware/CANopenHardware.c ****   * This program is distributed in the hope that it will be useful,
  13:../CANopen/hardware/CANopenHardware.c ****   * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14:../CANopen/hardware/CANopenHardware.c ****   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  15:../CANopen/hardware/CANopenHardware.c ****   * GNU General Public License for more details.
  16:../CANopen/hardware/CANopenHardware.c ****   *
  17:../CANopen/hardware/CANopenHardware.c ****   * You should have received a copy of the GNU General Public License
  18:../CANopen/hardware/CANopenHardware.c ****   * along with this program.  If not, see <https://www.gnu.org/licenses/>.
  19:../CANopen/hardware/CANopenHardware.c ****   *
  20:../CANopen/hardware/CANopenHardware.c ****   ******************************************************************************
  21:../CANopen/hardware/CANopenHardware.c ****   */
  22:../CANopen/hardware/CANopenHardware.c ****   
  23:../CANopen/hardware/CANopenHardware.c **** /* Includes ------------------------------------------------------------------*/
  24:../CANopen/hardware/CANopenHardware.c **** #include "CANopenHardware.h"
  25:../CANopen/hardware/CANopenHardware.c **** #include "CANopenNode.h"
  26:../CANopen/hardware/CANopenHardware.c **** 
  27:../CANopen/hardware/CANopenHardware.c **** #define TEST_INFINEON_XMC4800
  28:../CANopen/hardware/CANopenHardware.c **** 
  29:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_ESP32
  30:../CANopen/hardware/CANopenHardware.c **** #include "stdio.h"                                     
  31:../CANopen/hardware/CANopenHardware.c **** #include "driver/twai.h"
  32:../CANopen/hardware/CANopenHardware.c **** #endif
  33:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_STM32
  34:../CANopen/hardware/CANopenHardware.c **** #include "can.h"
  35:../CANopen/hardware/CANopenHardware.c **** #include "usart.h"
  36:../CANopen/hardware/CANopenHardware.c **** #endif
  37:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_TI_TMS320F28335
  38:../CANopen/hardware/CANopenHardware.c **** #include "DSP28x_Project.h"     // Device Headerfile and Examples Include File
  39:../CANopen/hardware/CANopenHardware.c **** #include <stdint.h>
  40:../CANopen/hardware/CANopenHardware.c **** #endif
  41:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_INFINEON_XMC4800
  42:../CANopen/hardware/CANopenHardware.c **** #include "DAVE.h"
  43:../CANopen/hardware/CANopenHardware.c **** #endif
  44:../CANopen/hardware/CANopenHardware.c **** 
  45:../CANopen/hardware/CANopenHardware.c **** /* Defines -------------------------------------------------------------------*/
  46:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_ESP32
  47:../CANopen/hardware/CANopenHardware.c **** #define TX_GPIO_NUM                     (GPIO_NUM_21)
  48:../CANopen/hardware/CANopenHardware.c **** #define RX_GPIO_NUM                     (GPIO_NUM_22)
  49:../CANopen/hardware/CANopenHardware.c **** #define TX_TASK_PRIO                    8               //Sending task priority
  50:../CANopen/hardware/CANopenHardware.c **** #define RX_TASK_PRIO                    9               //Receiving task priority
  51:../CANopen/hardware/CANopenHardware.c **** #endif
  52:../CANopen/hardware/CANopenHardware.c **** 
  53:../CANopen/hardware/CANopenHardware.c **** /* Enum definitions ----------------------------------------------------------*/
  54:../CANopen/hardware/CANopenHardware.c **** 
  55:../CANopen/hardware/CANopenHardware.c **** /* Structure definitions -----------------------------------------------------*/
  56:../CANopen/hardware/CANopenHardware.c **** 
  57:../CANopen/hardware/CANopenHardware.c **** /* External variables --------------------------------------------------------*/
  58:../CANopen/hardware/CANopenHardware.c **** 
  59:../CANopen/hardware/CANopenHardware.c **** /* Private variables ---------------------------------------------------------*/
  60:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_ESP32
  61:../CANopen/hardware/CANopenHardware.c **** static const twai_general_config_t g_config = TWAI_GENERAL_CONFIG_DEFAULT(TX_GPIO_NUM, RX_GPIO_NUM,
  62:../CANopen/hardware/CANopenHardware.c **** static const twai_timing_config_t t_config = TWAI_TIMING_CONFIG_1MBITS();
  63:../CANopen/hardware/CANopenHardware.c **** static const twai_filter_config_t f_config = TWAI_FILTER_CONFIG_ACCEPT_ALL();
  64:../CANopen/hardware/CANopenHardware.c **** #endif
  65:../CANopen/hardware/CANopenHardware.c **** 
  66:../CANopen/hardware/CANopenHardware.c **** 
  67:../CANopen/hardware/CANopenHardware.c **** /* Private function prototypes -----------------------------------------------*/
  68:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_TI_TMS320F28335
  69:../CANopen/hardware/CANopenHardware.c **** static void InitCanMailbox ( void );
  70:../CANopen/hardware/CANopenHardware.c **** static void InitTimer ( void );
  71:../CANopen/hardware/CANopenHardware.c **** extern interrupt void Ecan0ISR ( void );
  72:../CANopen/hardware/CANopenHardware.c **** extern interrupt void CPUTimerISR ( void );
  73:../CANopen/hardware/CANopenHardware.c **** #endif
  74:../CANopen/hardware/CANopenHardware.c **** 
  75:../CANopen/hardware/CANopenHardware.c **** /* Functions -----------------------------------------------------------------*/
  76:../CANopen/hardware/CANopenHardware.c **** /**
  77:../CANopen/hardware/CANopenHardware.c ****  * @brief CAN Hardware Initialize
  78:../CANopen/hardware/CANopenHardware.c ****  * 
  79:../CANopen/hardware/CANopenHardware.c ****  * @return CANopenHardwareStatusTypeDef_t 
  80:../CANopen/hardware/CANopenHardware.c ****  */
  81:../CANopen/hardware/CANopenHardware.c **** CANopenHardwareStatusTypeDef_t xCANopenHardwareInit (void)
  82:../CANopen/hardware/CANopenHardware.c **** {
 136              	 .loc 4 82 0
 137              	 .cfi_startproc
 138              	 
 139              	 
 140              	 
 141 0000 80B4     	 push {r7}
 142              	.LCFI7:
 143              	 .cfi_def_cfa_offset 4
 144              	 .cfi_offset 7,-4
 145 0002 00AF     	 add r7,sp,#0
 146              	.LCFI8:
 147              	 .cfi_def_cfa_register 7
  83:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_ESP32
  84:../CANopen/hardware/CANopenHardware.c ****     if (twai_driver_install(&g_config, &t_config, &f_config) != ESP_OK)
  85:../CANopen/hardware/CANopenHardware.c ****         return CAN_OPEN_HARDWARE_ERROR;
  86:../CANopen/hardware/CANopenHardware.c **** 
  87:../CANopen/hardware/CANopenHardware.c ****     if (twai_start() != ESP_OK)
  88:../CANopen/hardware/CANopenHardware.c ****         return CAN_OPEN_HARDWARE_ERROR;
  89:../CANopen/hardware/CANopenHardware.c **** #endif
  90:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_STM32
  91:../CANopen/hardware/CANopenHardware.c ****     /*##-2- Configure the CAN Filter ###########################################*/
  92:../CANopen/hardware/CANopenHardware.c ****     CAN_FilterTypeDef  sFilterConfig;
  93:../CANopen/hardware/CANopenHardware.c **** 
  94:../CANopen/hardware/CANopenHardware.c ****     sFilterConfig.FilterBank = 0;
  95:../CANopen/hardware/CANopenHardware.c ****     sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
  96:../CANopen/hardware/CANopenHardware.c ****     sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
  97:../CANopen/hardware/CANopenHardware.c ****     sFilterConfig.FilterIdHigh = 0x0000;
  98:../CANopen/hardware/CANopenHardware.c ****     sFilterConfig.FilterIdLow = 0x0000;
  99:../CANopen/hardware/CANopenHardware.c ****     sFilterConfig.FilterMaskIdHigh = 0x0000;
 100:../CANopen/hardware/CANopenHardware.c ****     sFilterConfig.FilterMaskIdLow = 0x0000;
 101:../CANopen/hardware/CANopenHardware.c ****     sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 102:../CANopen/hardware/CANopenHardware.c ****     sFilterConfig.FilterActivation = ENABLE;
 103:../CANopen/hardware/CANopenHardware.c ****     sFilterConfig.SlaveStartFilterBank = 14;
 104:../CANopen/hardware/CANopenHardware.c **** 
 105:../CANopen/hardware/CANopenHardware.c ****     if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 106:../CANopen/hardware/CANopenHardware.c ****     {
 107:../CANopen/hardware/CANopenHardware.c ****       /* Filter configuration Error */
 108:../CANopen/hardware/CANopenHardware.c ****       Error_Handler();
 109:../CANopen/hardware/CANopenHardware.c ****       return CAN_OPEN_HARDWARE_ERROR;
 110:../CANopen/hardware/CANopenHardware.c ****     }
 111:../CANopen/hardware/CANopenHardware.c **** 
 112:../CANopen/hardware/CANopenHardware.c ****     HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING); //enable interrupts
 113:../CANopen/hardware/CANopenHardware.c **** 
 114:../CANopen/hardware/CANopenHardware.c ****     if (HAL_CAN_Start(&hcan) != HAL_OK)
 115:../CANopen/hardware/CANopenHardware.c ****     {
 116:../CANopen/hardware/CANopenHardware.c ****         Error_Handler();
 117:../CANopen/hardware/CANopenHardware.c ****         return CAN_OPEN_HARDWARE_ERROR;
 118:../CANopen/hardware/CANopenHardware.c ****     }
 119:../CANopen/hardware/CANopenHardware.c **** #endif
 120:../CANopen/hardware/CANopenHardware.c **** 
 121:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_TI_TMS320F28335
 122:../CANopen/hardware/CANopenHardware.c ****     /* In this case just initialize eCAN-A and eCAN-B */
 123:../CANopen/hardware/CANopenHardware.c ****     InitECan();
 124:../CANopen/hardware/CANopenHardware.c **** 
 125:../CANopen/hardware/CANopenHardware.c ****     /* Timer initialize */
 126:../CANopen/hardware/CANopenHardware.c ****     InitTimer();
 127:../CANopen/hardware/CANopenHardware.c **** 
 128:../CANopen/hardware/CANopenHardware.c ****     /* Mailbox initialize */
 129:../CANopen/hardware/CANopenHardware.c ****     InitCanMailbox();
 130:../CANopen/hardware/CANopenHardware.c **** #endif
 131:../CANopen/hardware/CANopenHardware.c **** 
 132:../CANopen/hardware/CANopenHardware.c ****     return CAN_OPEN_HARDWARE_OK;
 148              	 .loc 4 132 0
 149 0004 0023     	 movs r3,#0
 133:../CANopen/hardware/CANopenHardware.c **** }
 150              	 .loc 4 133 0
 151 0006 1846     	 mov r0,r3
 152 0008 BD46     	 mov sp,r7
 153              	.LCFI9:
 154              	 .cfi_def_cfa_register 13
 155              	 
 156 000a 5DF8047B 	 ldr r7,[sp],#4
 157              	.LCFI10:
 158              	 .cfi_restore 7
 159              	 .cfi_def_cfa_offset 0
 160 000e 7047     	 bx lr
 161              	 .cfi_endproc
 162              	.LFE433:
 164              	 .section .text.vLogTransmit,"ax",%progbits
 165              	 .align 2
 166              	 .global vLogTransmit
 167              	 .thumb
 168              	 .thumb_func
 170              	vLogTransmit:
 171              	.LFB434:
 134:../CANopen/hardware/CANopenHardware.c **** 
 135:../CANopen/hardware/CANopenHardware.c **** 
 136:../CANopen/hardware/CANopenHardware.c **** /**
 137:../CANopen/hardware/CANopenHardware.c ****  * @brief Transmit function for LOG
 138:../CANopen/hardware/CANopenHardware.c ****  * 
 139:../CANopen/hardware/CANopenHardware.c ****  */
 140:../CANopen/hardware/CANopenHardware.c **** void vLogTransmit (int32_t lCharacter)
 141:../CANopen/hardware/CANopenHardware.c **** {
 172              	 .loc 4 141 0
 173              	 .cfi_startproc
 174              	 
 175              	 
 176              	 
 177 0000 80B4     	 push {r7}
 178              	.LCFI11:
 179              	 .cfi_def_cfa_offset 4
 180              	 .cfi_offset 7,-4
 181 0002 83B0     	 sub sp,sp,#12
 182              	.LCFI12:
 183              	 .cfi_def_cfa_offset 16
 184 0004 00AF     	 add r7,sp,#0
 185              	.LCFI13:
 186              	 .cfi_def_cfa_register 7
 187 0006 7860     	 str r0,[r7,#4]
 142:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_ESP32
 143:../CANopen/hardware/CANopenHardware.c ****     printf("%c", (char)lCharacter);
 144:../CANopen/hardware/CANopenHardware.c **** #endif
 145:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_STM32
 146:../CANopen/hardware/CANopenHardware.c ****     HAL_UART_Transmit(&huart2, (uint8_t *)&lCharacter, 1, 1000);
 147:../CANopen/hardware/CANopenHardware.c **** #endif
 148:../CANopen/hardware/CANopenHardware.c **** }
 188              	 .loc 4 148 0
 189 0008 0C37     	 adds r7,r7,#12
 190              	.LCFI14:
 191              	 .cfi_def_cfa_offset 4
 192 000a BD46     	 mov sp,r7
 193              	.LCFI15:
 194              	 .cfi_def_cfa_register 13
 195              	 
 196 000c 5DF8047B 	 ldr r7,[sp],#4
 197              	.LCFI16:
 198              	 .cfi_restore 7
 199              	 .cfi_def_cfa_offset 0
 200 0010 7047     	 bx lr
 201              	 .cfi_endproc
 202              	.LFE434:
 204 0012 00BF     	 .section .text.vResetModule,"ax",%progbits
 205              	 .align 2
 206              	 .global vResetModule
 207              	 .thumb
 208              	 .thumb_func
 210              	vResetModule:
 211              	.LFB435:
 149:../CANopen/hardware/CANopenHardware.c **** 
 150:../CANopen/hardware/CANopenHardware.c **** 
 151:../CANopen/hardware/CANopenHardware.c **** /**
 152:../CANopen/hardware/CANopenHardware.c ****  * @brief Reset MCU
 153:../CANopen/hardware/CANopenHardware.c ****  * 
 154:../CANopen/hardware/CANopenHardware.c ****  */
 155:../CANopen/hardware/CANopenHardware.c **** void vResetModule (void)
 156:../CANopen/hardware/CANopenHardware.c **** {
 212              	 .loc 4 156 0
 213              	 .cfi_startproc
 214              	 
 215              	 
 216 0000 80B5     	 push {r7,lr}
 217              	.LCFI17:
 218              	 .cfi_def_cfa_offset 8
 219              	 .cfi_offset 7,-8
 220              	 .cfi_offset 14,-4
 221 0002 00AF     	 add r7,sp,#0
 222              	.LCFI18:
 223              	 .cfi_def_cfa_register 7
 157:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_ESP32
 158:../CANopen/hardware/CANopenHardware.c ****     esp_restart();
 159:../CANopen/hardware/CANopenHardware.c **** #endif
 160:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_INFINEON_XMC4800
 161:../CANopen/hardware/CANopenHardware.c ****     __NVIC_SystemReset();
 224              	 .loc 4 161 0
 225 0004 FFF7FEFF 	 bl __NVIC_SystemReset
 226              	 .cfi_endproc
 227              	.LFE435:
 229              	 .section .text.xCANTransmitMessage,"ax",%progbits
 230              	 .align 2
 231              	 .global xCANTransmitMessage
 232              	 .thumb
 233              	 .thumb_func
 235              	xCANTransmitMessage:
 236              	.LFB436:
 162:../CANopen/hardware/CANopenHardware.c **** #endif
 163:../CANopen/hardware/CANopenHardware.c **** 
 164:../CANopen/hardware/CANopenHardware.c **** }
 165:../CANopen/hardware/CANopenHardware.c **** 
 166:../CANopen/hardware/CANopenHardware.c **** 
 167:../CANopen/hardware/CANopenHardware.c **** /**
 168:../CANopen/hardware/CANopenHardware.c ****  * @brief CAN Transmit message
 169:../CANopen/hardware/CANopenHardware.c ****  * @param message 
 170:../CANopen/hardware/CANopenHardware.c ****  * @return CANopenNodeStatusTypeDef_t
 171:../CANopen/hardware/CANopenHardware.c ****  *         CAN_OPEN_NODE_OK: Transmit message successfully
 172:../CANopen/hardware/CANopenHardware.c ****  *         CAN_OPEN_NODE_ERROR: Error transmit message
 173:../CANopen/hardware/CANopenHardware.c ****  */
 174:../CANopen/hardware/CANopenHardware.c **** CANopenNodeStatusTypeDef_t xCANTransmitMessage (CO_CANtx_t *xMessage)
 175:../CANopen/hardware/CANopenHardware.c **** {
 237              	 .loc 4 175 0
 238              	 .cfi_startproc
 239              	 
 240              	 
 241 0000 80B5     	 push {r7,lr}
 242              	.LCFI19:
 243              	 .cfi_def_cfa_offset 8
 244              	 .cfi_offset 7,-8
 245              	 .cfi_offset 14,-4
 246 0002 84B0     	 sub sp,sp,#16
 247              	.LCFI20:
 248              	 .cfi_def_cfa_offset 24
 249 0004 00AF     	 add r7,sp,#0
 250              	.LCFI21:
 251              	 .cfi_def_cfa_register 7
 252 0006 7860     	 str r0,[r7,#4]
 176:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_ESP32
 177:../CANopen/hardware/CANopenHardware.c ****     twai_message_t msg;
 178:../CANopen/hardware/CANopenHardware.c ****     msg.identifier = xMessage->ident;
 179:../CANopen/hardware/CANopenHardware.c ****     msg.data_length_code = xMessage->DLC;
 180:../CANopen/hardware/CANopenHardware.c ****     msg.flags = TWAI_MSG_FLAG_NONE;
 181:../CANopen/hardware/CANopenHardware.c **** 
 182:../CANopen/hardware/CANopenHardware.c ****     for (uint8_t i = 0; i < 8; i++)
 183:../CANopen/hardware/CANopenHardware.c ****       msg.data[i] = xMessage->data[i];
 184:../CANopen/hardware/CANopenHardware.c **** 
 185:../CANopen/hardware/CANopenHardware.c ****     esp_err_t ret = twai_transmit(&msg, pdMS_TO_TICKS(1000));
 186:../CANopen/hardware/CANopenHardware.c **** 
 187:../CANopen/hardware/CANopenHardware.c ****     if (ret == ESP_OK)
 188:../CANopen/hardware/CANopenHardware.c ****         return CAN_OPEN_NODE_OK;
 189:../CANopen/hardware/CANopenHardware.c **** 
 190:../CANopen/hardware/CANopenHardware.c **** #endif
 191:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_STM32
 192:../CANopen/hardware/CANopenHardware.c ****     CAN_TxHeaderTypeDef header;
 193:../CANopen/hardware/CANopenHardware.c ****     uint8_t data[8];
 194:../CANopen/hardware/CANopenHardware.c ****     uint32_t mailbox;
 195:../CANopen/hardware/CANopenHardware.c **** 
 196:../CANopen/hardware/CANopenHardware.c ****     header.DLC = xMessage->DLC;
 197:../CANopen/hardware/CANopenHardware.c ****     header.StdId = xMessage->ident;
 198:../CANopen/hardware/CANopenHardware.c ****     header.IDE = CAN_ID_STD;
 199:../CANopen/hardware/CANopenHardware.c ****     header.RTR = CAN_RTR_DATA;
 200:../CANopen/hardware/CANopenHardware.c ****     header.ExtId = 0x00;
 201:../CANopen/hardware/CANopenHardware.c ****     header.TransmitGlobalTime = DISABLE;
 202:../CANopen/hardware/CANopenHardware.c **** 
 203:../CANopen/hardware/CANopenHardware.c ****     for (uint8_t i = 0; i < 8; i++)
 204:../CANopen/hardware/CANopenHardware.c ****     {
 205:../CANopen/hardware/CANopenHardware.c ****     	data[i] = xMessage->data[i];
 206:../CANopen/hardware/CANopenHardware.c ****     }
 207:../CANopen/hardware/CANopenHardware.c **** 
 208:../CANopen/hardware/CANopenHardware.c **** 	HAL_CAN_AddTxMessage(&hcan, &header, data, &mailbox);
 209:../CANopen/hardware/CANopenHardware.c **** 
 210:../CANopen/hardware/CANopenHardware.c **** 	while(HAL_CAN_IsTxMessagePending(&hcan, mailbox));
 211:../CANopen/hardware/CANopenHardware.c **** 
 212:../CANopen/hardware/CANopenHardware.c **** 	return CAN_OPEN_NODE_OK;
 213:../CANopen/hardware/CANopenHardware.c **** 
 214:../CANopen/hardware/CANopenHardware.c **** #endif
 215:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_TI_TMS320F28335
 216:../CANopen/hardware/CANopenHardware.c **** 	volatile static struct ECAN_REGS ECanaShadow;
 217:../CANopen/hardware/CANopenHardware.c **** 
 218:../CANopen/hardware/CANopenHardware.c ****     uint16_t usNumberMailbox = 0;
 219:../CANopen/hardware/CANopenHardware.c ****     usNumberMailbox |= (1 << 5);
 220:../CANopen/hardware/CANopenHardware.c **** 
 221:../CANopen/hardware/CANopenHardware.c ****     ECanaShadow.CANME.all = ECanaRegs.CANME.all;
 222:../CANopen/hardware/CANopenHardware.c ****     ECanaShadow.CANME.bit.ME5 = 0;
 223:../CANopen/hardware/CANopenHardware.c ****     ECanaRegs.CANME.all = ECanaShadow.CANME.all;
 224:../CANopen/hardware/CANopenHardware.c **** 
 225:../CANopen/hardware/CANopenHardware.c ****     ECanaMboxes.MBOX5.MSGID.bit.IDE = 0;
 226:../CANopen/hardware/CANopenHardware.c ****     ECanaMboxes.MBOX5.MSGID.bit.STDMSGID = xMessage->ident;
 227:../CANopen/hardware/CANopenHardware.c ****     ECanaMboxes.MBOX5.MSGCTRL.bit.DLC = xMessage->DLC;
 228:../CANopen/hardware/CANopenHardware.c ****     ECanaMboxes.MBOX5.MDL.byte.BYTE0 = xMessage->data[0];
 229:../CANopen/hardware/CANopenHardware.c ****     ECanaMboxes.MBOX5.MDL.byte.BYTE1 = xMessage->data[1];
 230:../CANopen/hardware/CANopenHardware.c ****     ECanaMboxes.MBOX5.MDL.byte.BYTE2 = xMessage->data[2];
 231:../CANopen/hardware/CANopenHardware.c ****     ECanaMboxes.MBOX5.MDL.byte.BYTE3 = xMessage->data[3];
 232:../CANopen/hardware/CANopenHardware.c ****     ECanaMboxes.MBOX5.MDH.byte.BYTE4 = xMessage->data[4];
 233:../CANopen/hardware/CANopenHardware.c ****     ECanaMboxes.MBOX5.MDH.byte.BYTE5 = xMessage->data[5];
 234:../CANopen/hardware/CANopenHardware.c ****     ECanaMboxes.MBOX5.MDH.byte.BYTE6 = xMessage->data[6];
 235:../CANopen/hardware/CANopenHardware.c ****     ECanaMboxes.MBOX5.MDH.byte.BYTE7 = xMessage->data[7];
 236:../CANopen/hardware/CANopenHardware.c **** 
 237:../CANopen/hardware/CANopenHardware.c ****     ECanaShadow.CANME.all = ECanaRegs.CANME.all;
 238:../CANopen/hardware/CANopenHardware.c ****     ECanaShadow.CANME.bit.ME5 = 1;
 239:../CANopen/hardware/CANopenHardware.c ****     ECanaRegs.CANME.all = ECanaShadow.CANME.all;
 240:../CANopen/hardware/CANopenHardware.c **** 
 241:../CANopen/hardware/CANopenHardware.c ****     ECanaRegs.CANTRS.all |= usNumberMailbox;
 242:../CANopen/hardware/CANopenHardware.c **** 
 243:../CANopen/hardware/CANopenHardware.c ****     do
 244:../CANopen/hardware/CANopenHardware.c ****     {
 245:../CANopen/hardware/CANopenHardware.c ****         ECanaShadow.CANTA.all = ECanaRegs.CANTA.all;
 246:../CANopen/hardware/CANopenHardware.c ****     } while((ECanaShadow.CANTA.all & usNumberMailbox) == 0 );
 247:../CANopen/hardware/CANopenHardware.c **** 
 248:../CANopen/hardware/CANopenHardware.c **** #endif
 249:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_INFINEON_XMC4800
 250:../CANopen/hardware/CANopenHardware.c ****     CAN_NODE_STATUS_t status;
 251:../CANopen/hardware/CANopenHardware.c ****     const CAN_NODE_LMO_t *HandlePtr = CAN_NODE_0.lmobj_ptr[0];
 253              	 .loc 4 251 0
 254 0008 0E4B     	 ldr r3,.L13
 255 000a DB68     	 ldr r3,[r3,#12]
 256 000c FB60     	 str r3,[r7,#12]
 252:../CANopen/hardware/CANopenHardware.c **** 
 253:../CANopen/hardware/CANopenHardware.c ****     CAN_NODE_MO_UpdateID(HandlePtr, xMessage->ident);
 257              	 .loc 4 253 0
 258 000e 7B68     	 ldr r3,[r7,#4]
 259 0010 1B68     	 ldr r3,[r3]
 260 0012 F868     	 ldr r0,[r7,#12]
 261 0014 1946     	 mov r1,r3
 262 0016 FFF7FEFF 	 bl CAN_NODE_MO_UpdateID
 254:../CANopen/hardware/CANopenHardware.c ****     status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr, xMessage->data);
 263              	 .loc 4 254 0
 264 001a 7B68     	 ldr r3,[r7,#4]
 265 001c 0533     	 adds r3,r3,#5
 266 001e F868     	 ldr r0,[r7,#12]
 267 0020 1946     	 mov r1,r3
 268 0022 FFF7FEFF 	 bl CAN_NODE_MO_UpdateData
 269 0026 0346     	 mov r3,r0
 270 0028 FB72     	 strb r3,[r7,#11]
 255:../CANopen/hardware/CANopenHardware.c **** 
 256:../CANopen/hardware/CANopenHardware.c ****     if (status == CAN_NODE_STATUS_SUCCESS)
 271              	 .loc 4 256 0
 272 002a FB7A     	 ldrb r3,[r7,#11]
 273 002c 002B     	 cmp r3,#0
 274 002e 04D1     	 bne .L11
 257:../CANopen/hardware/CANopenHardware.c ****     {
 258:../CANopen/hardware/CANopenHardware.c ****     	CAN_NODE_MO_Transmit(HandlePtr);
 275              	 .loc 4 258 0
 276 0030 F868     	 ldr r0,[r7,#12]
 277 0032 FFF7FEFF 	 bl CAN_NODE_MO_Transmit
 259:../CANopen/hardware/CANopenHardware.c ****     	return CAN_OPEN_NODE_OK;
 278              	 .loc 4 259 0
 279 0036 0023     	 movs r3,#0
 280 0038 00E0     	 b .L12
 281              	.L11:
 260:../CANopen/hardware/CANopenHardware.c ****     }
 261:../CANopen/hardware/CANopenHardware.c **** #endif
 262:../CANopen/hardware/CANopenHardware.c ****     return CAN_OPEN_NODE_ERROR;
 282              	 .loc 4 262 0
 283 003a 0123     	 movs r3,#1
 284              	.L12:
 263:../CANopen/hardware/CANopenHardware.c **** }
 285              	 .loc 4 263 0
 286 003c 1846     	 mov r0,r3
 287 003e 1037     	 adds r7,r7,#16
 288              	.LCFI22:
 289              	 .cfi_def_cfa_offset 8
 290 0040 BD46     	 mov sp,r7
 291              	.LCFI23:
 292              	 .cfi_def_cfa_register 13
 293              	 
 294 0042 80BD     	 pop {r7,pc}
 295              	.L14:
 296              	 .align 2
 297              	.L13:
 298 0044 00000000 	 .word CAN_NODE_0
 299              	 .cfi_endproc
 300              	.LFE436:
 302              	 .section .text.xCANReceiveMessage,"ax",%progbits
 303              	 .align 2
 304              	 .global xCANReceiveMessage
 305              	 .thumb
 306              	 .thumb_func
 308              	xCANReceiveMessage:
 309              	.LFB437:
 264:../CANopen/hardware/CANopenHardware.c **** 
 265:../CANopen/hardware/CANopenHardware.c **** 
 266:../CANopen/hardware/CANopenHardware.c **** /**
 267:../CANopen/hardware/CANopenHardware.c ****  * @brief CAN Receive message
 268:../CANopen/hardware/CANopenHardware.c ****  * @param message 
 269:../CANopen/hardware/CANopenHardware.c ****  * @return CANopenNodeStatusTypeDef_t 
 270:../CANopen/hardware/CANopenHardware.c ****  *         CAN_OPEN_NODE_OK: Message received successfully
 271:../CANopen/hardware/CANopenHardware.c ****  *         CAN_OPEN_NODE_ERROR: No received message
 272:../CANopen/hardware/CANopenHardware.c ****  */
 273:../CANopen/hardware/CANopenHardware.c **** CANopenNodeStatusTypeDef_t xCANReceiveMessage (CO_CANrxMsg_t *xMessage)
 274:../CANopen/hardware/CANopenHardware.c **** {
 310              	 .loc 4 274 0
 311              	 .cfi_startproc
 312              	 
 313              	 
 314 0000 80B5     	 push {r7,lr}
 315              	.LCFI24:
 316              	 .cfi_def_cfa_offset 8
 317              	 .cfi_offset 7,-8
 318              	 .cfi_offset 14,-4
 319 0002 86B0     	 sub sp,sp,#24
 320              	.LCFI25:
 321              	 .cfi_def_cfa_offset 32
 322 0004 00AF     	 add r7,sp,#0
 323              	.LCFI26:
 324              	 .cfi_def_cfa_register 7
 325 0006 7860     	 str r0,[r7,#4]
 275:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_ESP32
 276:../CANopen/hardware/CANopenHardware.c ****     twai_status_info_t esp_twai_hw_status;
 277:../CANopen/hardware/CANopenHardware.c ****     twai_message_t receive_can_message;
 278:../CANopen/hardware/CANopenHardware.c **** 
 279:../CANopen/hardware/CANopenHardware.c ****     twai_get_status_info(&esp_twai_hw_status);
 280:../CANopen/hardware/CANopenHardware.c **** 
 281:../CANopen/hardware/CANopenHardware.c ****     if(esp_twai_hw_status.msgs_to_rx != 0)
 282:../CANopen/hardware/CANopenHardware.c ****     {
 283:../CANopen/hardware/CANopenHardware.c ****         twai_receive(&receive_can_message, pdMS_TO_TICKS(1000));
 284:../CANopen/hardware/CANopenHardware.c ****         xMessage->ident = receive_can_message.identifier;
 285:../CANopen/hardware/CANopenHardware.c ****         xMessage->DLC = receive_can_message.data_length_code;
 286:../CANopen/hardware/CANopenHardware.c **** 
 287:../CANopen/hardware/CANopenHardware.c ****         for (uint8_t i = 0; i < 8; i++)
 288:../CANopen/hardware/CANopenHardware.c ****             xMessage->data[i] = receive_can_message.data[i];                     
 289:../CANopen/hardware/CANopenHardware.c **** 
 290:../CANopen/hardware/CANopenHardware.c ****         return CAN_OPEN_NODE_OK;
 291:../CANopen/hardware/CANopenHardware.c ****     }
 292:../CANopen/hardware/CANopenHardware.c **** 
 293:../CANopen/hardware/CANopenHardware.c ****     return CAN_OPEN_NODE_ERROR;
 294:../CANopen/hardware/CANopenHardware.c **** #endif
 295:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_STM32
 296:../CANopen/hardware/CANopenHardware.c ****    CAN_RxHeaderTypeDef header;
 297:../CANopen/hardware/CANopenHardware.c ****    uint8_t data[8];
 298:../CANopen/hardware/CANopenHardware.c **** 
 299:../CANopen/hardware/CANopenHardware.c ****    /* Get RX message */
 300:../CANopen/hardware/CANopenHardware.c ****    if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &header, data) != HAL_OK)
 301:../CANopen/hardware/CANopenHardware.c ****    {
 302:../CANopen/hardware/CANopenHardware.c ****      /* Reception Error */
 303:../CANopen/hardware/CANopenHardware.c ****      Error_Handler();
 304:../CANopen/hardware/CANopenHardware.c ****      return CAN_OPEN_NODE_ERROR;
 305:../CANopen/hardware/CANopenHardware.c ****    }
 306:../CANopen/hardware/CANopenHardware.c **** 
 307:../CANopen/hardware/CANopenHardware.c ****    xMessage->ident = header.StdId;
 308:../CANopen/hardware/CANopenHardware.c ****    xMessage->DLC = header.DLC;
 309:../CANopen/hardware/CANopenHardware.c **** 
 310:../CANopen/hardware/CANopenHardware.c ****    for (uint8_t i = 0; i < 8; i++)
 311:../CANopen/hardware/CANopenHardware.c ****    {
 312:../CANopen/hardware/CANopenHardware.c ****        xMessage->data[i] = data[i];
 313:../CANopen/hardware/CANopenHardware.c ****    }
 314:../CANopen/hardware/CANopenHardware.c **** 
 315:../CANopen/hardware/CANopenHardware.c ****    return CAN_OPEN_NODE_OK;
 316:../CANopen/hardware/CANopenHardware.c **** #endif
 317:../CANopen/hardware/CANopenHardware.c **** 
 318:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_TI_TMS320F28335
 319:../CANopen/hardware/CANopenHardware.c ****    volatile static struct MBOX *Mailbox;
 320:../CANopen/hardware/CANopenHardware.c **** 
 321:../CANopen/hardware/CANopenHardware.c ****    Mailbox = &ECanaMboxes.MBOX16;
 322:../CANopen/hardware/CANopenHardware.c **** 
 323:../CANopen/hardware/CANopenHardware.c ****    xMessage->ident = Mailbox->MSGID.bit.STDMSGID;
 324:../CANopen/hardware/CANopenHardware.c ****    xMessage->DLC = Mailbox->MSGCTRL.bit.DLC;
 325:../CANopen/hardware/CANopenHardware.c ****    xMessage->data[0] = Mailbox->MDL.byte.BYTE0;
 326:../CANopen/hardware/CANopenHardware.c ****    xMessage->data[1] = Mailbox->MDL.byte.BYTE1;
 327:../CANopen/hardware/CANopenHardware.c ****    xMessage->data[2] = Mailbox->MDL.byte.BYTE2;
 328:../CANopen/hardware/CANopenHardware.c ****    xMessage->data[3] = Mailbox->MDL.byte.BYTE3;
 329:../CANopen/hardware/CANopenHardware.c ****    xMessage->data[4] = Mailbox->MDH.byte.BYTE4;
 330:../CANopen/hardware/CANopenHardware.c ****    xMessage->data[5] = Mailbox->MDH.byte.BYTE5;
 331:../CANopen/hardware/CANopenHardware.c ****    xMessage->data[6] = Mailbox->MDH.byte.BYTE6;
 332:../CANopen/hardware/CANopenHardware.c ****    xMessage->data[7] = Mailbox->MDH.byte.BYTE7;
 333:../CANopen/hardware/CANopenHardware.c **** 
 334:../CANopen/hardware/CANopenHardware.c ****    return CAN_OPEN_NODE_OK;
 335:../CANopen/hardware/CANopenHardware.c **** #endif
 336:../CANopen/hardware/CANopenHardware.c **** #ifdef TEST_INFINEON_XMC4800
 337:../CANopen/hardware/CANopenHardware.c ****     CAN_NODE_LMO_t *HandlePtr = CAN_NODE_0.lmobj_ptr[1];
 326              	 .loc 4 337 0
 327 0008 1C4B     	 ldr r3,.L20
 328 000a 1B69     	 ldr r3,[r3,#16]
 329 000c 3B61     	 str r3,[r7,#16]
 338:../CANopen/hardware/CANopenHardware.c **** 	XMC_CAN_MO_t *MessagePtr = HandlePtr->mo_ptr;
 330              	 .loc 4 338 0
 331 000e 3B69     	 ldr r3,[r7,#16]
 332 0010 1B68     	 ldr r3,[r3]
 333 0012 FB60     	 str r3,[r7,#12]
 339:../CANopen/hardware/CANopenHardware.c **** 
 340:../CANopen/hardware/CANopenHardware.c **** 	if(CAN_NODE_MO_GetStatus(HandlePtr) & XMC_CAN_MO_STATUS_RX_PENDING)
 334              	 .loc 4 340 0
 335 0014 3869     	 ldr r0,[r7,#16]
 336 0016 FFF7FEFF 	 bl CAN_NODE_MO_GetStatus
 337 001a 0346     	 mov r3,r0
 338 001c 03F00103 	 and r3,r3,#1
 339 0020 002B     	 cmp r3,#0
 340 0022 26D0     	 beq .L16
 341:../CANopen/hardware/CANopenHardware.c **** 	{
 342:../CANopen/hardware/CANopenHardware.c ****        CAN_NODE_MO_ClearStatus(HandlePtr, XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 341              	 .loc 4 342 0
 342 0024 3869     	 ldr r0,[r7,#16]
 343 0026 0121     	 movs r1,#1
 344 0028 FFF7FEFF 	 bl CAN_NODE_MO_ClearStatus
 343:../CANopen/hardware/CANopenHardware.c ****        CAN_NODE_MO_Receive(HandlePtr);
 345              	 .loc 4 343 0
 346 002c 3869     	 ldr r0,[r7,#16]
 347 002e FFF7FEFF 	 bl CAN_NODE_MO_Receive
 344:../CANopen/hardware/CANopenHardware.c **** 
 345:../CANopen/hardware/CANopenHardware.c ****        xMessage->ident = MessagePtr->can_identifier;
 348              	 .loc 4 345 0
 349 0032 FB68     	 ldr r3,[r7,#12]
 350 0034 5B68     	 ldr r3,[r3,#4]
 351 0036 C3F31C03 	 ubfx r3,r3,#0,#29
 352 003a 1A46     	 mov r2,r3
 353 003c 7B68     	 ldr r3,[r7,#4]
 354 003e 1A60     	 str r2,[r3]
 346:../CANopen/hardware/CANopenHardware.c ****        xMessage->DLC = MessagePtr->can_data_length;
 355              	 .loc 4 346 0
 356 0040 FB68     	 ldr r3,[r7,#12]
 357 0042 1A7B     	 ldrb r2,[r3,#12]
 358 0044 7B68     	 ldr r3,[r7,#4]
 359 0046 1A71     	 strb r2,[r3,#4]
 360              	.LBB10:
 347:../CANopen/hardware/CANopenHardware.c ****        for(int i = 0; i < 8; i++)
 361              	 .loc 4 347 0
 362 0048 0023     	 movs r3,#0
 363 004a 7B61     	 str r3,[r7,#20]
 364 004c 0CE0     	 b .L17
 365              	.L18:
 348:../CANopen/hardware/CANopenHardware.c ****     	   xMessage->data[i] = MessagePtr->can_data_byte[i];
 366              	 .loc 4 348 0 discriminator 3
 367 004e FA68     	 ldr r2,[r7,#12]
 368 0050 7B69     	 ldr r3,[r7,#20]
 369 0052 1344     	 add r3,r3,r2
 370 0054 1033     	 adds r3,r3,#16
 371 0056 1978     	 ldrb r1,[r3]
 372 0058 7A68     	 ldr r2,[r7,#4]
 373 005a 7B69     	 ldr r3,[r7,#20]
 374 005c 1344     	 add r3,r3,r2
 375 005e 0A46     	 mov r2,r1
 376 0060 5A71     	 strb r2,[r3,#5]
 347:../CANopen/hardware/CANopenHardware.c ****        for(int i = 0; i < 8; i++)
 377              	 .loc 4 347 0 discriminator 3
 378 0062 7B69     	 ldr r3,[r7,#20]
 379 0064 0133     	 adds r3,r3,#1
 380 0066 7B61     	 str r3,[r7,#20]
 381              	.L17:
 347:../CANopen/hardware/CANopenHardware.c ****        for(int i = 0; i < 8; i++)
 382              	 .loc 4 347 0 is_stmt 0 discriminator 1
 383 0068 7B69     	 ldr r3,[r7,#20]
 384 006a 072B     	 cmp r3,#7
 385 006c EFDD     	 ble .L18
 386              	.LBE10:
 349:../CANopen/hardware/CANopenHardware.c **** 
 350:../CANopen/hardware/CANopenHardware.c ****        return CAN_OPEN_NODE_OK;
 387              	 .loc 4 350 0 is_stmt 1
 388 006e 0023     	 movs r3,#0
 389 0070 00E0     	 b .L19
 390              	.L16:
 351:../CANopen/hardware/CANopenHardware.c **** 	}
 352:../CANopen/hardware/CANopenHardware.c **** 	return CAN_OPEN_NODE_ERROR;
 391              	 .loc 4 352 0
 392 0072 0123     	 movs r3,#1
 393              	.L19:
 353:../CANopen/hardware/CANopenHardware.c **** #endif
 354:../CANopen/hardware/CANopenHardware.c **** }
 394              	 .loc 4 354 0
 395 0074 1846     	 mov r0,r3
 396 0076 1837     	 adds r7,r7,#24
 397              	.LCFI27:
 398              	 .cfi_def_cfa_offset 8
 399 0078 BD46     	 mov sp,r7
 400              	.LCFI28:
 401              	 .cfi_def_cfa_register 13
 402              	 
 403 007a 80BD     	 pop {r7,pc}
 404              	.L21:
 405              	 .align 2
 406              	.L20:
 407 007c 00000000 	 .word CAN_NODE_0
 408              	 .cfi_endproc
 409              	.LFE437:
 411              	 .text
 412              	.Letext0:
 413              	 .file 5 "d:\\programs\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 414              	 .file 6 "d:\\programs\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 415              	 .file 7 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/CANopen/driver/CO_driver_target.h"
 416              	 .file 8 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/CANopen/CANopenNode.h"
 417              	 .file 9 "../CANopen/hardware/CANopenHardware.h"
 418              	 .file 10 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Infineon/XMC4800_series/Include/XMC4800.h"
 419              	 .file 11 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc/xmc_gpio.h"
 420              	 .file 12 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc/xmc4_gpio.h"
 421              	 .file 13 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc/xmc_can.h"
 422              	 .file 14 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/GLOBAL_CAN/global_can.h"
 423              	 .file 15 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Infineon/XMC4800_series/Include/system_XMC4800.h"
 424              	 .file 16 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/CAN_NODE/can_node_extern.h"
DEFINED SYMBOLS
                            *ABS*:00000000 CANopenHardware.c
    {standard input}:20     .text.__NVIC_SystemReset:00000000 $t
    {standard input}:24     .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
    {standard input}:79     .text.__NVIC_SystemReset:00000020 $d
    {standard input}:85     .text.CAN_NODE_MO_UpdateID:00000000 $t
    {standard input}:89     .text.CAN_NODE_MO_UpdateID:00000000 CAN_NODE_MO_UpdateID
    {standard input}:128    .text.xCANopenHardwareInit:00000000 $t
    {standard input}:133    .text.xCANopenHardwareInit:00000000 xCANopenHardwareInit
    {standard input}:165    .text.vLogTransmit:00000000 $t
    {standard input}:170    .text.vLogTransmit:00000000 vLogTransmit
    {standard input}:205    .text.vResetModule:00000000 $t
    {standard input}:210    .text.vResetModule:00000000 vResetModule
    {standard input}:230    .text.xCANTransmitMessage:00000000 $t
    {standard input}:235    .text.xCANTransmitMessage:00000000 xCANTransmitMessage
    {standard input}:298    .text.xCANTransmitMessage:00000044 $d
    {standard input}:303    .text.xCANReceiveMessage:00000000 $t
    {standard input}:308    .text.xCANReceiveMessage:00000000 xCANReceiveMessage
    {standard input}:407    .text.xCANReceiveMessage:0000007c $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_CAN_MO_SetIdentifier
CAN_NODE_MO_UpdateData
CAN_NODE_MO_Transmit
CAN_NODE_0
CAN_NODE_MO_GetStatus
CAN_NODE_MO_ClearStatus
CAN_NODE_MO_Receive
