// Seed: 1510466937
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wand id_6;
  assign id_4 = 1 ^ id_2 ^ id_5;
  wire id_7;
  id_8(
      1'b0 == 1
  );
  always_latch id_6 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input tri1 id_2,
    input wire id_3,
    input supply1 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    output supply1 id_8,
    output supply0 id_9,
    output wand id_10,
    input wand id_11,
    input wor id_12,
    output tri0 id_13,
    output uwire id_14,
    input wor id_15
);
  wire id_17;
  module_0(
      id_17, id_17, id_17, id_17, id_17
  );
endmodule
