module fifo_memory (
    input wire clk,
    input wire wr_en,
    input wire [15:0] data_in,
    input wire rd_en,
    output wire [15:0] data_out
);

    reg [15:0] mem [0:1023];
    reg [9:0] write_ptr = 0;
    reg [9:0] read_ptr = 0;

    always @(posedge clk) begin
        if (wr_en) begin
            mem[write_ptr] <= data_in;
            write_ptr <= write_ptr + 1;
        end
        if (rd_en) begin
            read_ptr <= read_ptr + 1;
        end
    end

    assign data_out = mem[read_ptr];

endmodule
