#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May  9 15:38:05 2022
# Process ID: 3256
# Current directory: E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log RamE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RamE.tcl
# Log file: E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.runs/synth_1/RamE.vds
# Journal file: E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RamE.tcl -notrace
Command: synth_design -top RamE -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7180 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.434 ; gain = 97.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RamE' [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RamE.v:4]
	Parameter size bound to: 32 - type: integer 
	Parameter param bound to: 40 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'Embedding.txt'; please make sure the file is added to project and has read permission, ignoring [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RamE.v:11]
ERROR: [Synth 8-524] part-select [1311:1280] out of range of prefix 'Outp' [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RamE.v:13]
ERROR: [Synth 8-6156] failed synthesizing module 'RamE' [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RamE.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 465.160 ; gain = 152.402
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 1 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon May  9 15:38:18 2022...
