Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/PROGRAMOWANIE/Github/rs232/rs232/testtap_isim_beh.exe" -prj "D:/PROGRAMOWANIE/Github/rs232/rs232/testtap_beh.prj" "testtap" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/synchronizer.vhd" into library work
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/Freqdiv.vhd" into library work
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/rsoutput.vhd" into library work
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/rsinput.vhd" into library work
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/adder.vhd" into library work
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/top.vhd" into library work
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/testtap.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 125236 KB
Fuse CPU Usage: 342 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Freqdiv [freqdiv_default]
Compiling architecture behavioral of entity synchronizer [synchronizer_default]
Compiling architecture behavioral of entity rsinput [rsinput_default]
Compiling architecture behavioral of entity adder [adder_default]
Compiling architecture behavioral of entity rsoutput [rsoutput_default]
Compiling architecture behavioral of entity tapmadl [tapmadl_default]
Compiling architecture behavior of entity testtap
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable D:/PROGRAMOWANIE/Github/rs232/rs232/testtap_isim_beh.exe
Fuse Memory Usage: 147172 KB
Fuse CPU Usage: 1153 ms
