// Seed: 1762501645
module module_0 (
    inout supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wand id_4,
    input tri id_5,
    output wand id_6,
    output supply0 id_7,
    input wand id_8,
    input wire id_9,
    output wire id_10,
    input tri0 id_11,
    output tri id_12,
    input tri id_13
);
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    output wire  id_2,
    output wor   id_3,
    output uwire id_4,
    input  wor   id_5,
    input  wor   id_6,
    inout  wire  id_7
);
  assign id_2 = -1;
  assign id_7 = "" & id_6 ? id_5 : id_7;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_1,
      id_6,
      id_6,
      id_7,
      id_2,
      id_6,
      id_5,
      id_0,
      id_7,
      id_3,
      id_7
  );
  assign modCall_1.id_5 = 0;
endmodule
