<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW5AT-138B" package="PBGA484A" speed="1" partNumber="GW5AT-LV138PG484AC1/I0"/>
    <FileList>
        <File path="C:/Users/zhanglin/Desktop/720_TEST (2)/ACG720_LCD_V1/ACG720_LCD_V1/ACG720_138K_GW5A_M1SC_MCU_LCD/fpga_project/M1_SC_MCU_LCD/src/acm2108/fifo_tx/temp/FIFO/fifo_define.v" type="verilog"/>
        <File path="C:/Users/zhanglin/Desktop/720_TEST (2)/ACG720_LCD_V1/ACG720_LCD_V1/ACG720_138K_GW5A_M1SC_MCU_LCD/fpga_project/M1_SC_MCU_LCD/src/acm2108/fifo_tx/temp/FIFO/fifo_parameter.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.9_x64/IDE/ipcore/FIFO/data/edc.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.9_x64/IDE/ipcore/FIFO/data/fifo.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.9_x64/IDE/ipcore/FIFO/data/fifo_top.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="1"/>
        <Option type="include_path" value="C:/Users/zhanglin/Desktop/720_TEST (2)/ACG720_LCD_V1/ACG720_LCD_V1/ACG720_138K_GW5A_M1SC_MCU_LCD/fpga_project/M1_SC_MCU_LCD/src/acm2108/fifo_tx/temp/FIFO"/>
        <Option type="output_file" value="fifo_tx.vg"/>
        <Option type="output_template" value="fifo_tx_tmp.v"/>
        <Option type="ram_balance" value="1"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="verilog_language" value="sysv-2017"/>
    </OptionList>
</Project>
