<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>ReactionSpeedTester_Timer_0_6</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">ReactionSpeedTester_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">ReactionSpeedTester_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Timer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 14 06:53:26 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c3e152f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c3e152f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ReactionSpeedTester_Timer_0_6</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 14 06:53:26 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c3e152f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Timer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 14 06:53:26 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:abeb4fc8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ReactionSpeedTester_Timer_0_6</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 14 06:53:26 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:abeb4fc8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 14 06:53:56 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c3e152f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/c905/src/Timer_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/c905/src/timer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/c905/src/Timer_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/ReactionSpeedTester_Timer_0_6.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/c905/src/Timer_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/c905/src/timer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/c905/src/Timer_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/ReactionSpeedTester_Timer_0_6.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ReactionSpeedTester_Timer_0_6.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ReactionSpeedTester_Timer_0_6_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ReactionSpeedTester_Timer_0_6_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ReactionSpeedTester_Timer_0_6_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ReactionSpeedTester_Timer_0_6_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ReactionSpeedTester_Timer_0_6</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Timer_v1.0</xilinx:displayName>
      <xilinx:coreRevision>24</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abc1e40_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e960bc7_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3ab008_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326abc7d_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42cc903_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2c397_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64937ae1_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c78c6d1_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3623bbe6_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@963dbd4_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e80825b_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635d22ed_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558ee0af_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e927ebc_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63662bd3_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cab06b9_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403c5f26_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755edd5c_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37cb08d_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ebd8f8b_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74aec6cf_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d358188_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c14ce40_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6473479f_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2b6769_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1100cd5c_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68294f29_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d6159d_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2934449b_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4c6933_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52201ecb_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5034f67b_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2734d000_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca68f7f_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264aeca3_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f79b12_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e72a46e_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597efe5a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1767a3a7_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eda061_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36490410_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14444e79_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e362b5f_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e84d6c6_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1249170f_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de8bdcc_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303a79ec_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf07dc7_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ecf561_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17cfa28a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1cb04d_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a194bc_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31abbec5_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e459d7_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6b24f8_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f91c64_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200cb063_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e32072_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1e6353_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187036d0_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b85a9a7_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661b4750_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ec1576_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@269df785_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e754b53_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506944b_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2258b432_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569a9a94_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c6b07c_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b53aa85_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6653d08a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f82fe9_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9e36f8_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f172eec_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337ebb30_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee88d59_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75036227_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673a2684_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c257a1_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17521a58_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7263c142_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb1de41_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13385e74_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adc82f8_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160c9541_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68de2904_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34042cdc_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ceffe2_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c17a5fe_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177ecf3_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546279e_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467e37b0_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f11af3a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec69b9e_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5927c871_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0f1536_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509b9a91_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525a8b24_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f39c5c_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542d5867_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332924e6_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30001fac_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5422f9c2_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7caf1ba7_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28058b70_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1c18b1_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4708c71a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2555a1d7_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0e4be3_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54529c46_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aff457b_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a4483f_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16fca21b_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6885f32e_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4139dcf_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed67a75_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798b0eb4_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef25ee8_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fdb015_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4adc99cb_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ced2356_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f61262e_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4178acf_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5c8c9b_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12eb4679_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea8b4e9_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e823ac9_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d275_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eab09a8_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af75723_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbd18b5_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b44d1c6_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73222322_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1a9b4_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a09b85a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e92894_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f796a4_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c548331_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6036b9da_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdd2a91_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224e08c6_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390d0423_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687387fc_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa945fd_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f631f66_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1246e4d6_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13009df7_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37833e6f_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f801dd_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265939a4_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa8bcb4_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aab9cf2_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4396dd8d_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6243ff2a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33022ac6_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e6deb0c_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c5c652_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbfe9ac_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39843436_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bba2c85_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd7f0a6_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f55be03_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a49a72_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223b657f_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d76a07_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52631581_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66201d7d_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520bf311_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9fd260_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a771dc8_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8fa6e7_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f99191b_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3306dfbe_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb005fe_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69473409_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58198358_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dde3b5b_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312db662_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340e832d_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0f0388_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18571197_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ab7a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f82362_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b81f63e_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b71b31a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627a5678_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126f73db_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1fba61_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eac2f24_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5480a384_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bca274_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f93b24a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51168651_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37aed386_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543d9954_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31aba812_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a577d5c_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3c5f19_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c89fd4c_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eeff2d1_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507786af_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df83b7b_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c82445_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ad993a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5522bf7d_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c402a5d_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78cd5096_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c18cf_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48cdab_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c867d35_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62abba74_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381a2311_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2724dc0e_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ae4cdd_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ed4e1a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8489301_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1a58fa_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e698f6e_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687a4c8d_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128046b8_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6068e3cb_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f81c00_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444401bb_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2123700f_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb358a0_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7db2c3_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e50c571_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474c5fde_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a0cc6a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f63c6cc_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366edc1f_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43350806_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aabf5bb_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de40b06_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c459b3e_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34961e0d_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4ac314_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ed3cd0_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7e685f_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e6601f_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a319c3c_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a0d8a2_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6ae2df_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba65c56_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1300ef30_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24bb1db4_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56743c57_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2f8ca6_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebb5a8_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103023e6_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6ea4d3_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547365b2_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54081d6f_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7509964e_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d00ca4b_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce296dd_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5ef049_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afc458a_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2074b462_ARCHIVE_LOCATION">d:/backup/ReactionSpeedTester_12_9/ip_repo/timer/Timer_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fa72488b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="aa312806"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8e10065e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
