[["Mapping HLL constructs into microcode for improved execution speed.", ["Veljko Milutinovic", "D. Roberts", "Kai Hwang"], "https://dl.acm.org/citation.cfm?id=808207", 10], ["A microcoded multiprocessor crossbar network communications controller.", ["Clifford L. Hall"], "https://dl.acm.org/citation.cfm?id=808208", 9], ["MASCO: An academic exercise in computer design using microprogramming.", ["Jack N. Fenner", "Jeffery A. Schmidt", "Houssam A. Halabi", "Dharma P. Agrawal"], "https://dl.acm.org/citation.cfm?id=808209", 10], ["Architecture of a VLSI multiple ISA emulator.", ["J. L. Wilkes"], "https://dl.acm.org/citation.cfm?id=808210", 6], ["Applications of pipelining to firmware.", ["David M. Proulx"], "https://dl.acm.org/citation.cfm?id=808211", 10], ["A chip set microarchitecture for a high-performance VAX implementation.", ["John F. Brown III", "Richard L. Sites"], "https://dl.acm.org/citation.cfm?id=808212", 7], ["Software tools used in the development of a VLSI VAX Microcomputer.", ["Robert Gries", "James A. Woodward"], "https://dl.acm.org/citation.cfm?id=808213", 4], ["Design verification of a VLSI VAX microcomputer.", ["Sridhar Samudrala", "Charles Lo", "John F. Brown III", "Richard E. Calcagni"], "https://dl.acm.org/citation.cfm?id=808214", 5], ["A prototype engineering tester for microcode and hardware debugging.", ["Will Sherwood"], "https://dl.acm.org/citation.cfm?id=808215", 6], ["Patchable control store for reduced microcode risk in a VLSI VAX microcomputer.", ["Richard E. Calcagni", "Will Sherwood"], "https://dl.acm.org/citation.cfm?id=808216", 7], ["An improvement of trace scheduling for global microcode compaction.", ["Bogong Su", "Shiyuan Ding", "Lan Jin"], "https://dl.acm.org/citation.cfm?id=808217", 8], ["Microassembly and area reduction techniques for PLA microcode.", ["Christos A. Papachriston", "James M. Reuter"], "https://dl.acm.org/citation.cfm?id=808218", 9], ["Compaction of two-level microprograms for a multiprocessor computer.", ["Takanobu Baba", "Mitsuru Ikeda", "Katsuhiro Yamazaki", "Kenzo Okuda"], "https://dl.acm.org/citation.cfm?id=808219", 10], ["Improved instruction formation in the exhaustive local microcode compaction algorithm.", ["Richard P. Atkins"], "https://dl.acm.org/citation.cfm?id=808220", 7], ["The generation of simulator-based systems for microcode development.", ["Colin C. Charlton", "D. Jackson", "Paul H. Leng"], "https://dl.acm.org/citation.cfm?id=808221", 8], ["TDL: A hardware/microcode test language interpreter.", ["Gary Staas"], "https://dl.acm.org/citation.cfm?id=808222", 7], ["A \"metasimulator\" for microcoded processors.", ["J. Eldridge"], "https://dl.acm.org/citation.cfm?id=808223", 9], ["An algorithm for selection of migration candidates.", ["Bernhard Holtkamp", "P. Wagner"], "https://dl.acm.org/citation.cfm?id=808224", 7], ["Migration implementation by integrating microprogramming and HLL programming.", ["Juha-Matti Heimonen", "Juha Heinanen"], "https://dl.acm.org/citation.cfm?id=808225", 8], ["An automatic migration scheme based on modular microcode and structured firmware sequencing.", ["Christos A. Papachristou", "Venkata R. Immaneni", "D. B. Sarma"], "https://dl.acm.org/citation.cfm?id=808226", 10], ["Transparent microprogramming in support of abstract type oriented dynamic vertical migration.", ["Edward M. Carter", "Robert I. Winner"], "https://dl.acm.org/citation.cfm?id=808227", 14], ["The implementation of the attributed recursive descent architecture in VAX-11/780 microcode.", ["C. D. Ardoin", "J. L. Linn", "B. W. Reynolds"], "https://dl.acm.org/citation.cfm?id=808228", 11], ["Alternative proposals for implementing Prolog concurrently and implications regarding their respective microarchitectures.", ["Carl Ponder", "Yale N. Patt"], "https://dl.acm.org/citation.cfm?id=808229", 12], ["Sequential Prolog machine: Image and host architectures.", ["Evan Tick"], "https://dl.acm.org/citation.cfm?id=808230", 13], ["Design decisions influencing the microarchitecture for a Prolog machine.", ["Tep P. Dobry", "Yale N. Patt", "Alvin M. Despain"], "https://dl.acm.org/citation.cfm?id=808231", 15], ["Microcode verification using SDVS-the method and a case study.", ["Beth Levy"], "https://dl.acm.org/citation.cfm?id=808232", 12], ["SDVS: A system for verifying microcode correctness.", ["Leo Marcus", "Stephen D. Crocker", "Jaisook Landauer"], "https://dl.acm.org/citation.cfm?id=808233", 10], ["A new universal microprogram converter.", ["Kazutoshi Takahashi", "Etsuo Takahashi", "Tatsushige Bitoh", "Takao Sugimoto"], "https://dl.acm.org/citation.cfm?id=808234", 3], ["A retargetable compiler for a high-level microprogramming language.", ["Peter Marwedel"], "https://dl.acm.org/citation.cfm?id=808235", 8], ["Global methods in the flow graph approach to retargetable microcode generation.", ["Robert A. Mueller", "Joseph Varghese", "Vicki H. Allan"], "https://dl.acm.org/citation.cfm?id=808236", 10], ["A survey of resource allocation methods in optimizing microcode compilers.", ["Robert A. Mueller", "Michael R. Duda", "Stephen M. OHaire"], "https://dl.acm.org/citation.cfm?id=808237", 11], ["A model of clocked micro-architectures for firmware engineering and design automation applications.", ["Subrata Dasgupta"], "https://dl.acm.org/citation.cfm?id=808238", 11], ["Logic programming applied to hardware design specification and verification.", ["Deepinder P. Sidhu"], "https://dl.acm.org/citation.cfm?id=808239", 5], ["An axiomatization of low-level parallelism in microarchitectures.", ["Werner Damm"], "https://dl.acm.org/citation.cfm?id=808240", 10]]