# Digital Design & Verilog â€“ Beginner Assignment

**Name:** Lochan Rajesh  
**ID:** 2024B5A31142G  
**Institute:** BITS Goa

## Overview
This repository contains my submission for the Digital Design & Verilog Beginner Assignment.

## Structure
- `src/` : Verilog source files
- `docs/` : Part A theory solutions

## Parts Completed
- Part A: Digital Logic (Number systems, Boolean logic, K-maps)
- Part B: Verilog basics (AND, OR, XOR)
- Part C: Majority Voter design
