;redcode
;assert 1
	SPL 0, <806
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 1, 20
	ADD 10, 7
	MOV @-827, 100
	CMP #0, -80
	SUB #726, 933
	SUB #726, 933
	JMN 726, @933
	DJN -66, @-90
	SLT <-66, <-90
	DJN -66, @-90
	CMP 300, 90
	ADD -1, -820
	SUB @1, 0
	SUB @726, 33
	MOV -7, <-20
	SUB #726, 933
	SPL 0, <806
	JMN <13, #200
	JMZ <726, 33
	ADD #-270, <1
	MOV 287, @430
	DJN -1, @-20
	SPL 0, <806
	DJN 6, @-20
	DJN -1, @-20
	DJN 6, @-20
	JMN 0, <806
	JMN @12, #200
	CMP <502, 49
	MOV 30, 9
	CMP -207, <-120
	JMN @12, #200
	DJN 20, #112
	MOV 287, @430
	MOV -7, <-20
	SUB @-127, 100
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <806
	ADD #-250, <1
	ADD #-271, 1
	JMZ 12, #10
	MOV 602, -71
	MOV -7, <-20
	JMN -207, @-120
