

================================================================
== Vitis HLS Report for 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3'
================================================================
* Date:           Wed Sep  4 19:39:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.309 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      769|      769|  2.538 us|  2.538 us|  769|  769|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_319_3  |      767|      767|         5|          3|          1|   255|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 8 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p1_V = alloca i32 1"   --->   Operation 9 'alloca' 'p1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv_i_i1584_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %conv_i_i1584"   --->   Operation 10 'read' 'conv_i_i1584_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %j"   --->   Operation 11 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_i_i1584_cast = sext i27 %conv_i_i1584_read"   --->   Operation 12 'sext' 'conv_i_i1584_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %p1_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %lhs_V"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p1_V_1 = load i11 %p1_V"   --->   Operation 16 'load' 'p1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i11 %p1_V_1"   --->   Operation 17 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%hist_0_addr = getelementptr i32 %hist_0, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 18 'getelementptr' 'hist_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%hist_1_addr = getelementptr i32 %hist_1, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 19 'getelementptr' 'hist_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hist_2_addr = getelementptr i32 %hist_2, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 20 'getelementptr' 'hist_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%hist_0_load = load i10 %hist_0_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 21 'load' 'hist_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%hist_1_load = load i10 %hist_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 22 'load' 'hist_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%hist_2_load = load i10 %hist_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 23 'load' 'hist_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%hist_0_load = load i10 %hist_0_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 24 'load' 'hist_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 25 [1/2] (1.23ns)   --->   "%hist_1_load = load i10 %hist_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 25 'load' 'hist_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 26 [1/2] (1.23ns)   --->   "%hist_2_load = load i10 %hist_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 26 'load' 'hist_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 27 [1/1] (0.47ns)   --->   "%rhs_V = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %hist_0_load, i32 %hist_1_load, i32 %hist_2_load, i2 %j_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 27 'mux' 'rhs_V' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.30>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%n1_V_2 = load i32 %lhs_V"   --->   Operation 28 'load' 'n1_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i32 %n1_V_2"   --->   Operation 29 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln232_23 = zext i32 %rhs_V"   --->   Operation 30 'zext' 'zext_ln232_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.01ns)   --->   "%ret_V = add i33 %zext_ln232_23, i33 %zext_ln232"   --->   Operation 31 'add' 'ret_V' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.00ns)   --->   "%icmp_ln1073 = icmp_ult  i33 %ret_V, i33 %conv_i_i1584_cast"   --->   Operation 32 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln319)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p1_V_1, i32 10"   --->   Operation 33 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln319)   --->   "%xor_ln1073 = xor i1 %tmp, i1 1"   --->   Operation 34 'xor' 'xor_ln1073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln319 = and i1 %icmp_ln1073, i1 %xor_ln1073" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 35 'and' 'and_ln319' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.79ns)   --->   "%p1_V_2 = add i11 %p1_V_1, i11 1"   --->   Operation 36 'add' 'p1_V_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln319 = br i1 %and_ln319, void %while.cond41.preheader.exitStub, void %while.body" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 37 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%minValue_V_read = read i18 @_ssdm_op_Read.ap_auto.i18P0A, i18 %minValue_V"   --->   Operation 38 'read' 'minValue_V_read' <Predicate = (and_ln319)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%minValue_V_3_read = read i18 @_ssdm_op_Read.ap_auto.i18P0A, i18 %minValue_V_3"   --->   Operation 39 'read' 'minValue_V_3_read' <Predicate = (and_ln319)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%minValue_V_4_read = read i18 @_ssdm_op_Read.ap_auto.i18P0A, i18 %minValue_V_4"   --->   Operation 40 'read' 'minValue_V_4_read' <Predicate = (and_ln319)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (!and_ln319)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.99>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln320 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:320]   --->   Operation 41 'specpipeline' 'specpipeline_ln320' <Predicate = (and_ln319)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln321 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:321]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln321' <Predicate = (and_ln319)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:322]   --->   Operation 43 'specloopname' 'specloopname_ln322' <Predicate = (and_ln319)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.01ns)   --->   "%n1_V = add i32 %rhs_V, i32 %n1_V_2"   --->   Operation 44 'add' 'n1_V' <Predicate = (and_ln319)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.47ns)   --->   "%tmp_7 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %minValue_V_read, i18 %minValue_V_3_read, i18 %minValue_V_4_read, i2 %j_read"   --->   Operation 45 'mux' 'tmp_7' <Predicate = (and_ln319)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.08ns)   --->   "%icmp_ln1466 = icmp_eq  i18 %tmp_7, i18 262080"   --->   Operation 46 'icmp' 'icmp_ln1466' <Predicate = (and_ln319)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.42ns)   --->   "%br_ln854 = br i1 %icmp_ln1466, void %if.end.i.i1549, void %if.then.i.i1546"   --->   Operation 47 'br' 'br_ln854' <Predicate = (and_ln319)> <Delay = 0.42>
ST_4 : Operation 48 [1/1] (0.44ns)   --->   "%switch_ln854 = switch i2 %j_read, void %V32.i.i27.i.i15162168.case.24, i2 0, void %V32.i.i27.i.i15162168.case.02, i2 1, void %V32.i.i27.i.i15162168.case.13"   --->   Operation 48 'switch' 'switch_ln854' <Predicate = (icmp_ln1466)> <Delay = 0.44>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln854 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %minValue_V_3, i18 0"   --->   Operation 49 'write' 'write_ln854' <Predicate = (and_ln319 & icmp_ln1466 & j_read == 1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.42ns)   --->   "%br_ln854 = br void %if.end.i.i1549"   --->   Operation 50 'br' 'br_ln854' <Predicate = (and_ln319 & icmp_ln1466 & j_read == 1)> <Delay = 0.42>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln854 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %minValue_V, i18 0"   --->   Operation 51 'write' 'write_ln854' <Predicate = (and_ln319 & icmp_ln1466 & j_read == 0)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln854 = br void %if.end.i.i1549"   --->   Operation 52 'br' 'br_ln854' <Predicate = (and_ln319 & icmp_ln1466 & j_read == 0)> <Delay = 0.42>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln854 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %minValue_V_4, i18 0"   --->   Operation 53 'write' 'write_ln854' <Predicate = (and_ln319 & icmp_ln1466 & j_read != 0 & j_read != 1)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.42ns)   --->   "%br_ln854 = br void %if.end.i.i1549"   --->   Operation 54 'br' 'br_ln854' <Predicate = (and_ln319 & icmp_ln1466 & j_read != 0 & j_read != 1)> <Delay = 0.42>
ST_4 : Operation 55 [1/1] (0.87ns)   --->   "%minValue_V_1 = add i18 %tmp_7, i18 64"   --->   Operation 55 'add' 'minValue_V_1' <Predicate = (and_ln319)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.44ns)   --->   "%switch_ln859 = switch i2 %j_read, void %V32.i.i27.i.i15162168.case.2, i2 0, void %V32.i.i27.i.i15162168.case.0, i2 1, void %V32.i.i27.i.i15162168.case.1"   --->   Operation 56 'switch' 'switch_ln859' <Predicate = (and_ln319)> <Delay = 0.44>
ST_4 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln319 = store i11 %p1_V_2, i11 %p1_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 57 'store' 'store_ln319' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln319 = store i32 %n1_V, i32 %lhs_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 58 'store' 'store_ln319' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.42>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_286 = phi i18 %minValue_V_4_read, void %V32.i.i27.i.i15162168.case.13, i18 %minValue_V_4_read, void %V32.i.i27.i.i15162168.case.02, i18 0, void %V32.i.i27.i.i15162168.case.24, i18 %minValue_V_4_read, void %while.body"   --->   Operation 59 'phi' 'empty_286' <Predicate = (and_ln319)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_287 = phi i18 0, void %V32.i.i27.i.i15162168.case.13, i18 %minValue_V_3_read, void %V32.i.i27.i.i15162168.case.02, i18 %minValue_V_3_read, void %V32.i.i27.i.i15162168.case.24, i18 %minValue_V_3_read, void %while.body"   --->   Operation 60 'phi' 'empty_287' <Predicate = (and_ln319)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_288 = phi i18 %minValue_V_read, void %V32.i.i27.i.i15162168.case.13, i18 0, void %V32.i.i27.i.i15162168.case.02, i18 %minValue_V_read, void %V32.i.i27.i.i15162168.case.24, i18 %minValue_V_read, void %while.body"   --->   Operation 61 'phi' 'empty_288' <Predicate = (and_ln319)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln859 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %minValue_V_3, i18 %minValue_V_1"   --->   Operation 62 'write' 'write_ln859' <Predicate = (and_ln319 & j_read == 1)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.42ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i15162168.exit"   --->   Operation 63 'br' 'br_ln859' <Predicate = (and_ln319 & j_read == 1)> <Delay = 0.42>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln859 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %minValue_V, i18 %minValue_V_1"   --->   Operation 64 'write' 'write_ln859' <Predicate = (and_ln319 & j_read == 0)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i15162168.exit"   --->   Operation 65 'br' 'br_ln859' <Predicate = (and_ln319 & j_read == 0)> <Delay = 0.42>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln859 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %minValue_V_4, i18 %minValue_V_1"   --->   Operation 66 'write' 'write_ln859' <Predicate = (and_ln319 & j_read != 0 & j_read != 1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.42ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i15162168.exit"   --->   Operation 67 'br' 'br_ln859' <Predicate = (and_ln319 & j_read != 0 & j_read != 1)> <Delay = 0.42>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty = phi i18 %empty_286, void %V32.i.i27.i.i15162168.case.1, i18 %empty_286, void %V32.i.i27.i.i15162168.case.0, i18 %minValue_V_1, void %V32.i.i27.i.i15162168.case.2"   --->   Operation 68 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_284 = phi i18 %minValue_V_1, void %V32.i.i27.i.i15162168.case.1, i18 %empty_287, void %V32.i.i27.i.i15162168.case.0, i18 %empty_287, void %V32.i.i27.i.i15162168.case.2"   --->   Operation 69 'phi' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_285 = phi i18 %empty_288, void %V32.i.i27.i.i15162168.case.1, i18 %minValue_V_1, void %V32.i.i27.i.i15162168.case.0, i18 %empty_288, void %V32.i.i27.i.i15162168.case.2"   --->   Operation 70 'phi' 'empty_285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln319 = store i18 %empty, i18 %p_out" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 71 'store' 'store_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln319 = store i18 %empty_284, i18 %p_out1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 72 'store' 'store_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln319 = store i18 %empty_285, i18 %p_out2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 73 'store' 'store_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln319 = br void %while.cond" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 74 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hist_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i1584]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ minValue_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ minValue_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ minValue_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs_V                   (alloca           ) [ 011110]
p1_V                    (alloca           ) [ 011110]
conv_i_i1584_read       (read             ) [ 000000]
j_read                  (read             ) [ 011111]
conv_i_i1584_cast       (sext             ) [ 001100]
store_ln0               (store            ) [ 000000]
store_ln0               (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
p1_V_1                  (load             ) [ 001100]
zext_ln587              (zext             ) [ 000000]
hist_0_addr             (getelementptr    ) [ 001000]
hist_1_addr             (getelementptr    ) [ 001000]
hist_2_addr             (getelementptr    ) [ 001000]
hist_0_load             (load             ) [ 000000]
hist_1_load             (load             ) [ 000000]
hist_2_load             (load             ) [ 000000]
rhs_V                   (mux              ) [ 010110]
n1_V_2                  (load             ) [ 010010]
zext_ln232              (zext             ) [ 000000]
zext_ln232_23           (zext             ) [ 000000]
ret_V                   (add              ) [ 000000]
icmp_ln1073             (icmp             ) [ 000000]
tmp                     (bitselect        ) [ 000000]
xor_ln1073              (xor              ) [ 000000]
and_ln319               (and              ) [ 011111]
p1_V_2                  (add              ) [ 010010]
br_ln319                (br               ) [ 000000]
minValue_V_read         (read             ) [ 011011]
minValue_V_3_read       (read             ) [ 011011]
minValue_V_4_read       (read             ) [ 011011]
specpipeline_ln320      (specpipeline     ) [ 000000]
speclooptripcount_ln321 (speclooptripcount) [ 000000]
specloopname_ln322      (specloopname     ) [ 000000]
n1_V                    (add              ) [ 000000]
tmp_7                   (mux              ) [ 000000]
icmp_ln1466             (icmp             ) [ 011011]
br_ln854                (br               ) [ 011011]
switch_ln854            (switch           ) [ 000000]
write_ln854             (write            ) [ 000000]
br_ln854                (br               ) [ 011011]
write_ln854             (write            ) [ 000000]
br_ln854                (br               ) [ 011011]
write_ln854             (write            ) [ 000000]
br_ln854                (br               ) [ 011011]
minValue_V_1            (add              ) [ 001001]
switch_ln859            (switch           ) [ 000000]
store_ln319             (store            ) [ 000000]
store_ln319             (store            ) [ 000000]
empty_286               (phi              ) [ 001001]
empty_287               (phi              ) [ 001001]
empty_288               (phi              ) [ 001001]
write_ln859             (write            ) [ 000000]
br_ln859                (br               ) [ 000000]
write_ln859             (write            ) [ 000000]
br_ln859                (br               ) [ 000000]
write_ln859             (write            ) [ 000000]
br_ln859                (br               ) [ 000000]
empty                   (phi              ) [ 001001]
empty_284               (phi              ) [ 001001]
empty_285               (phi              ) [ 001001]
store_ln319             (store            ) [ 000000]
store_ln319             (store            ) [ 000000]
store_ln319             (store            ) [ 000000]
br_ln319                (br               ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hist_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hist_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hist_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="j">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_i_i1584">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i1584"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="minValue_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="minValue_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="minValue_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="minValue_V_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="minValue_V_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="minValue_V_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_out1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_out2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i18.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="lhs_V_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p1_V_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p1_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="conv_i_i1584_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="27" slack="0"/>
<pin id="84" dir="0" index="1" bw="27" slack="0"/>
<pin id="85" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i1584_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="minValue_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="minValue_V_read/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="minValue_V_3_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="18" slack="0"/>
<pin id="102" dir="0" index="1" bw="18" slack="0"/>
<pin id="103" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="minValue_V_3_read/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="minValue_V_4_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="18" slack="0"/>
<pin id="108" dir="0" index="1" bw="18" slack="0"/>
<pin id="109" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="minValue_V_4_read/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="18" slack="0"/>
<pin id="115" dir="0" index="2" bw="18" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln854/4 write_ln859/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="18" slack="0"/>
<pin id="123" dir="0" index="2" bw="18" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln854/4 write_ln859/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="18" slack="0"/>
<pin id="131" dir="0" index="2" bw="18" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln854/4 write_ln859/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="hist_0_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="11" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_0_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="hist_1_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_1_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="hist_2_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_2_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hist_0_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hist_1_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hist_2_load/1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="empty_286_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="18" slack="1"/>
<pin id="177" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="empty_286 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="empty_286_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="18" slack="2"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="18" slack="2"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="4" bw="1" slack="1"/>
<pin id="185" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="18" slack="2"/>
<pin id="187" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="8" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_286/5 "/>
</bind>
</comp>

<comp id="190" class="1005" name="empty_287_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="18" slack="1"/>
<pin id="192" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="empty_287 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="empty_287_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="18" slack="2"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="4" bw="18" slack="2"/>
<pin id="200" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="18" slack="2"/>
<pin id="202" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="8" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_287/5 "/>
</bind>
</comp>

<comp id="205" class="1005" name="empty_288_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="18" slack="1"/>
<pin id="207" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="empty_288 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="empty_288_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="18" slack="2"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="4" bw="18" slack="2"/>
<pin id="215" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="18" slack="2"/>
<pin id="217" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="8" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_288/5 "/>
</bind>
</comp>

<comp id="220" class="1005" name="empty_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="222" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="empty_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="18" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="18" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="4" bw="18" slack="1"/>
<pin id="229" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="6" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="233" class="1005" name="empty_284_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="235" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_284 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_284_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="18" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="18" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="4" bw="18" slack="0"/>
<pin id="242" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="6" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_284/5 "/>
</bind>
</comp>

<comp id="246" class="1005" name="empty_285_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="248" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_285 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="empty_285_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="18" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="18" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="4" bw="18" slack="0"/>
<pin id="255" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="6" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_285/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="conv_i_i1584_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="27" slack="0"/>
<pin id="261" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i1584_cast/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln0_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln0_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p1_V_1_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p1_V_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln587_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="rhs_V_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="0" index="3" bw="32" slack="0"/>
<pin id="288" dir="0" index="4" bw="2" slack="1"/>
<pin id="289" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="n1_V_2_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="2"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_V_2/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln232_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln232_23_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_23/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="ret_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln1073_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="33" slack="0"/>
<pin id="312" dir="0" index="1" bw="27" slack="2"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="11" slack="2"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln1073_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1073/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="and_ln319_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln319/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p1_V_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="2"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p1_V_2/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="n1_V_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="2"/>
<pin id="341" dir="0" index="1" bw="32" slack="1"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n1_V/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_7_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="18" slack="0"/>
<pin id="345" dir="0" index="1" bw="18" slack="1"/>
<pin id="346" dir="0" index="2" bw="18" slack="1"/>
<pin id="347" dir="0" index="3" bw="18" slack="1"/>
<pin id="348" dir="0" index="4" bw="2" slack="3"/>
<pin id="349" dir="1" index="5" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln1466_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="18" slack="0"/>
<pin id="353" dir="0" index="1" bw="7" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1466/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="minValue_V_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="18" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="minValue_V_1/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln319_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="1"/>
<pin id="365" dir="0" index="1" bw="11" slack="3"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln319_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="3"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln319_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="18" slack="0"/>
<pin id="374" dir="0" index="1" bw="18" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln319_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="18" slack="0"/>
<pin id="380" dir="0" index="1" bw="18" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln319_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="18" slack="0"/>
<pin id="386" dir="0" index="1" bw="18" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/5 "/>
</bind>
</comp>

<comp id="390" class="1005" name="lhs_V_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="397" class="1005" name="p1_V_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="0"/>
<pin id="399" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p1_V "/>
</bind>
</comp>

<comp id="404" class="1005" name="j_read_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="1"/>
<pin id="406" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_read "/>
</bind>
</comp>

<comp id="410" class="1005" name="conv_i_i1584_cast_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="33" slack="2"/>
<pin id="412" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="conv_i_i1584_cast "/>
</bind>
</comp>

<comp id="415" class="1005" name="p1_V_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="2"/>
<pin id="417" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p1_V_1 "/>
</bind>
</comp>

<comp id="421" class="1005" name="hist_0_addr_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="1"/>
<pin id="423" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="hist_0_addr "/>
</bind>
</comp>

<comp id="426" class="1005" name="hist_1_addr_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="1"/>
<pin id="428" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="hist_1_addr "/>
</bind>
</comp>

<comp id="431" class="1005" name="hist_2_addr_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="1"/>
<pin id="433" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="hist_2_addr "/>
</bind>
</comp>

<comp id="436" class="1005" name="rhs_V_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="442" class="1005" name="n1_V_2_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n1_V_2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="and_ln319_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln319 "/>
</bind>
</comp>

<comp id="451" class="1005" name="p1_V_2_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="11" slack="1"/>
<pin id="453" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p1_V_2 "/>
</bind>
</comp>

<comp id="456" class="1005" name="minValue_V_read_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="18" slack="1"/>
<pin id="458" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="minValue_V_read "/>
</bind>
</comp>

<comp id="464" class="1005" name="minValue_V_3_read_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="18" slack="1"/>
<pin id="466" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="minValue_V_3_read "/>
</bind>
</comp>

<comp id="472" class="1005" name="minValue_V_4_read_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="18" slack="1"/>
<pin id="474" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="minValue_V_4_read "/>
</bind>
</comp>

<comp id="480" class="1005" name="icmp_ln1466_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1466 "/>
</bind>
</comp>

<comp id="484" class="1005" name="minValue_V_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="18" slack="1"/>
<pin id="486" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="minValue_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="68" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="70" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="70" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="136" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="143" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="150" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="70" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="189"><net_src comp="175" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="193"><net_src comp="70" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="204"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="208"><net_src comp="70" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="219"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="231"><net_src comp="179" pin="8"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="179" pin="8"/><net_sink comp="223" pin=2"/></net>

<net id="244"><net_src comp="194" pin="8"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="194" pin="8"/><net_sink comp="236" pin=4"/></net>

<net id="257"><net_src comp="209" pin="8"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="209" pin="8"/><net_sink comp="249" pin=4"/></net>

<net id="262"><net_src comp="82" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="157" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="163" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="293"><net_src comp="169" pin="3"/><net_sink comp="283" pin=3"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="301" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="297" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="310" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="355"><net_src comp="343" pin="5"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="62" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="343" pin="5"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="72" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="371"><net_src comp="339" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="223" pin="6"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="16" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="236" pin="6"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="18" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="249" pin="6"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="74" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="400"><net_src comp="78" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="407"><net_src comp="88" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="283" pin=4"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="343" pin=4"/></net>

<net id="413"><net_src comp="259" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="418"><net_src comp="273" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="424"><net_src comp="136" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="429"><net_src comp="143" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="434"><net_src comp="150" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="439"><net_src comp="283" pin="5"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="445"><net_src comp="294" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="450"><net_src comp="328" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="334" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="459"><net_src comp="94" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="209" pin=4"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="209" pin=6"/></net>

<net id="467"><net_src comp="100" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="194" pin=6"/></net>

<net id="475"><net_src comp="106" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="343" pin=3"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="179" pin=6"/></net>

<net id="483"><net_src comp="351" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="357" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="491"><net_src comp="484" pin="1"/><net_sink comp="223" pin=4"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="249" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: minValue_V | {4 5 }
	Port: minValue_V_4 | {4 5 }
	Port: minValue_V_3 | {4 5 }
	Port: p_out | {5 }
	Port: p_out1 | {5 }
	Port: p_out2 | {5 }
 - Input state : 
	Port: AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 : hist_0 | {1 2 }
	Port: AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 : hist_1 | {1 2 }
	Port: AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 : hist_2 | {1 2 }
	Port: AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 : j | {1 }
	Port: AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 : conv_i_i1584 | {1 }
	Port: AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 : minValue_V | {3 }
	Port: AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 : minValue_V_4 | {3 }
	Port: AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 : minValue_V_3 | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		p1_V_1 : 1
		zext_ln587 : 2
		hist_0_addr : 3
		hist_1_addr : 3
		hist_2_addr : 3
		hist_0_load : 4
		hist_1_load : 4
		hist_2_load : 4
	State 2
		rhs_V : 1
	State 3
		zext_ln232 : 1
		ret_V : 2
		icmp_ln1073 : 3
		xor_ln1073 : 1
		and_ln319 : 4
		br_ln319 : 4
	State 4
		icmp_ln1466 : 1
		br_ln854 : 2
		minValue_V_1 : 1
		store_ln319 : 1
	State 5
		empty : 1
		empty_284 : 1
		empty_285 : 1
		store_ln319 : 2
		store_ln319 : 2
		store_ln319 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |          ret_V_fu_304         |    0    |    39   |
|    add   |         p1_V_2_fu_334         |    0    |    18   |
|          |          n1_V_fu_339          |    0    |    39   |
|          |      minValue_V_1_fu_357      |    0    |    25   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln1073_fu_310      |    0    |    20   |
|          |       icmp_ln1466_fu_351      |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    mux   |          rhs_V_fu_283         |    0    |    14   |
|          |          tmp_7_fu_343         |    0    |    14   |
|----------|-------------------------------|---------|---------|
|    xor   |       xor_ln1073_fu_322       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    and   |        and_ln319_fu_328       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |  conv_i_i1584_read_read_fu_82 |    0    |    0    |
|          |       j_read_read_fu_88       |    0    |    0    |
|   read   |   minValue_V_read_read_fu_94  |    0    |    0    |
|          | minValue_V_3_read_read_fu_100 |    0    |    0    |
|          | minValue_V_4_read_read_fu_106 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_112       |    0    |    0    |
|   write  |        grp_write_fu_120       |    0    |    0    |
|          |        grp_write_fu_128       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |    conv_i_i1584_cast_fu_259   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln587_fu_276       |    0    |    0    |
|   zext   |       zext_ln232_fu_297       |    0    |    0    |
|          |      zext_ln232_23_fu_301     |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|           tmp_fu_315          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   186   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    and_ln319_reg_447    |    1   |
|conv_i_i1584_cast_reg_410|   33   |
|    empty_284_reg_233    |   18   |
|    empty_285_reg_246    |   18   |
|    empty_286_reg_175    |   18   |
|    empty_287_reg_190    |   18   |
|    empty_288_reg_205    |   18   |
|      empty_reg_220      |   18   |
|   hist_0_addr_reg_421   |   10   |
|   hist_1_addr_reg_426   |   10   |
|   hist_2_addr_reg_431   |   10   |
|   icmp_ln1466_reg_480   |    1   |
|      j_read_reg_404     |    2   |
|      lhs_V_reg_390      |   32   |
|   minValue_V_1_reg_484  |   18   |
|minValue_V_3_read_reg_464|   18   |
|minValue_V_4_read_reg_472|   18   |
| minValue_V_read_reg_456 |   18   |
|      n1_V_2_reg_442     |   32   |
|      p1_V_1_reg_415     |   11   |
|      p1_V_2_reg_451     |   11   |
|       p1_V_reg_397      |   11   |
|      rhs_V_reg_436      |   32   |
+-------------------------+--------+
|          Total          |   376  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_112 |  p2  |   2  |  18  |   36   ||    9    |
|  grp_write_fu_120 |  p2  |   2  |  18  |   36   ||    9    |
|  grp_write_fu_128 |  p2  |   2  |  18  |   36   ||    9    |
| grp_access_fu_157 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_163 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_169 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   168  ||  2.562  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   186  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   54   |
|  Register |    -   |   376  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   376  |   240  |
+-----------+--------+--------+--------+
