module top_module (
  input a, 
  input b, 
  output q
);
  
  // AND gate implementation
  assign q = a & b;

endmodule
