{"Source Block": ["hdl/library/common/up_delay_cntrl.v@123:133@HdlStmAssign", "  endgenerate\n\n  // processor interface\n\n  assign up_wack = (DISABLE == 1) ? 1'd0 : up_wack_int;\n  assign up_rack = (DISABLE == 1) ? 1'd0 : up_rack_int;\n  assign up_rdata = (DISABLE == 1) ? 32'd0 : up_rdata_int;\n\n  always @(posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_preset <= 1'd1;\n"], "Clone Blocks": [["hdl/library/common/up_delay_cntrl.v@122:132", "  end\n  endgenerate\n\n  // processor interface\n\n  assign up_wack = (DISABLE == 1) ? 1'd0 : up_wack_int;\n  assign up_rack = (DISABLE == 1) ? 1'd0 : up_rack_int;\n  assign up_rdata = (DISABLE == 1) ? 32'd0 : up_rdata_int;\n\n  always @(posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_delay_cntrl.v@124:134", "\n  // processor interface\n\n  assign up_wack = (DISABLE == 1) ? 1'd0 : up_wack_int;\n  assign up_rack = (DISABLE == 1) ? 1'd0 : up_rack_int;\n  assign up_rdata = (DISABLE == 1) ? 32'd0 : up_rdata_int;\n\n  always @(posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_preset <= 1'd1;\n      up_wack_int <= 'd0;\n"]], "Diff Content": {"Delete": [[128, "  assign up_rack = (DISABLE == 1) ? 1'd0 : up_rack_int;\n"]], "Add": []}}