
bin/Debug/proj3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000002c2  00800100  00002d56  00002dea  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002d2e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .siminfo      00000028  00002d2e  00002d2e  00002dc2  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          000001f2  008003c2  008003c2  000030ac  2**0
                  ALLOC
  4 .stab         00002508  00000000  00000000  000030ac  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .stabstr      000011ed  00000000  00000000  000055b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .comment      00000011  00000000  00000000  000067a1  2**0
                  CONTENTS, READONLY
  7 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000067b4  2**2
                  CONTENTS, READONLY
  8 .debug_info   000005f4  00000000  00000000  000067f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000005a2  00000000  00000000  00006de8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000001a  00000000  00000000  0000738a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000208  00000000  00000000  000073a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3d 00 	jmp	0x7a	; 0x7a <__ctors_end>
       4:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
       8:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
       c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      10:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      14:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      18:	0c 94 1f 06 	jmp	0xc3e	; 0xc3e <__vector_6>
      1c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      20:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      24:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      28:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      2c:	0c 94 66 0d 	jmp	0x1acc	; 0x1acc <__vector_11>
      30:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      34:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      38:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__vector_14>
      3c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      40:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      44:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      48:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__vector_18>
      4c:	0c 94 10 15 	jmp	0x2a20	; 0x2a20 <__vector_19>
      50:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      54:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      58:	0c 94 f0 06 	jmp	0xde0	; 0xde0 <__vector_22>
      5c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      60:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      64:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      68:	8b 03       	fmulsu	r16, r19
      6a:	55 04       	cpc	r5, r5
      6c:	1f 04       	cpc	r1, r15
      6e:	c1 03       	fmuls	r20, r17
      70:	dd 04       	cpc	r13, r13
      72:	a0 04       	cpc	r10, r0
      74:	f0 03       	fmuls	r23, r16
      76:	b5 04       	cpc	r11, r5
      78:	8b 04       	cpc	r8, r11

0000007a <__ctors_end>:
      7a:	11 24       	eor	r1, r1
      7c:	1f be       	out	0x3f, r1	; 63
      7e:	cf ef       	ldi	r28, 0xFF	; 255
      80:	d8 e0       	ldi	r29, 0x08	; 8
      82:	de bf       	out	0x3e, r29	; 62
      84:	cd bf       	out	0x3d, r28	; 61

00000086 <__do_copy_data>:
      86:	13 e0       	ldi	r17, 0x03	; 3
      88:	a0 e0       	ldi	r26, 0x00	; 0
      8a:	b1 e0       	ldi	r27, 0x01	; 1
      8c:	e6 e5       	ldi	r30, 0x56	; 86
      8e:	fd e2       	ldi	r31, 0x2D	; 45
      90:	02 c0       	rjmp	.+4      	; 0x96 <__do_copy_data+0x10>
      92:	05 90       	lpm	r0, Z+
      94:	0d 92       	st	X+, r0
      96:	a2 3c       	cpi	r26, 0xC2	; 194
      98:	b1 07       	cpc	r27, r17
      9a:	d9 f7       	brne	.-10     	; 0x92 <__do_copy_data+0xc>

0000009c <__do_clear_bss>:
      9c:	25 e0       	ldi	r18, 0x05	; 5
      9e:	a2 ec       	ldi	r26, 0xC2	; 194
      a0:	b3 e0       	ldi	r27, 0x03	; 3
      a2:	01 c0       	rjmp	.+2      	; 0xa6 <.do_clear_bss_start>

000000a4 <.do_clear_bss_loop>:
      a4:	1d 92       	st	X+, r1

000000a6 <.do_clear_bss_start>:
      a6:	a4 3b       	cpi	r26, 0xB4	; 180
      a8:	b2 07       	cpc	r27, r18
      aa:	e1 f7       	brne	.-8      	; 0xa4 <.do_clear_bss_loop>
      ac:	0e 94 b7 02 	call	0x56e	; 0x56e <main>
      b0:	0c 94 95 16 	jmp	0x2d2a	; 0x2d2a <_exit>

000000b4 <__bad_interrupt>:
      b4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000b8 <delay_init>:
static unsigned int limit[2] = {0, 0};
static unsigned char initialized = 0;

//typedef void (*func_t)(void);

void delay_init() {
      b8:	cf 93       	push	r28
      ba:	df 93       	push	r29
      bc:	00 d0       	rcall	.+0      	; 0xbe <delay_init+0x6>
      be:	cd b7       	in	r28, 0x3d	; 61
      c0:	de b7       	in	r29, 0x3e	; 62
    if (!initialized) {
      c2:	80 91 ca 03 	lds	r24, 0x03CA	; 0x8003ca <initialized>
      c6:	88 23       	and	r24, r24
      c8:	89 f5       	brne	.+98     	; 0x12c <delay_init+0x74>
        /*

        unsigned int PRESCALER_VALUE = 64;
        */

        unsigned int COMPARE_VALUE = 250;
      ca:	8a ef       	ldi	r24, 0xFA	; 250
      cc:	90 e0       	ldi	r25, 0x00	; 0
      ce:	9a 83       	std	Y+2, r25	; 0x02
      d0:	89 83       	std	Y+1, r24	; 0x01



        OCR0A = COMPARE_VALUE-1; // Set timer0 compare value to 250-1 = 249
      d2:	87 e4       	ldi	r24, 0x47	; 71
      d4:	90 e0       	ldi	r25, 0x00	; 0
      d6:	29 81       	ldd	r18, Y+1	; 0x01
      d8:	21 50       	subi	r18, 0x01	; 1
      da:	fc 01       	movw	r30, r24
      dc:	20 83       	st	Z, r18

        // Set CTC mode and correct clock divisor
        TCCR0A |= (1 << WGM01); // Set CTC mode //WGM01
      de:	84 e4       	ldi	r24, 0x44	; 68
      e0:	90 e0       	ldi	r25, 0x00	; 0
      e2:	24 e4       	ldi	r18, 0x44	; 68
      e4:	30 e0       	ldi	r19, 0x00	; 0
      e6:	f9 01       	movw	r30, r18
      e8:	20 81       	ld	r18, Z
      ea:	22 60       	ori	r18, 0x02	; 2
      ec:	fc 01       	movw	r30, r24
      ee:	20 83       	st	Z, r18
        TCCR0B |= (1 << CS01) | (1 << CS00); // Set clock divisor (prescaler value = 64)  CS00/CS01
      f0:	85 e4       	ldi	r24, 0x45	; 69
      f2:	90 e0       	ldi	r25, 0x00	; 0
      f4:	25 e4       	ldi	r18, 0x45	; 69
      f6:	30 e0       	ldi	r19, 0x00	; 0
      f8:	f9 01       	movw	r30, r18
      fa:	20 81       	ld	r18, Z
      fc:	23 60       	ori	r18, 0x03	; 3
      fe:	fc 01       	movw	r30, r24
     100:	20 83       	st	Z, r18

        // Enable global interrupts
        // __builtin_avr_sei();
        SREG |= (1<<I_SREG);
     102:	8f e5       	ldi	r24, 0x5F	; 95
     104:	90 e0       	ldi	r25, 0x00	; 0
     106:	2f e5       	ldi	r18, 0x5F	; 95
     108:	30 e0       	ldi	r19, 0x00	; 0
     10a:	f9 01       	movw	r30, r18
     10c:	20 81       	ld	r18, Z
     10e:	20 68       	ori	r18, 0x80	; 128
     110:	fc 01       	movw	r30, r24
     112:	20 83       	st	Z, r18

        // Enable interrupts on output compare A
        TIMSK0 |= (1 << OCIE0A);  //OCIE0A
     114:	8e e6       	ldi	r24, 0x6E	; 110
     116:	90 e0       	ldi	r25, 0x00	; 0
     118:	2e e6       	ldi	r18, 0x6E	; 110
     11a:	30 e0       	ldi	r19, 0x00	; 0
     11c:	f9 01       	movw	r30, r18
     11e:	20 81       	ld	r18, Z
     120:	22 60       	ori	r18, 0x02	; 2
     122:	fc 01       	movw	r30, r24
     124:	20 83       	st	Z, r18

        // Stop further initialization by setting initialized to 1
        initialized = 1;
     126:	81 e0       	ldi	r24, 0x01	; 1
     128:	80 93 ca 03 	sts	0x03CA, r24	; 0x8003ca <initialized>
    }
}
     12c:	00 00       	nop
     12e:	0f 90       	pop	r0
     130:	0f 90       	pop	r0
     132:	df 91       	pop	r29
     134:	cf 91       	pop	r28
     136:	08 95       	ret

00000138 <delay_get>:


unsigned int delay_get(unsigned int num) {
     138:	cf 93       	push	r28
     13a:	df 93       	push	r29
     13c:	00 d0       	rcall	.+0      	; 0x13e <delay_get+0x6>
     13e:	00 d0       	rcall	.+0      	; 0x140 <delay_get+0x8>
     140:	00 d0       	rcall	.+0      	; 0x142 <delay_get+0xa>
     142:	cd b7       	in	r28, 0x3d	; 61
     144:	de b7       	in	r29, 0x3e	; 62
     146:	9e 83       	std	Y+6, r25	; 0x06
     148:	8d 83       	std	Y+5, r24	; 0x05

    unsigned int count_value;

    // Get global interrupt enable bit state
    unsigned int sreg_state = SREG & (1 << I_SREG);
     14a:	8f e5       	ldi	r24, 0x5F	; 95
     14c:	90 e0       	ldi	r25, 0x00	; 0
     14e:	fc 01       	movw	r30, r24
     150:	80 81       	ld	r24, Z
     152:	08 2e       	mov	r0, r24
     154:	00 0c       	add	r0, r0
     156:	99 0b       	sbc	r25, r25
     158:	80 78       	andi	r24, 0x80	; 128
     15a:	99 27       	eor	r25, r25
     15c:	9a 83       	std	Y+2, r25	; 0x02
     15e:	89 83       	std	Y+1, r24	; 0x01

    // Disable interrupts
    // __builtin_avr_cli(); //
    SREG &= ~(1<<I_SREG);
     160:	8f e5       	ldi	r24, 0x5F	; 95
     162:	90 e0       	ldi	r25, 0x00	; 0
     164:	2f e5       	ldi	r18, 0x5F	; 95
     166:	30 e0       	ldi	r19, 0x00	; 0
     168:	f9 01       	movw	r30, r18
     16a:	20 81       	ld	r18, Z
     16c:	2f 77       	andi	r18, 0x7F	; 127
     16e:	fc 01       	movw	r30, r24
     170:	20 83       	st	Z, r18

    // Get the delay_count[num] value
    count_value = delay_count[num];
     172:	8d 81       	ldd	r24, Y+5	; 0x05
     174:	9e 81       	ldd	r25, Y+6	; 0x06
     176:	88 0f       	add	r24, r24
     178:	99 1f       	adc	r25, r25
     17a:	8e 53       	subi	r24, 0x3E	; 62
     17c:	9c 4f       	sbci	r25, 0xFC	; 252
     17e:	fc 01       	movw	r30, r24
     180:	80 81       	ld	r24, Z
     182:	91 81       	ldd	r25, Z+1	; 0x01
     184:	9c 83       	std	Y+4, r25	; 0x04
     186:	8b 83       	std	Y+3, r24	; 0x03

    // Restore global interrupt state
    if (sreg_state) {
     188:	89 81       	ldd	r24, Y+1	; 0x01
     18a:	9a 81       	ldd	r25, Y+2	; 0x02
     18c:	89 2b       	or	r24, r25
     18e:	49 f0       	breq	.+18     	; 0x1a2 <delay_get+0x6a>
        SREG |= (1<<I_SREG); //Enable interrupts
     190:	8f e5       	ldi	r24, 0x5F	; 95
     192:	90 e0       	ldi	r25, 0x00	; 0
     194:	2f e5       	ldi	r18, 0x5F	; 95
     196:	30 e0       	ldi	r19, 0x00	; 0
     198:	f9 01       	movw	r30, r18
     19a:	20 81       	ld	r18, Z
     19c:	20 68       	ori	r18, 0x80	; 128
     19e:	fc 01       	movw	r30, r24
     1a0:	20 83       	st	Z, r18
    }

    // Return the count value
    return count_value;
     1a2:	8b 81       	ldd	r24, Y+3	; 0x03
     1a4:	9c 81       	ldd	r25, Y+4	; 0x04
}
     1a6:	26 96       	adiw	r28, 0x06	; 6
     1a8:	0f b6       	in	r0, 0x3f	; 63
     1aa:	f8 94       	cli
     1ac:	de bf       	out	0x3e, r29	; 62
     1ae:	0f be       	out	0x3f, r0	; 63
     1b0:	cd bf       	out	0x3d, r28	; 61
     1b2:	df 91       	pop	r29
     1b4:	cf 91       	pop	r28
     1b6:	08 95       	ret

000001b8 <delay_set>:


void delay_set(unsigned int num, unsigned int time) {
     1b8:	cf 93       	push	r28
     1ba:	df 93       	push	r29
     1bc:	00 d0       	rcall	.+0      	; 0x1be <delay_set+0x6>
     1be:	00 d0       	rcall	.+0      	; 0x1c0 <delay_set+0x8>
     1c0:	00 d0       	rcall	.+0      	; 0x1c2 <delay_set+0xa>
     1c2:	cd b7       	in	r28, 0x3d	; 61
     1c4:	de b7       	in	r29, 0x3e	; 62
     1c6:	9c 83       	std	Y+4, r25	; 0x04
     1c8:	8b 83       	std	Y+3, r24	; 0x03
     1ca:	7e 83       	std	Y+6, r23	; 0x06
     1cc:	6d 83       	std	Y+5, r22	; 0x05

    // If not initialized, initialize the delay counter
    if (!initialized) {
     1ce:	80 91 ca 03 	lds	r24, 0x03CA	; 0x8003ca <initialized>
     1d2:	88 23       	and	r24, r24
     1d4:	11 f4       	brne	.+4      	; 0x1da <delay_set+0x22>
        delay_init();
     1d6:	0e 94 5c 00 	call	0xb8	; 0xb8 <delay_init>
    }
    // Get global interrupt enable bit state
    unsigned int sreg_state = SREG & (1 << 7);
     1da:	8f e5       	ldi	r24, 0x5F	; 95
     1dc:	90 e0       	ldi	r25, 0x00	; 0
     1de:	fc 01       	movw	r30, r24
     1e0:	80 81       	ld	r24, Z
     1e2:	08 2e       	mov	r0, r24
     1e4:	00 0c       	add	r0, r0
     1e6:	99 0b       	sbc	r25, r25
     1e8:	80 78       	andi	r24, 0x80	; 128
     1ea:	99 27       	eor	r25, r25
     1ec:	9a 83       	std	Y+2, r25	; 0x02
     1ee:	89 83       	std	Y+1, r24	; 0x01

    // Disable Interrupts
    SREG &= ~(1<<I_SREG); //cli()
     1f0:	8f e5       	ldi	r24, 0x5F	; 95
     1f2:	90 e0       	ldi	r25, 0x00	; 0
     1f4:	2f e5       	ldi	r18, 0x5F	; 95
     1f6:	30 e0       	ldi	r19, 0x00	; 0
     1f8:	f9 01       	movw	r30, r18
     1fa:	20 81       	ld	r18, Z
     1fc:	2f 77       	andi	r18, 0x7F	; 127
     1fe:	fc 01       	movw	r30, r24
     200:	20 83       	st	Z, r18

    // Set the limit for delay[num] and clear the count for delay[num]
    limit[num] = time;
     202:	8b 81       	ldd	r24, Y+3	; 0x03
     204:	9c 81       	ldd	r25, Y+4	; 0x04
     206:	88 0f       	add	r24, r24
     208:	99 1f       	adc	r25, r25
     20a:	8a 53       	subi	r24, 0x3A	; 58
     20c:	9c 4f       	sbci	r25, 0xFC	; 252
     20e:	2d 81       	ldd	r18, Y+5	; 0x05
     210:	3e 81       	ldd	r19, Y+6	; 0x06
     212:	fc 01       	movw	r30, r24
     214:	31 83       	std	Z+1, r19	; 0x01
     216:	20 83       	st	Z, r18
    delay_count[num] = 0;
     218:	8b 81       	ldd	r24, Y+3	; 0x03
     21a:	9c 81       	ldd	r25, Y+4	; 0x04
     21c:	88 0f       	add	r24, r24
     21e:	99 1f       	adc	r25, r25
     220:	8e 53       	subi	r24, 0x3E	; 62
     222:	9c 4f       	sbci	r25, 0xFC	; 252
     224:	fc 01       	movw	r30, r24
     226:	11 82       	std	Z+1, r1	; 0x01
     228:	10 82       	st	Z, r1

    // Restore global interrupt state
    if (sreg_state) {
     22a:	89 81       	ldd	r24, Y+1	; 0x01
     22c:	9a 81       	ldd	r25, Y+2	; 0x02
     22e:	89 2b       	or	r24, r25
     230:	49 f0       	breq	.+18     	; 0x244 <delay_set+0x8c>
        SREG |= (1<<I_SREG);   //sei()
     232:	8f e5       	ldi	r24, 0x5F	; 95
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	2f e5       	ldi	r18, 0x5F	; 95
     238:	30 e0       	ldi	r19, 0x00	; 0
     23a:	f9 01       	movw	r30, r18
     23c:	20 81       	ld	r18, Z
     23e:	20 68       	ori	r18, 0x80	; 128
     240:	fc 01       	movw	r30, r24
     242:	20 83       	st	Z, r18
    }
}
     244:	00 00       	nop
     246:	26 96       	adiw	r28, 0x06	; 6
     248:	0f b6       	in	r0, 0x3f	; 63
     24a:	f8 94       	cli
     24c:	de bf       	out	0x3e, r29	; 62
     24e:	0f be       	out	0x3f, r0	; 63
     250:	cd bf       	out	0x3d, r28	; 61
     252:	df 91       	pop	r29
     254:	cf 91       	pop	r28
     256:	08 95       	ret

00000258 <delay_isdone>:


unsigned int delay_isdone(unsigned int num) {
     258:	cf 93       	push	r28
     25a:	df 93       	push	r29
     25c:	00 d0       	rcall	.+0      	; 0x25e <delay_isdone+0x6>
     25e:	00 d0       	rcall	.+0      	; 0x260 <delay_isdone+0x8>
     260:	cd b7       	in	r28, 0x3d	; 61
     262:	de b7       	in	r29, 0x3e	; 62
     264:	9c 83       	std	Y+4, r25	; 0x04
     266:	8b 83       	std	Y+3, r24	; 0x03
    unsigned int result = 0;
     268:	1a 82       	std	Y+2, r1	; 0x02
     26a:	19 82       	std	Y+1, r1	; 0x01

    // If delay_count[num] equals limit[num], set result to 1
    if (delay_count[num] == limit[num]) {
     26c:	8b 81       	ldd	r24, Y+3	; 0x03
     26e:	9c 81       	ldd	r25, Y+4	; 0x04
     270:	88 0f       	add	r24, r24
     272:	99 1f       	adc	r25, r25
     274:	8e 53       	subi	r24, 0x3E	; 62
     276:	9c 4f       	sbci	r25, 0xFC	; 252
     278:	fc 01       	movw	r30, r24
     27a:	20 81       	ld	r18, Z
     27c:	31 81       	ldd	r19, Z+1	; 0x01
     27e:	8b 81       	ldd	r24, Y+3	; 0x03
     280:	9c 81       	ldd	r25, Y+4	; 0x04
     282:	88 0f       	add	r24, r24
     284:	99 1f       	adc	r25, r25
     286:	8a 53       	subi	r24, 0x3A	; 58
     288:	9c 4f       	sbci	r25, 0xFC	; 252
     28a:	fc 01       	movw	r30, r24
     28c:	80 81       	ld	r24, Z
     28e:	91 81       	ldd	r25, Z+1	; 0x01
     290:	28 17       	cp	r18, r24
     292:	39 07       	cpc	r19, r25
     294:	21 f4       	brne	.+8      	; 0x29e <delay_isdone+0x46>
        result = 1;
     296:	81 e0       	ldi	r24, 0x01	; 1
     298:	90 e0       	ldi	r25, 0x00	; 0
     29a:	9a 83       	std	Y+2, r25	; 0x02
     29c:	89 83       	std	Y+1, r24	; 0x01
    }

    // Return the result
    return result;
     29e:	89 81       	ldd	r24, Y+1	; 0x01
     2a0:	9a 81       	ldd	r25, Y+2	; 0x02
}
     2a2:	0f 90       	pop	r0
     2a4:	0f 90       	pop	r0
     2a6:	0f 90       	pop	r0
     2a8:	0f 90       	pop	r0
     2aa:	df 91       	pop	r29
     2ac:	cf 91       	pop	r28
     2ae:	08 95       	ret

000002b0 <__vector_14>:

//map to ivt

void __vector_14(void) __attribute__ ((signal, used, externally_visible));

void __vector_14(void) {
     2b0:	1f 92       	push	r1
     2b2:	0f 92       	push	r0
     2b4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     2b8:	0f 92       	push	r0
     2ba:	11 24       	eor	r1, r1
     2bc:	2f 93       	push	r18
     2be:	3f 93       	push	r19
     2c0:	8f 93       	push	r24
     2c2:	9f 93       	push	r25
     2c4:	ef 93       	push	r30
     2c6:	ff 93       	push	r31
     2c8:	cf 93       	push	r28
     2ca:	df 93       	push	r29
     2cc:	00 d0       	rcall	.+0      	; 0x2ce <__vector_14+0x1e>
     2ce:	cd b7       	in	r28, 0x3d	; 61
     2d0:	de b7       	in	r29, 0x3e	; 62
    for (unsigned int i = 0; i < sizeof(delay_count) / sizeof(delay_count[0]); i++) {
     2d2:	1a 82       	std	Y+2, r1	; 0x02
     2d4:	19 82       	std	Y+1, r1	; 0x01
     2d6:	2f c0       	rjmp	.+94     	; 0x336 <__vector_14+0x86>
        if (delay_count[i] < limit[i]) {
     2d8:	89 81       	ldd	r24, Y+1	; 0x01
     2da:	9a 81       	ldd	r25, Y+2	; 0x02
     2dc:	88 0f       	add	r24, r24
     2de:	99 1f       	adc	r25, r25
     2e0:	8e 53       	subi	r24, 0x3E	; 62
     2e2:	9c 4f       	sbci	r25, 0xFC	; 252
     2e4:	fc 01       	movw	r30, r24
     2e6:	20 81       	ld	r18, Z
     2e8:	31 81       	ldd	r19, Z+1	; 0x01
     2ea:	89 81       	ldd	r24, Y+1	; 0x01
     2ec:	9a 81       	ldd	r25, Y+2	; 0x02
     2ee:	88 0f       	add	r24, r24
     2f0:	99 1f       	adc	r25, r25
     2f2:	8a 53       	subi	r24, 0x3A	; 58
     2f4:	9c 4f       	sbci	r25, 0xFC	; 252
     2f6:	fc 01       	movw	r30, r24
     2f8:	80 81       	ld	r24, Z
     2fa:	91 81       	ldd	r25, Z+1	; 0x01
     2fc:	28 17       	cp	r18, r24
     2fe:	39 07       	cpc	r19, r25
     300:	a8 f4       	brcc	.+42     	; 0x32c <__vector_14+0x7c>
            delay_count[i]++;
     302:	89 81       	ldd	r24, Y+1	; 0x01
     304:	9a 81       	ldd	r25, Y+2	; 0x02
     306:	88 0f       	add	r24, r24
     308:	99 1f       	adc	r25, r25
     30a:	8e 53       	subi	r24, 0x3E	; 62
     30c:	9c 4f       	sbci	r25, 0xFC	; 252
     30e:	fc 01       	movw	r30, r24
     310:	80 81       	ld	r24, Z
     312:	91 81       	ldd	r25, Z+1	; 0x01
     314:	9c 01       	movw	r18, r24
     316:	2f 5f       	subi	r18, 0xFF	; 255
     318:	3f 4f       	sbci	r19, 0xFF	; 255
     31a:	89 81       	ldd	r24, Y+1	; 0x01
     31c:	9a 81       	ldd	r25, Y+2	; 0x02
     31e:	88 0f       	add	r24, r24
     320:	99 1f       	adc	r25, r25
     322:	8e 53       	subi	r24, 0x3E	; 62
     324:	9c 4f       	sbci	r25, 0xFC	; 252
     326:	fc 01       	movw	r30, r24
     328:	31 83       	std	Z+1, r19	; 0x01
     32a:	20 83       	st	Z, r18
//map to ivt

void __vector_14(void) __attribute__ ((signal, used, externally_visible));

void __vector_14(void) {
    for (unsigned int i = 0; i < sizeof(delay_count) / sizeof(delay_count[0]); i++) {
     32c:	89 81       	ldd	r24, Y+1	; 0x01
     32e:	9a 81       	ldd	r25, Y+2	; 0x02
     330:	01 96       	adiw	r24, 0x01	; 1
     332:	9a 83       	std	Y+2, r25	; 0x02
     334:	89 83       	std	Y+1, r24	; 0x01
     336:	89 81       	ldd	r24, Y+1	; 0x01
     338:	9a 81       	ldd	r25, Y+2	; 0x02
     33a:	02 97       	sbiw	r24, 0x02	; 2
     33c:	68 f2       	brcs	.-102    	; 0x2d8 <__vector_14+0x28>
        if (delay_count[i] < limit[i]) {
            delay_count[i]++;
        }
    }
}
     33e:	00 00       	nop
     340:	0f 90       	pop	r0
     342:	0f 90       	pop	r0
     344:	df 91       	pop	r29
     346:	cf 91       	pop	r28
     348:	ff 91       	pop	r31
     34a:	ef 91       	pop	r30
     34c:	9f 91       	pop	r25
     34e:	8f 91       	pop	r24
     350:	3f 91       	pop	r19
     352:	2f 91       	pop	r18
     354:	0f 90       	pop	r0
     356:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     35a:	0f 90       	pop	r0
     35c:	1f 90       	pop	r1
     35e:	18 95       	reti

00000360 <led_init>:

const char *Blink_msg;
unsigned int Blink_pos;
enum Blink_state { phase1, phase2 } blink_state;

void led_init() {
     360:	cf 93       	push	r28
     362:	df 93       	push	r29
     364:	cd b7       	in	r28, 0x3d	; 61
     366:	de b7       	in	r29, 0x3e	; 62
    DDRB |= LED_PIN; // Set LED pin as output
     368:	84 e2       	ldi	r24, 0x24	; 36
     36a:	90 e0       	ldi	r25, 0x00	; 0
     36c:	24 e2       	ldi	r18, 0x24	; 36
     36e:	30 e0       	ldi	r19, 0x00	; 0
     370:	f9 01       	movw	r30, r18
     372:	20 81       	ld	r18, Z
     374:	22 60       	ori	r18, 0x02	; 2
     376:	fc 01       	movw	r30, r24
     378:	20 83       	st	Z, r18
    PORTB &= ~LED_PIN; // Turn off the LED
     37a:	85 e2       	ldi	r24, 0x25	; 37
     37c:	90 e0       	ldi	r25, 0x00	; 0
     37e:	25 e2       	ldi	r18, 0x25	; 37
     380:	30 e0       	ldi	r19, 0x00	; 0
     382:	f9 01       	movw	r30, r18
     384:	20 81       	ld	r18, Z
     386:	2d 7f       	andi	r18, 0xFD	; 253
     388:	fc 01       	movw	r30, r24
     38a:	20 83       	st	Z, r18
}
     38c:	00 00       	nop
     38e:	df 91       	pop	r29
     390:	cf 91       	pop	r28
     392:	08 95       	ret

00000394 <led_on>:

void led_on() {
     394:	cf 93       	push	r28
     396:	df 93       	push	r29
     398:	cd b7       	in	r28, 0x3d	; 61
     39a:	de b7       	in	r29, 0x3e	; 62
    PORTB |= LED_PIN;
     39c:	85 e2       	ldi	r24, 0x25	; 37
     39e:	90 e0       	ldi	r25, 0x00	; 0
     3a0:	25 e2       	ldi	r18, 0x25	; 37
     3a2:	30 e0       	ldi	r19, 0x00	; 0
     3a4:	f9 01       	movw	r30, r18
     3a6:	20 81       	ld	r18, Z
     3a8:	22 60       	ori	r18, 0x02	; 2
     3aa:	fc 01       	movw	r30, r24
     3ac:	20 83       	st	Z, r18
}
     3ae:	00 00       	nop
     3b0:	df 91       	pop	r29
     3b2:	cf 91       	pop	r28
     3b4:	08 95       	ret

000003b6 <led_off>:

void led_off() {
     3b6:	cf 93       	push	r28
     3b8:	df 93       	push	r29
     3ba:	cd b7       	in	r28, 0x3d	; 61
     3bc:	de b7       	in	r29, 0x3e	; 62
    PORTB &= ~LED_PIN;
     3be:	85 e2       	ldi	r24, 0x25	; 37
     3c0:	90 e0       	ldi	r25, 0x00	; 0
     3c2:	25 e2       	ldi	r18, 0x25	; 37
     3c4:	30 e0       	ldi	r19, 0x00	; 0
     3c6:	f9 01       	movw	r30, r18
     3c8:	20 81       	ld	r18, Z
     3ca:	2d 7f       	andi	r18, 0xFD	; 253
     3cc:	fc 01       	movw	r30, r24
     3ce:	20 83       	st	Z, r18
}
     3d0:	00 00       	nop
     3d2:	df 91       	pop	r29
     3d4:	cf 91       	pop	r28
     3d6:	08 95       	ret

000003d8 <led_is_on>:

int led_is_on() {
     3d8:	cf 93       	push	r28
     3da:	df 93       	push	r29
     3dc:	cd b7       	in	r28, 0x3d	; 61
     3de:	de b7       	in	r29, 0x3e	; 62
    return (PORTB & LED_PIN) ? 1 : 0;
     3e0:	85 e2       	ldi	r24, 0x25	; 37
     3e2:	90 e0       	ldi	r25, 0x00	; 0
     3e4:	fc 01       	movw	r30, r24
     3e6:	80 81       	ld	r24, Z
     3e8:	88 2f       	mov	r24, r24
     3ea:	90 e0       	ldi	r25, 0x00	; 0
     3ec:	82 70       	andi	r24, 0x02	; 2
     3ee:	99 27       	eor	r25, r25
     3f0:	21 e0       	ldi	r18, 0x01	; 1
     3f2:	89 2b       	or	r24, r25
     3f4:	09 f4       	brne	.+2      	; 0x3f8 <led_is_on+0x20>
     3f6:	20 e0       	ldi	r18, 0x00	; 0
     3f8:	82 2f       	mov	r24, r18
     3fa:	90 e0       	ldi	r25, 0x00	; 0
}
     3fc:	df 91       	pop	r29
     3fe:	cf 91       	pop	r28
     400:	08 95       	ret

00000402 <led_set_blink>:

void led_set_blink(char *msg) {
     402:	cf 93       	push	r28
     404:	df 93       	push	r29
     406:	00 d0       	rcall	.+0      	; 0x408 <led_set_blink+0x6>
     408:	cd b7       	in	r28, 0x3d	; 61
     40a:	de b7       	in	r29, 0x3e	; 62
     40c:	9a 83       	std	Y+2, r25	; 0x02
     40e:	89 83       	std	Y+1, r24	; 0x01
    Blink_msg = msg;
     410:	89 81       	ldd	r24, Y+1	; 0x01
     412:	9a 81       	ldd	r25, Y+2	; 0x02
     414:	90 93 9d 04 	sts	0x049D, r25	; 0x80049d <Blink_msg+0x1>
     418:	80 93 9c 04 	sts	0x049C, r24	; 0x80049c <Blink_msg>
    Blink_pos = 0;
     41c:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Blink_pos+0x1>
     420:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Blink_pos>
    blink_state = phase1;
     424:	10 92 9b 04 	sts	0x049B, r1	; 0x80049b <blink_state+0x1>
     428:	10 92 9a 04 	sts	0x049A, r1	; 0x80049a <blink_state>
    delay_set(0, 0);
     42c:	60 e0       	ldi	r22, 0x00	; 0
     42e:	70 e0       	ldi	r23, 0x00	; 0
     430:	80 e0       	ldi	r24, 0x00	; 0
     432:	90 e0       	ldi	r25, 0x00	; 0
     434:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <delay_set>
    led_off();
     438:	0e 94 db 01 	call	0x3b6	; 0x3b6 <led_off>
}
     43c:	00 00       	nop
     43e:	0f 90       	pop	r0
     440:	0f 90       	pop	r0
     442:	df 91       	pop	r29
     444:	cf 91       	pop	r28
     446:	08 95       	ret

00000448 <led_update>:

void led_update() {
     448:	cf 93       	push	r28
     44a:	df 93       	push	r29
     44c:	cd b7       	in	r28, 0x3d	; 61
     44e:	de b7       	in	r29, 0x3e	; 62
    switch (blink_state) {
     450:	80 91 9a 04 	lds	r24, 0x049A	; 0x80049a <blink_state>
     454:	90 91 9b 04 	lds	r25, 0x049B	; 0x80049b <blink_state+0x1>
     458:	00 97       	sbiw	r24, 0x00	; 0
     45a:	21 f0       	breq	.+8      	; 0x464 <led_update+0x1c>
     45c:	01 97       	sbiw	r24, 0x01	; 1
     45e:	09 f4       	brne	.+2      	; 0x462 <led_update+0x1a>
     460:	51 c0       	rjmp	.+162    	; 0x504 <led_update+0xbc>
                blink_state = phase1;
            }
            break;

        default:
            break;
     462:	81 c0       	rjmp	.+258    	; 0x566 <led_update+0x11e>
}

void led_update() {
    switch (blink_state) {
        case phase1:
            if (delay_isdone(0)) {
     464:	80 e0       	ldi	r24, 0x00	; 0
     466:	90 e0       	ldi	r25, 0x00	; 0
     468:	0e 94 2c 01 	call	0x258	; 0x258 <delay_isdone>
     46c:	89 2b       	or	r24, r25
     46e:	09 f4       	brne	.+2      	; 0x472 <led_update+0x2a>
     470:	77 c0       	rjmp	.+238    	; 0x560 <led_update+0x118>
                switch (Blink_msg[Blink_pos]) {
     472:	20 91 9c 04 	lds	r18, 0x049C	; 0x80049c <Blink_msg>
     476:	30 91 9d 04 	lds	r19, 0x049D	; 0x80049d <Blink_msg+0x1>
     47a:	80 91 9e 04 	lds	r24, 0x049E	; 0x80049e <Blink_pos>
     47e:	90 91 9f 04 	lds	r25, 0x049F	; 0x80049f <Blink_pos+0x1>
     482:	82 0f       	add	r24, r18
     484:	93 1f       	adc	r25, r19
     486:	fc 01       	movw	r30, r24
     488:	80 81       	ld	r24, Z
     48a:	08 2e       	mov	r0, r24
     48c:	00 0c       	add	r0, r0
     48e:	99 0b       	sbc	r25, r25
     490:	8d 32       	cpi	r24, 0x2D	; 45
     492:	91 05       	cpc	r25, r1
     494:	31 f0       	breq	.+12     	; 0x4a2 <led_update+0x5a>
     496:	8e 32       	cpi	r24, 0x2E	; 46
     498:	91 05       	cpc	r25, r1
     49a:	91 f0       	breq	.+36     	; 0x4c0 <led_update+0x78>
     49c:	80 97       	sbiw	r24, 0x20	; 32
     49e:	f9 f0       	breq	.+62     	; 0x4de <led_update+0x96>
     4a0:	27 c0       	rjmp	.+78     	; 0x4f0 <led_update+0xa8>
                    case '-':
                        led_on();
     4a2:	0e 94 ca 01 	call	0x394	; 0x394 <led_on>
                        delay_set(0, 750);
     4a6:	6e ee       	ldi	r22, 0xEE	; 238
     4a8:	72 e0       	ldi	r23, 0x02	; 2
     4aa:	80 e0       	ldi	r24, 0x00	; 0
     4ac:	90 e0       	ldi	r25, 0x00	; 0
     4ae:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <delay_set>
                        //delay_set(0,7);
                        blink_state = phase2;
     4b2:	81 e0       	ldi	r24, 0x01	; 1
     4b4:	90 e0       	ldi	r25, 0x00	; 0
     4b6:	90 93 9b 04 	sts	0x049B, r25	; 0x80049b <blink_state+0x1>
     4ba:	80 93 9a 04 	sts	0x049A, r24	; 0x80049a <blink_state>
                        break;
     4be:	21 c0       	rjmp	.+66     	; 0x502 <led_update+0xba>
                    case '.':
                        led_on();
     4c0:	0e 94 ca 01 	call	0x394	; 0x394 <led_on>
                        delay_set(0, 250);
     4c4:	6a ef       	ldi	r22, 0xFA	; 250
     4c6:	70 e0       	ldi	r23, 0x00	; 0
     4c8:	80 e0       	ldi	r24, 0x00	; 0
     4ca:	90 e0       	ldi	r25, 0x00	; 0
     4cc:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <delay_set>
                        //delay_set(0,2);
                        blink_state = phase2;
     4d0:	81 e0       	ldi	r24, 0x01	; 1
     4d2:	90 e0       	ldi	r25, 0x00	; 0
     4d4:	90 93 9b 04 	sts	0x049B, r25	; 0x80049b <blink_state+0x1>
     4d8:	80 93 9a 04 	sts	0x049A, r24	; 0x80049a <blink_state>
                        break;
     4dc:	12 c0       	rjmp	.+36     	; 0x502 <led_update+0xba>
                    case ' ':
                        led_off();
     4de:	0e 94 db 01 	call	0x3b6	; 0x3b6 <led_off>
                        delay_set(0, 1000);
     4e2:	68 ee       	ldi	r22, 0xE8	; 232
     4e4:	73 e0       	ldi	r23, 0x03	; 3
     4e6:	80 e0       	ldi	r24, 0x00	; 0
     4e8:	90 e0       	ldi	r25, 0x00	; 0
     4ea:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <delay_set>
                        //blink_state = phase2;
                        break;
     4ee:	09 c0       	rjmp	.+18     	; 0x502 <led_update+0xba>
                    default:
                        led_off();
     4f0:	0e 94 db 01 	call	0x3b6	; 0x3b6 <led_off>
                        delay_set(0, 0);
     4f4:	60 e0       	ldi	r22, 0x00	; 0
     4f6:	70 e0       	ldi	r23, 0x00	; 0
     4f8:	80 e0       	ldi	r24, 0x00	; 0
     4fa:	90 e0       	ldi	r25, 0x00	; 0
     4fc:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <delay_set>
                        break;
     500:	00 00       	nop
                }
            }
            break;
     502:	2e c0       	rjmp	.+92     	; 0x560 <led_update+0x118>

        case phase2:
            if (delay_isdone(0)) {
     504:	80 e0       	ldi	r24, 0x00	; 0
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	0e 94 2c 01 	call	0x258	; 0x258 <delay_isdone>
     50c:	89 2b       	or	r24, r25
     50e:	51 f1       	breq	.+84     	; 0x564 <led_update+0x11c>
                led_off();
     510:	0e 94 db 01 	call	0x3b6	; 0x3b6 <led_off>
                delay_set(0, 100);
     514:	64 e6       	ldi	r22, 0x64	; 100
     516:	70 e0       	ldi	r23, 0x00	; 0
     518:	80 e0       	ldi	r24, 0x00	; 0
     51a:	90 e0       	ldi	r25, 0x00	; 0
     51c:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <delay_set>
                //delay_set(0, 1);
                Blink_pos++;
     520:	80 91 9e 04 	lds	r24, 0x049E	; 0x80049e <Blink_pos>
     524:	90 91 9f 04 	lds	r25, 0x049F	; 0x80049f <Blink_pos+0x1>
     528:	01 96       	adiw	r24, 0x01	; 1
     52a:	90 93 9f 04 	sts	0x049F, r25	; 0x80049f <Blink_pos+0x1>
     52e:	80 93 9e 04 	sts	0x049E, r24	; 0x80049e <Blink_pos>
                if (Blink_pos >= strlen(Blink_msg)) {
     532:	80 91 9c 04 	lds	r24, 0x049C	; 0x80049c <Blink_msg>
     536:	90 91 9d 04 	lds	r25, 0x049D	; 0x80049d <Blink_msg+0x1>
     53a:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <strlen>
     53e:	9c 01       	movw	r18, r24
     540:	80 91 9e 04 	lds	r24, 0x049E	; 0x80049e <Blink_pos>
     544:	90 91 9f 04 	lds	r25, 0x049F	; 0x80049f <Blink_pos+0x1>
     548:	82 17       	cp	r24, r18
     54a:	93 07       	cpc	r25, r19
     54c:	20 f0       	brcs	.+8      	; 0x556 <led_update+0x10e>
                    Blink_pos = 0;
     54e:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Blink_pos+0x1>
     552:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Blink_pos>
                }
                blink_state = phase1;
     556:	10 92 9b 04 	sts	0x049B, r1	; 0x80049b <blink_state+0x1>
     55a:	10 92 9a 04 	sts	0x049A, r1	; 0x80049a <blink_state>
            }
            break;
     55e:	02 c0       	rjmp	.+4      	; 0x564 <led_update+0x11c>
                        led_off();
                        delay_set(0, 0);
                        break;
                }
            }
            break;
     560:	00 00       	nop
     562:	01 c0       	rjmp	.+2      	; 0x566 <led_update+0x11e>
                if (Blink_pos >= strlen(Blink_msg)) {
                    Blink_pos = 0;
                }
                blink_state = phase1;
            }
            break;
     564:	00 00       	nop

        default:
            break;
    }
}
     566:	00 00       	nop
     568:	df 91       	pop	r29
     56a:	cf 91       	pop	r28
     56c:	08 95       	ret

0000056e <main>:
* of tasks in order to provide a temperature sensor endpoint to an
* industrial IOT system. Ethernet sockets are not yet supported -
* all transactions are carried out over the uart debug port.
*/
int main(void)
{
     56e:	0f 93       	push	r16
     570:	1f 93       	push	r17
     572:	cf 93       	push	r28
     574:	df 93       	push	r29
     576:	1f 92       	push	r1
     578:	cd b7       	in	r28, 0x3d	; 61
     57a:	de b7       	in	r29, 0x3e	; 62
    /* initialize the hardware and device state */
    config_init();
     57c:	0e 94 a6 06 	call	0xd4c	; 0xd4c <config_init>
    vpd_init();
     580:	0e 94 bc 13 	call	0x2778	; 0x2778 <vpd_init>
    rtc_init();
     584:	0e 94 a1 09 	call	0x1342	; 0x1342 <rtc_init>
    log_init();
     588:	0e 94 a9 07 	call	0xf52	; 0xf52 <log_init>
    alarm_init();
     58c:	0e 94 62 06 	call	0xcc4	; 0xcc4 <alarm_init>
    uart_init();
     590:	0e 94 b3 0d 	call	0x1b66	; 0x1b66 <uart_init>
    led_init();
     594:	0e 94 b0 01 	call	0x360	; 0x360 <led_init>
    temp_init();
     598:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <temp_init>
    wdt_init();
     59c:	0e 94 f9 05 	call	0xbf2	; 0xbf2 <wdt_init>
    tempfsm_init();
     5a0:	0e 94 47 03 	call	0x68e	; 0x68e <tempfsm_init>

    unsigned char connected = 0;  /* 1 if socket is connected, otherwise, 0 */
     5a4:	19 82       	std	Y+1, r1	; 0x01

    /* print the banner to the debug port */
    uart_writestr("SER486 Project 3 - Integration\r\n");
     5a6:	80 e3       	ldi	r24, 0x30	; 48
     5a8:	91 e0       	ldi	r25, 0x01	; 1
     5aa:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    uart_writestr( STRINGIZE_VALUE(YOURNAME) );
     5ae:	81 e5       	ldi	r24, 0x51	; 81
     5b0:	91 e0       	ldi	r25, 0x01	; 1
     5b2:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    uart_writestr("\r\n");
     5b6:	83 e6       	ldi	r24, 0x63	; 99
     5b8:	91 e0       	ldi	r25, 0x01	; 1
     5ba:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>

    /* log the startup event */
    log_add_record(EVENT_STARTUP);
     5be:	80 e0       	ldi	r24, 0x00	; 0
     5c0:	0e 94 d6 08 	call	0x11ac	; 0x11ac <log_add_record>

    /* start the first temperature reading and wait 5 seconds before reading again
    * this long delay ensures that the temperature spike during startup does not
    * trigger any false alarms.
    */
    temp_start();
     5c4:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <temp_start>
    delay_set(1,5000);
     5c8:	68 e8       	ldi	r22, 0x88	; 136
     5ca:	73 e1       	ldi	r23, 0x13	; 19
     5cc:	81 e0       	ldi	r24, 0x01	; 1
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <delay_set>

    /* control loop */
    while(1) {
       /* reset  the watchdog timer every loop */
       wdt_reset();
     5d4:	0e 94 08 06 	call	0xc10	; 0xc10 <wdt_reset>

       /* update the led state based on the blink code */
       led_update();
     5d8:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
       /* if the temperature sensor delay is done, update the current temperature
       * from the temperature sensor, update the temperature sensor finite state
       * machine (which provides hysteresis) and send any temperature sensor
       * alarms (from FSM update).
       */
       if (delay_isdone(1)) {
     5dc:	81 e0       	ldi	r24, 0x01	; 1
     5de:	90 e0       	ldi	r25, 0x00	; 0
     5e0:	0e 94 2c 01 	call	0x258	; 0x258 <delay_isdone>
     5e4:	89 2b       	or	r24, r25
     5e6:	31 f1       	breq	.+76     	; 0x634 <main+0xc6>
          /* read the temperature sensor */
          current_temperature = temp_get();
     5e8:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <temp_get>
     5ec:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     5f0:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>

          tempfsm_update(current_temperature,config.hi_alarm,config.hi_warn,config.lo_alarm,config.lo_warn);
     5f4:	e0 91 ac 04 	lds	r30, 0x04AC	; 0x8004ac <config+0xa>
     5f8:	f0 91 ad 04 	lds	r31, 0x04AD	; 0x8004ad <config+0xb>
     5fc:	20 91 aa 04 	lds	r18, 0x04AA	; 0x8004aa <config+0x8>
     600:	30 91 ab 04 	lds	r19, 0x04AB	; 0x8004ab <config+0x9>
     604:	40 91 a8 04 	lds	r20, 0x04A8	; 0x8004a8 <config+0x6>
     608:	50 91 a9 04 	lds	r21, 0x04A9	; 0x8004a9 <config+0x7>
     60c:	60 91 a6 04 	lds	r22, 0x04A6	; 0x8004a6 <config+0x4>
     610:	70 91 a7 04 	lds	r23, 0x04A7	; 0x8004a7 <config+0x5>
     614:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
     618:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
     61c:	8f 01       	movw	r16, r30
     61e:	0e 94 5f 03 	call	0x6be	; 0x6be <tempfsm_update>

          /* restart the temperature sensor delay to trigger in 1 second */
          temp_start();
     622:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <temp_start>
          delay_set(1,1000);
     626:	68 ee       	ldi	r22, 0xE8	; 232
     628:	73 e0       	ldi	r23, 0x03	; 3
     62a:	81 e0       	ldi	r24, 0x01	; 1
     62c:	90 e0       	ldi	r25, 0x00	; 0
     62e:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <delay_set>
     632:	d0 cf       	rjmp	.-96     	; 0x5d4 <main+0x66>
       } else if (connected == 0) {
     634:	89 81       	ldd	r24, Y+1	; 0x01
     636:	88 23       	and	r24, r24
     638:	59 f4       	brne	.+22     	; 0x650 <main+0xe2>
          /* if the connection state is 0 (unconnected), wait for the socket to connect */
          if (uartsocket_is_connected()) {
     63a:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <uartsocket_is_connected>
     63e:	88 23       	and	r24, r24
     640:	49 f2       	breq	.-110    	; 0x5d4 <main+0x66>
             /* socket is now connected - print a message to the uart debug port and update our connection status */
             uart_writestr("Connection Established\r\n");
     642:	86 e6       	ldi	r24, 0x66	; 102
     644:	91 e0       	ldi	r25, 0x01	; 1
     646:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
             connected = 1;
     64a:	81 e0       	ldi	r24, 0x01	; 1
     64c:	89 83       	std	Y+1, r24	; 0x01
     64e:	c2 cf       	rjmp	.-124    	; 0x5d4 <main+0x66>
          }
       } else if (uartsocket_is_packet_available()) {
     650:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <uartsocket_is_packet_available>
     654:	88 23       	and	r24, r24
     656:	69 f0       	breq	.+26     	; 0x672 <main+0x104>
           /* here if we are connected and a packet is available for processing.
           * Process the packet, update the device state and send the appropriate response to the client
           */
           parse_and_send_response();
     658:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <parse_and_send_response>
           if (!uartsocket_is_connected()) {
     65c:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <uartsocket_is_connected>
     660:	88 23       	and	r24, r24
     662:	09 f0       	breq	.+2      	; 0x666 <main+0xf8>
     664:	b7 cf       	rjmp	.-146    	; 0x5d4 <main+0x66>
              /* if connection is lost, print a debug message and update the connection state */
              uartsocket_writestr("Connection Lost\r\n");
     666:	8f e7       	ldi	r24, 0x7F	; 127
     668:	91 e0       	ldi	r25, 0x01	; 1
     66a:	0e 94 24 0f 	call	0x1e48	; 0x1e48 <uartsocket_writestr>
              connected = 0;
     66e:	19 82       	std	Y+1, r1	; 0x01
     670:	b1 cf       	rjmp	.-158    	; 0x5d4 <main+0x66>
           }
       } else {
          /* update any pending write backs */
          if (!eeprom_isbusy()) log_update();
     672:	0e 94 7f 07 	call	0xefe	; 0xefe <eeprom_isbusy>
     676:	89 2b       	or	r24, r25
     678:	11 f4       	brne	.+4      	; 0x67e <main+0x110>
     67a:	0e 94 6e 08 	call	0x10dc	; 0x10dc <log_update>
          if (!eeprom_isbusy()) config_update();
     67e:	0e 94 7f 07 	call	0xefe	; 0xefe <eeprom_isbusy>
     682:	89 2b       	or	r24, r25
     684:	09 f0       	breq	.+2      	; 0x688 <main+0x11a>
     686:	a6 cf       	rjmp	.-180    	; 0x5d4 <main+0x66>
     688:	0e 94 c1 06 	call	0xd82	; 0xd82 <config_update>
       }
    }
     68c:	a3 cf       	rjmp	.-186    	; 0x5d4 <main+0x66>

0000068e <tempfsm_init>:
#include "log.h"

enum Temp_State { NORM1, NORM2, NORM3, WARN_HI1, WARN_HI2, CRITICAL_HI, WARN_LO1, WARN_LO2, CRITICAL_LO} temp_state;

void tempfsm_init()
{
     68e:	cf 93       	push	r28
     690:	df 93       	push	r29
     692:	cd b7       	in	r28, 0x3d	; 61
     694:	de b7       	in	r29, 0x3e	; 62
    temp_state = NORM1;
     696:	10 92 a1 04 	sts	0x04A1, r1	; 0x8004a1 <temp_state+0x1>
     69a:	10 92 a0 04 	sts	0x04A0, r1	; 0x8004a0 <temp_state>
}
     69e:	00 00       	nop
     6a0:	df 91       	pop	r29
     6a2:	cf 91       	pop	r28
     6a4:	08 95       	ret

000006a6 <tempfsm_reset>:

void tempfsm_reset()
{
     6a6:	cf 93       	push	r28
     6a8:	df 93       	push	r29
     6aa:	cd b7       	in	r28, 0x3d	; 61
     6ac:	de b7       	in	r29, 0x3e	; 62
    temp_state = NORM1;
     6ae:	10 92 a1 04 	sts	0x04A1, r1	; 0x8004a1 <temp_state+0x1>
     6b2:	10 92 a0 04 	sts	0x04A0, r1	; 0x8004a0 <temp_state>
}
     6b6:	00 00       	nop
     6b8:	df 91       	pop	r29
     6ba:	cf 91       	pop	r28
     6bc:	08 95       	ret

000006be <tempfsm_update>:

void tempfsm_update(int current, int hicrit, int hiwarn, int locrit, int lowarn)
{
     6be:	0f 93       	push	r16
     6c0:	1f 93       	push	r17
     6c2:	cf 93       	push	r28
     6c4:	df 93       	push	r29
     6c6:	cd b7       	in	r28, 0x3d	; 61
     6c8:	de b7       	in	r29, 0x3e	; 62
     6ca:	2a 97       	sbiw	r28, 0x0a	; 10
     6cc:	0f b6       	in	r0, 0x3f	; 63
     6ce:	f8 94       	cli
     6d0:	de bf       	out	0x3e, r29	; 62
     6d2:	0f be       	out	0x3f, r0	; 63
     6d4:	cd bf       	out	0x3d, r28	; 61
     6d6:	9a 83       	std	Y+2, r25	; 0x02
     6d8:	89 83       	std	Y+1, r24	; 0x01
     6da:	7c 83       	std	Y+4, r23	; 0x04
     6dc:	6b 83       	std	Y+3, r22	; 0x03
     6de:	5e 83       	std	Y+6, r21	; 0x06
     6e0:	4d 83       	std	Y+5, r20	; 0x05
     6e2:	38 87       	std	Y+8, r19	; 0x08
     6e4:	2f 83       	std	Y+7, r18	; 0x07
     6e6:	1a 87       	std	Y+10, r17	; 0x0a
     6e8:	09 87       	std	Y+9, r16	; 0x09
    switch(temp_state)
     6ea:	80 91 a0 04 	lds	r24, 0x04A0	; 0x8004a0 <temp_state>
     6ee:	90 91 a1 04 	lds	r25, 0x04A1	; 0x8004a1 <temp_state+0x1>
     6f2:	cc 01       	movw	r24, r24
     6f4:	a0 e0       	ldi	r26, 0x00	; 0
     6f6:	b0 e0       	ldi	r27, 0x00	; 0
     6f8:	40 e0       	ldi	r20, 0x00	; 0
     6fa:	50 e0       	ldi	r21, 0x00	; 0
     6fc:	28 e0       	ldi	r18, 0x08	; 8
     6fe:	30 e0       	ldi	r19, 0x00	; 0
     700:	84 1b       	sub	r24, r20
     702:	95 0b       	sbc	r25, r21
     704:	28 17       	cp	r18, r24
     706:	39 07       	cpc	r19, r25
     708:	08 f4       	brcc	.+2      	; 0x70c <tempfsm_update+0x4e>
     70a:	8f c1       	rjmp	.+798    	; 0xa2a <__stack+0x12b>
     70c:	8c 5c       	subi	r24, 0xCC	; 204
     70e:	9f 4f       	sbci	r25, 0xFF	; 255
     710:	fc 01       	movw	r30, r24
     712:	0c 94 6c 16 	jmp	0x2cd8	; 0x2cd8 <__tablejump2__>
    {
    case NORM1:
        if(current >= hiwarn)
     716:	29 81       	ldd	r18, Y+1	; 0x01
     718:	3a 81       	ldd	r19, Y+2	; 0x02
     71a:	8d 81       	ldd	r24, Y+5	; 0x05
     71c:	9e 81       	ldd	r25, Y+6	; 0x06
     71e:	28 17       	cp	r18, r24
     720:	39 07       	cpc	r19, r25
     722:	9c f0       	brlt	.+38     	; 0x74a <tempfsm_update+0x8c>
        {
            alarm_send(EVENT_HI_WARN);
     724:	86 e0       	ldi	r24, 0x06	; 6
     726:	90 e0       	ldi	r25, 0x00	; 0
     728:	0e 94 63 06 	call	0xcc6	; 0xcc6 <alarm_send>
            log_add_record(EVENT_HI_WARN);
     72c:	86 e0       	ldi	r24, 0x06	; 6
     72e:	0e 94 d6 08 	call	0x11ac	; 0x11ac <log_add_record>
            led_set_blink("-");     //Next state is a warning state
     732:	81 e9       	ldi	r24, 0x91	; 145
     734:	91 e0       	ldi	r25, 0x01	; 1
     736:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     73a:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = WARN_HI1;
     73e:	83 e0       	ldi	r24, 0x03	; 3
     740:	90 e0       	ldi	r25, 0x00	; 0
     742:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     746:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        if (current<= lowarn)
     74a:	29 81       	ldd	r18, Y+1	; 0x01
     74c:	3a 81       	ldd	r19, Y+2	; 0x02
     74e:	89 85       	ldd	r24, Y+9	; 0x09
     750:	9a 85       	ldd	r25, Y+10	; 0x0a
     752:	82 17       	cp	r24, r18
     754:	93 07       	cpc	r25, r19
     756:	0c f4       	brge	.+2      	; 0x75a <tempfsm_update+0x9c>
     758:	57 c1       	rjmp	.+686    	; 0xa08 <__stack+0x109>
        {
            alarm_send(EVENT_LO_WARN);
     75a:	88 e0       	ldi	r24, 0x08	; 8
     75c:	90 e0       	ldi	r25, 0x00	; 0
     75e:	0e 94 63 06 	call	0xcc6	; 0xcc6 <alarm_send>
            log_add_record(EVENT_LO_WARN);
     762:	88 e0       	ldi	r24, 0x08	; 8
     764:	0e 94 d6 08 	call	0x11ac	; 0x11ac <log_add_record>
            led_set_blink("-");     //Next state is a warning state
     768:	81 e9       	ldi	r24, 0x91	; 145
     76a:	91 e0       	ldi	r25, 0x01	; 1
     76c:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     770:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = WARN_LO1;
     774:	86 e0       	ldi	r24, 0x06	; 6
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     77c:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        break;
     780:	43 c1       	rjmp	.+646    	; 0xa08 <__stack+0x109>

    case WARN_HI1:
        if(current > hicrit)
     782:	29 81       	ldd	r18, Y+1	; 0x01
     784:	3a 81       	ldd	r19, Y+2	; 0x02
     786:	8b 81       	ldd	r24, Y+3	; 0x03
     788:	9c 81       	ldd	r25, Y+4	; 0x04
     78a:	82 17       	cp	r24, r18
     78c:	93 07       	cpc	r25, r19
     78e:	9c f4       	brge	.+38     	; 0x7b6 <tempfsm_update+0xf8>
        {
            alarm_send(EVENT_HI_ALARM);
     790:	85 e0       	ldi	r24, 0x05	; 5
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	0e 94 63 06 	call	0xcc6	; 0xcc6 <alarm_send>
            log_add_record(EVENT_HI_ALARM);
     798:	85 e0       	ldi	r24, 0x05	; 5
     79a:	0e 94 d6 08 	call	0x11ac	; 0x11ac <log_add_record>
            led_set_blink(".");     //Next state is a critical state
     79e:	83 e9       	ldi	r24, 0x93	; 147
     7a0:	91 e0       	ldi	r25, 0x01	; 1
     7a2:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     7a6:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = CRITICAL_HI;
     7aa:	85 e0       	ldi	r24, 0x05	; 5
     7ac:	90 e0       	ldi	r25, 0x00	; 0
     7ae:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     7b2:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        if(current < hiwarn)
     7b6:	29 81       	ldd	r18, Y+1	; 0x01
     7b8:	3a 81       	ldd	r19, Y+2	; 0x02
     7ba:	8d 81       	ldd	r24, Y+5	; 0x05
     7bc:	9e 81       	ldd	r25, Y+6	; 0x06
     7be:	28 17       	cp	r18, r24
     7c0:	39 07       	cpc	r19, r25
     7c2:	0c f0       	brlt	.+2      	; 0x7c6 <tempfsm_update+0x108>
     7c4:	23 c1       	rjmp	.+582    	; 0xa0c <__stack+0x10d>
        {
            led_set_blink(" ");     //Next state is a normal state
     7c6:	85 e9       	ldi	r24, 0x95	; 149
     7c8:	91 e0       	ldi	r25, 0x01	; 1
     7ca:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     7ce:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = NORM3;
     7d2:	82 e0       	ldi	r24, 0x02	; 2
     7d4:	90 e0       	ldi	r25, 0x00	; 0
     7d6:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     7da:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        break;
     7de:	16 c1       	rjmp	.+556    	; 0xa0c <__stack+0x10d>

    case WARN_LO1:
        if(current<=locrit)
     7e0:	29 81       	ldd	r18, Y+1	; 0x01
     7e2:	3a 81       	ldd	r19, Y+2	; 0x02
     7e4:	8f 81       	ldd	r24, Y+7	; 0x07
     7e6:	98 85       	ldd	r25, Y+8	; 0x08
     7e8:	82 17       	cp	r24, r18
     7ea:	93 07       	cpc	r25, r19
     7ec:	9c f0       	brlt	.+38     	; 0x814 <tempfsm_update+0x156>
        {
            alarm_send(EVENT_LO_ALARM);
     7ee:	87 e0       	ldi	r24, 0x07	; 7
     7f0:	90 e0       	ldi	r25, 0x00	; 0
     7f2:	0e 94 63 06 	call	0xcc6	; 0xcc6 <alarm_send>
            log_add_record(EVENT_LO_ALARM);
     7f6:	87 e0       	ldi	r24, 0x07	; 7
     7f8:	0e 94 d6 08 	call	0x11ac	; 0x11ac <log_add_record>
            led_set_blink(".");     //Next state is a critical state
     7fc:	83 e9       	ldi	r24, 0x93	; 147
     7fe:	91 e0       	ldi	r25, 0x01	; 1
     800:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     804:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = CRITICAL_LO;
     808:	88 e0       	ldi	r24, 0x08	; 8
     80a:	90 e0       	ldi	r25, 0x00	; 0
     80c:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     810:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        if(current > lowarn)
     814:	29 81       	ldd	r18, Y+1	; 0x01
     816:	3a 81       	ldd	r19, Y+2	; 0x02
     818:	89 85       	ldd	r24, Y+9	; 0x09
     81a:	9a 85       	ldd	r25, Y+10	; 0x0a
     81c:	82 17       	cp	r24, r18
     81e:	93 07       	cpc	r25, r19
     820:	0c f0       	brlt	.+2      	; 0x824 <tempfsm_update+0x166>
     822:	f6 c0       	rjmp	.+492    	; 0xa10 <__stack+0x111>
        {
            led_set_blink(" ");     //Next state is a normal state
     824:	85 e9       	ldi	r24, 0x95	; 149
     826:	91 e0       	ldi	r25, 0x01	; 1
     828:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     82c:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = NORM2;
     830:	81 e0       	ldi	r24, 0x01	; 1
     832:	90 e0       	ldi	r25, 0x00	; 0
     834:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     838:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        break;
     83c:	e9 c0       	rjmp	.+466    	; 0xa10 <__stack+0x111>

    case NORM3:
        if(current>=hiwarn)
     83e:	29 81       	ldd	r18, Y+1	; 0x01
     840:	3a 81       	ldd	r19, Y+2	; 0x02
     842:	8d 81       	ldd	r24, Y+5	; 0x05
     844:	9e 81       	ldd	r25, Y+6	; 0x06
     846:	28 17       	cp	r18, r24
     848:	39 07       	cpc	r19, r25
     84a:	9c f0       	brlt	.+38     	; 0x872 <tempfsm_update+0x1b4>
        {
            alarm_send(EVENT_HI_WARN);
     84c:	86 e0       	ldi	r24, 0x06	; 6
     84e:	90 e0       	ldi	r25, 0x00	; 0
     850:	0e 94 63 06 	call	0xcc6	; 0xcc6 <alarm_send>
            log_add_record(EVENT_HI_WARN);
     854:	86 e0       	ldi	r24, 0x06	; 6
     856:	0e 94 d6 08 	call	0x11ac	; 0x11ac <log_add_record>
            led_set_blink("-");     //Next state is a warning state
     85a:	81 e9       	ldi	r24, 0x91	; 145
     85c:	91 e0       	ldi	r25, 0x01	; 1
     85e:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     862:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = WARN_HI1;
     866:	83 e0       	ldi	r24, 0x03	; 3
     868:	90 e0       	ldi	r25, 0x00	; 0
     86a:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     86e:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        if (current<=lowarn)
     872:	29 81       	ldd	r18, Y+1	; 0x01
     874:	3a 81       	ldd	r19, Y+2	; 0x02
     876:	89 85       	ldd	r24, Y+9	; 0x09
     878:	9a 85       	ldd	r25, Y+10	; 0x0a
     87a:	82 17       	cp	r24, r18
     87c:	93 07       	cpc	r25, r19
     87e:	0c f4       	brge	.+2      	; 0x882 <tempfsm_update+0x1c4>
     880:	c9 c0       	rjmp	.+402    	; 0xa14 <__stack+0x115>
        {
            alarm_send(EVENT_LO_WARN);
     882:	88 e0       	ldi	r24, 0x08	; 8
     884:	90 e0       	ldi	r25, 0x00	; 0
     886:	0e 94 63 06 	call	0xcc6	; 0xcc6 <alarm_send>
            log_add_record(EVENT_LO_WARN);
     88a:	88 e0       	ldi	r24, 0x08	; 8
     88c:	0e 94 d6 08 	call	0x11ac	; 0x11ac <log_add_record>
            led_set_blink("-");     //Next state is a warning state
     890:	81 e9       	ldi	r24, 0x91	; 145
     892:	91 e0       	ldi	r25, 0x01	; 1
     894:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     898:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = WARN_LO1;
     89c:	86 e0       	ldi	r24, 0x06	; 6
     89e:	90 e0       	ldi	r25, 0x00	; 0
     8a0:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     8a4:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        break;
     8a8:	b5 c0       	rjmp	.+362    	; 0xa14 <__stack+0x115>

    case NORM2:
        if(current>=hiwarn)
     8aa:	29 81       	ldd	r18, Y+1	; 0x01
     8ac:	3a 81       	ldd	r19, Y+2	; 0x02
     8ae:	8d 81       	ldd	r24, Y+5	; 0x05
     8b0:	9e 81       	ldd	r25, Y+6	; 0x06
     8b2:	28 17       	cp	r18, r24
     8b4:	39 07       	cpc	r19, r25
     8b6:	9c f0       	brlt	.+38     	; 0x8de <tempfsm_update+0x220>
        {
            alarm_send(EVENT_HI_WARN);
     8b8:	86 e0       	ldi	r24, 0x06	; 6
     8ba:	90 e0       	ldi	r25, 0x00	; 0
     8bc:	0e 94 63 06 	call	0xcc6	; 0xcc6 <alarm_send>
            log_add_record(EVENT_HI_WARN);
     8c0:	86 e0       	ldi	r24, 0x06	; 6
     8c2:	0e 94 d6 08 	call	0x11ac	; 0x11ac <log_add_record>
            led_set_blink("-");     //Next state is a warning state
     8c6:	81 e9       	ldi	r24, 0x91	; 145
     8c8:	91 e0       	ldi	r25, 0x01	; 1
     8ca:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     8ce:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = WARN_HI1;
     8d2:	83 e0       	ldi	r24, 0x03	; 3
     8d4:	90 e0       	ldi	r25, 0x00	; 0
     8d6:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     8da:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        if (current<=lowarn)
     8de:	29 81       	ldd	r18, Y+1	; 0x01
     8e0:	3a 81       	ldd	r19, Y+2	; 0x02
     8e2:	89 85       	ldd	r24, Y+9	; 0x09
     8e4:	9a 85       	ldd	r25, Y+10	; 0x0a
     8e6:	82 17       	cp	r24, r18
     8e8:	93 07       	cpc	r25, r19
     8ea:	0c f4       	brge	.+2      	; 0x8ee <tempfsm_update+0x230>
     8ec:	95 c0       	rjmp	.+298    	; 0xa18 <__stack+0x119>
        {
            alarm_send(EVENT_LO_WARN);
     8ee:	88 e0       	ldi	r24, 0x08	; 8
     8f0:	90 e0       	ldi	r25, 0x00	; 0
     8f2:	0e 94 63 06 	call	0xcc6	; 0xcc6 <alarm_send>
            log_add_record(EVENT_LO_WARN);
     8f6:	88 e0       	ldi	r24, 0x08	; 8
     8f8:	0e 94 d6 08 	call	0x11ac	; 0x11ac <log_add_record>
            led_set_blink("-");     //Next state is a warning state
     8fc:	81 e9       	ldi	r24, 0x91	; 145
     8fe:	91 e0       	ldi	r25, 0x01	; 1
     900:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     904:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = WARN_LO1;
     908:	86 e0       	ldi	r24, 0x06	; 6
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     910:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        break;
     914:	81 c0       	rjmp	.+258    	; 0xa18 <__stack+0x119>

    case CRITICAL_LO:
        if(current>locrit)
     916:	29 81       	ldd	r18, Y+1	; 0x01
     918:	3a 81       	ldd	r19, Y+2	; 0x02
     91a:	8f 81       	ldd	r24, Y+7	; 0x07
     91c:	98 85       	ldd	r25, Y+8	; 0x08
     91e:	82 17       	cp	r24, r18
     920:	93 07       	cpc	r25, r19
     922:	0c f0       	brlt	.+2      	; 0x926 <__stack+0x27>
     924:	7b c0       	rjmp	.+246    	; 0xa1c <__stack+0x11d>
        {
            led_set_blink("-");     //Next state is a warning state
     926:	81 e9       	ldi	r24, 0x91	; 145
     928:	91 e0       	ldi	r25, 0x01	; 1
     92a:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     92e:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = WARN_LO2;
     932:	87 e0       	ldi	r24, 0x07	; 7
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     93a:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        break;
     93e:	6e c0       	rjmp	.+220    	; 0xa1c <__stack+0x11d>

    case CRITICAL_HI:
        if(current<hicrit)
     940:	29 81       	ldd	r18, Y+1	; 0x01
     942:	3a 81       	ldd	r19, Y+2	; 0x02
     944:	8b 81       	ldd	r24, Y+3	; 0x03
     946:	9c 81       	ldd	r25, Y+4	; 0x04
     948:	28 17       	cp	r18, r24
     94a:	39 07       	cpc	r19, r25
     94c:	0c f0       	brlt	.+2      	; 0x950 <__stack+0x51>
     94e:	68 c0       	rjmp	.+208    	; 0xa20 <__stack+0x121>
        {
            led_set_blink("-");     //Next state is a warning state
     950:	81 e9       	ldi	r24, 0x91	; 145
     952:	91 e0       	ldi	r25, 0x01	; 1
     954:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     958:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = WARN_HI2;
     95c:	84 e0       	ldi	r24, 0x04	; 4
     95e:	90 e0       	ldi	r25, 0x00	; 0
     960:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     964:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        break;
     968:	5b c0       	rjmp	.+182    	; 0xa20 <__stack+0x121>

    case WARN_LO2:
        if(current < locrit)
     96a:	29 81       	ldd	r18, Y+1	; 0x01
     96c:	3a 81       	ldd	r19, Y+2	; 0x02
     96e:	8f 81       	ldd	r24, Y+7	; 0x07
     970:	98 85       	ldd	r25, Y+8	; 0x08
     972:	28 17       	cp	r18, r24
     974:	39 07       	cpc	r19, r25
     976:	64 f4       	brge	.+24     	; 0x990 <__stack+0x91>
        {
            led_set_blink(".");     //Next state is a critical state
     978:	83 e9       	ldi	r24, 0x93	; 147
     97a:	91 e0       	ldi	r25, 0x01	; 1
     97c:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     980:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = CRITICAL_LO;
     984:	88 e0       	ldi	r24, 0x08	; 8
     986:	90 e0       	ldi	r25, 0x00	; 0
     988:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     98c:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        if(current > lowarn)
     990:	29 81       	ldd	r18, Y+1	; 0x01
     992:	3a 81       	ldd	r19, Y+2	; 0x02
     994:	89 85       	ldd	r24, Y+9	; 0x09
     996:	9a 85       	ldd	r25, Y+10	; 0x0a
     998:	82 17       	cp	r24, r18
     99a:	93 07       	cpc	r25, r19
     99c:	0c f0       	brlt	.+2      	; 0x9a0 <__stack+0xa1>
     99e:	42 c0       	rjmp	.+132    	; 0xa24 <__stack+0x125>
        {
            led_set_blink(" ");     //Next state is a normal state
     9a0:	85 e9       	ldi	r24, 0x95	; 149
     9a2:	91 e0       	ldi	r25, 0x01	; 1
     9a4:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     9a8:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = NORM2;
     9ac:	81 e0       	ldi	r24, 0x01	; 1
     9ae:	90 e0       	ldi	r25, 0x00	; 0
     9b0:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     9b4:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        break;
     9b8:	35 c0       	rjmp	.+106    	; 0xa24 <__stack+0x125>

    case WARN_HI2:
        if(current < hiwarn)
     9ba:	29 81       	ldd	r18, Y+1	; 0x01
     9bc:	3a 81       	ldd	r19, Y+2	; 0x02
     9be:	8d 81       	ldd	r24, Y+5	; 0x05
     9c0:	9e 81       	ldd	r25, Y+6	; 0x06
     9c2:	28 17       	cp	r18, r24
     9c4:	39 07       	cpc	r19, r25
     9c6:	64 f4       	brge	.+24     	; 0x9e0 <__stack+0xe1>
        {
            led_set_blink(" ");     //Next state is a normal state
     9c8:	85 e9       	ldi	r24, 0x95	; 149
     9ca:	91 e0       	ldi	r25, 0x01	; 1
     9cc:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     9d0:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = NORM3;
     9d4:	82 e0       	ldi	r24, 0x02	; 2
     9d6:	90 e0       	ldi	r25, 0x00	; 0
     9d8:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     9dc:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        if(current >= hicrit)
     9e0:	29 81       	ldd	r18, Y+1	; 0x01
     9e2:	3a 81       	ldd	r19, Y+2	; 0x02
     9e4:	8b 81       	ldd	r24, Y+3	; 0x03
     9e6:	9c 81       	ldd	r25, Y+4	; 0x04
     9e8:	28 17       	cp	r18, r24
     9ea:	39 07       	cpc	r19, r25
     9ec:	ec f0       	brlt	.+58     	; 0xa28 <__stack+0x129>
        {
            led_set_blink(".");     //Next state is a critical state
     9ee:	83 e9       	ldi	r24, 0x93	; 147
     9f0:	91 e0       	ldi	r25, 0x01	; 1
     9f2:	0e 94 01 02 	call	0x402	; 0x402 <led_set_blink>
            led_update();
     9f6:	0e 94 24 02 	call	0x448	; 0x448 <led_update>
            temp_state = CRITICAL_HI;
     9fa:	85 e0       	ldi	r24, 0x05	; 5
     9fc:	90 e0       	ldi	r25, 0x00	; 0
     9fe:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <temp_state+0x1>
     a02:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <temp_state>
        }
        break;
     a06:	10 c0       	rjmp	.+32     	; 0xa28 <__stack+0x129>
            log_add_record(EVENT_LO_WARN);
            led_set_blink("-");     //Next state is a warning state
            led_update();
            temp_state = WARN_LO1;
        }
        break;
     a08:	00 00       	nop
     a0a:	0f c0       	rjmp	.+30     	; 0xa2a <__stack+0x12b>
        {
            led_set_blink(" ");     //Next state is a normal state
            led_update();
            temp_state = NORM3;
        }
        break;
     a0c:	00 00       	nop
     a0e:	0d c0       	rjmp	.+26     	; 0xa2a <__stack+0x12b>
        {
            led_set_blink(" ");     //Next state is a normal state
            led_update();
            temp_state = NORM2;
        }
        break;
     a10:	00 00       	nop
     a12:	0b c0       	rjmp	.+22     	; 0xa2a <__stack+0x12b>
            log_add_record(EVENT_LO_WARN);
            led_set_blink("-");     //Next state is a warning state
            led_update();
            temp_state = WARN_LO1;
        }
        break;
     a14:	00 00       	nop
     a16:	09 c0       	rjmp	.+18     	; 0xa2a <__stack+0x12b>
            log_add_record(EVENT_LO_WARN);
            led_set_blink("-");     //Next state is a warning state
            led_update();
            temp_state = WARN_LO1;
        }
        break;
     a18:	00 00       	nop
     a1a:	07 c0       	rjmp	.+14     	; 0xa2a <__stack+0x12b>
        {
            led_set_blink("-");     //Next state is a warning state
            led_update();
            temp_state = WARN_LO2;
        }
        break;
     a1c:	00 00       	nop
     a1e:	05 c0       	rjmp	.+10     	; 0xa2a <__stack+0x12b>
        {
            led_set_blink("-");     //Next state is a warning state
            led_update();
            temp_state = WARN_HI2;
        }
        break;
     a20:	00 00       	nop
     a22:	03 c0       	rjmp	.+6      	; 0xa2a <__stack+0x12b>
        {
            led_set_blink(" ");     //Next state is a normal state
            led_update();
            temp_state = NORM2;
        }
        break;
     a24:	00 00       	nop
     a26:	01 c0       	rjmp	.+2      	; 0xa2a <__stack+0x12b>
        {
            led_set_blink(".");     //Next state is a critical state
            led_update();
            temp_state = CRITICAL_HI;
        }
        break;
     a28:	00 00       	nop

    }

}
     a2a:	00 00       	nop
     a2c:	2a 96       	adiw	r28, 0x0a	; 10
     a2e:	0f b6       	in	r0, 0x3f	; 63
     a30:	f8 94       	cli
     a32:	de bf       	out	0x3e, r29	; 62
     a34:	0f be       	out	0x3f, r0	; 63
     a36:	cd bf       	out	0x3d, r28	; 61
     a38:	df 91       	pop	r29
     a3a:	cf 91       	pop	r28
     a3c:	1f 91       	pop	r17
     a3e:	0f 91       	pop	r16
     a40:	08 95       	ret

00000a42 <calc_checksum>:
#define SREG    *((volatile char*) 0x5F)

#define C_SREG 0

unsigned char calc_checksum(unsigned char *data, unsigned int dsize)
{
     a42:	cf 93       	push	r28
     a44:	df 93       	push	r29
     a46:	cd b7       	in	r28, 0x3d	; 61
     a48:	de b7       	in	r29, 0x3e	; 62
     a4a:	27 97       	sbiw	r28, 0x07	; 7
     a4c:	0f b6       	in	r0, 0x3f	; 63
     a4e:	f8 94       	cli
     a50:	de bf       	out	0x3e, r29	; 62
     a52:	0f be       	out	0x3f, r0	; 63
     a54:	cd bf       	out	0x3d, r28	; 61
     a56:	9d 83       	std	Y+5, r25	; 0x05
     a58:	8c 83       	std	Y+4, r24	; 0x04
     a5a:	7f 83       	std	Y+7, r23	; 0x07
     a5c:	6e 83       	std	Y+6, r22	; 0x06
    //Storing checksum result in unsigned byte
    unsigned char checksum_result;

    for(int i=0;i<dsize;i++)
     a5e:	1b 82       	std	Y+3, r1	; 0x03
     a60:	1a 82       	std	Y+2, r1	; 0x02
     a62:	1e c0       	rjmp	.+60     	; 0xaa0 <calc_checksum+0x5e>
    {
        checksum_result += data[i];
     a64:	8a 81       	ldd	r24, Y+2	; 0x02
     a66:	9b 81       	ldd	r25, Y+3	; 0x03
     a68:	2c 81       	ldd	r18, Y+4	; 0x04
     a6a:	3d 81       	ldd	r19, Y+5	; 0x05
     a6c:	82 0f       	add	r24, r18
     a6e:	93 1f       	adc	r25, r19
     a70:	fc 01       	movw	r30, r24
     a72:	80 81       	ld	r24, Z
     a74:	99 81       	ldd	r25, Y+1	; 0x01
     a76:	89 0f       	add	r24, r25
     a78:	89 83       	std	Y+1, r24	; 0x01
        if(SREG & (1<<C_SREG))
     a7a:	8f e5       	ldi	r24, 0x5F	; 95
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	fc 01       	movw	r30, r24
     a80:	80 81       	ld	r24, Z
     a82:	08 2e       	mov	r0, r24
     a84:	00 0c       	add	r0, r0
     a86:	99 0b       	sbc	r25, r25
     a88:	81 70       	andi	r24, 0x01	; 1
     a8a:	99 27       	eor	r25, r25
     a8c:	89 2b       	or	r24, r25
     a8e:	19 f0       	breq	.+6      	; 0xa96 <calc_checksum+0x54>
        {
            //carry wraparound
            checksum_result+=1;
     a90:	89 81       	ldd	r24, Y+1	; 0x01
     a92:	8f 5f       	subi	r24, 0xFF	; 255
     a94:	89 83       	std	Y+1, r24	; 0x01
unsigned char calc_checksum(unsigned char *data, unsigned int dsize)
{
    //Storing checksum result in unsigned byte
    unsigned char checksum_result;

    for(int i=0;i<dsize;i++)
     a96:	8a 81       	ldd	r24, Y+2	; 0x02
     a98:	9b 81       	ldd	r25, Y+3	; 0x03
     a9a:	01 96       	adiw	r24, 0x01	; 1
     a9c:	9b 83       	std	Y+3, r25	; 0x03
     a9e:	8a 83       	std	Y+2, r24	; 0x02
     aa0:	2a 81       	ldd	r18, Y+2	; 0x02
     aa2:	3b 81       	ldd	r19, Y+3	; 0x03
     aa4:	8e 81       	ldd	r24, Y+6	; 0x06
     aa6:	9f 81       	ldd	r25, Y+7	; 0x07
     aa8:	28 17       	cp	r18, r24
     aaa:	39 07       	cpc	r19, r25
     aac:	d8 f2       	brcs	.-74     	; 0xa64 <calc_checksum+0x22>
            checksum_result+=1;
        }

    }

    return ~checksum_result;
     aae:	89 81       	ldd	r24, Y+1	; 0x01
     ab0:	80 95       	com	r24

}
     ab2:	27 96       	adiw	r28, 0x07	; 7
     ab4:	0f b6       	in	r0, 0x3f	; 63
     ab6:	f8 94       	cli
     ab8:	de bf       	out	0x3e, r29	; 62
     aba:	0f be       	out	0x3f, r0	; 63
     abc:	cd bf       	out	0x3d, r28	; 61
     abe:	df 91       	pop	r29
     ac0:	cf 91       	pop	r28
     ac2:	08 95       	ret

00000ac4 <update_tcrit_hi>:

*/


int update_tcrit_hi(int value)
{
     ac4:	cf 93       	push	r28
     ac6:	df 93       	push	r29
     ac8:	00 d0       	rcall	.+0      	; 0xaca <update_tcrit_hi+0x6>
     aca:	cd b7       	in	r28, 0x3d	; 61
     acc:	de b7       	in	r29, 0x3e	; 62
     ace:	9a 83       	std	Y+2, r25	; 0x02
     ad0:	89 83       	std	Y+1, r24	; 0x01
    if (value > config.hi_warn && value <= 0x3FF)
     ad2:	20 91 a8 04 	lds	r18, 0x04A8	; 0x8004a8 <config+0x6>
     ad6:	30 91 a9 04 	lds	r19, 0x04A9	; 0x8004a9 <config+0x7>
     ada:	89 81       	ldd	r24, Y+1	; 0x01
     adc:	9a 81       	ldd	r25, Y+2	; 0x02
     ade:	28 17       	cp	r18, r24
     ae0:	39 07       	cpc	r19, r25
     ae2:	74 f4       	brge	.+28     	; 0xb00 <update_tcrit_hi+0x3c>
     ae4:	89 81       	ldd	r24, Y+1	; 0x01
     ae6:	9a 81       	ldd	r25, Y+2	; 0x02
     ae8:	81 15       	cp	r24, r1
     aea:	94 40       	sbci	r25, 0x04	; 4
     aec:	4c f4       	brge	.+18     	; 0xb00 <update_tcrit_hi+0x3c>
    {
        //Update value
        config.hi_alarm = value;
     aee:	89 81       	ldd	r24, Y+1	; 0x01
     af0:	9a 81       	ldd	r25, Y+2	; 0x02
     af2:	90 93 a7 04 	sts	0x04A7, r25	; 0x8004a7 <config+0x5>
     af6:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <config+0x4>

        //return with no errors
        return 0;
     afa:	80 e0       	ldi	r24, 0x00	; 0
     afc:	90 e0       	ldi	r25, 0x00	; 0
     afe:	02 c0       	rjmp	.+4      	; 0xb04 <update_tcrit_hi+0x40>
    }

    return 1;
     b00:	81 e0       	ldi	r24, 0x01	; 1
     b02:	90 e0       	ldi	r25, 0x00	; 0
}
     b04:	0f 90       	pop	r0
     b06:	0f 90       	pop	r0
     b08:	df 91       	pop	r29
     b0a:	cf 91       	pop	r28
     b0c:	08 95       	ret

00000b0e <update_twarn_hi>:

int update_twarn_hi(int value)
{
     b0e:	cf 93       	push	r28
     b10:	df 93       	push	r29
     b12:	00 d0       	rcall	.+0      	; 0xb14 <update_twarn_hi+0x6>
     b14:	cd b7       	in	r28, 0x3d	; 61
     b16:	de b7       	in	r29, 0x3e	; 62
     b18:	9a 83       	std	Y+2, r25	; 0x02
     b1a:	89 83       	std	Y+1, r24	; 0x01
    if (value > config.lo_warn && value < config.hi_alarm)
     b1c:	20 91 ac 04 	lds	r18, 0x04AC	; 0x8004ac <config+0xa>
     b20:	30 91 ad 04 	lds	r19, 0x04AD	; 0x8004ad <config+0xb>
     b24:	89 81       	ldd	r24, Y+1	; 0x01
     b26:	9a 81       	ldd	r25, Y+2	; 0x02
     b28:	28 17       	cp	r18, r24
     b2a:	39 07       	cpc	r19, r25
     b2c:	94 f4       	brge	.+36     	; 0xb52 <update_twarn_hi+0x44>
     b2e:	20 91 a6 04 	lds	r18, 0x04A6	; 0x8004a6 <config+0x4>
     b32:	30 91 a7 04 	lds	r19, 0x04A7	; 0x8004a7 <config+0x5>
     b36:	89 81       	ldd	r24, Y+1	; 0x01
     b38:	9a 81       	ldd	r25, Y+2	; 0x02
     b3a:	82 17       	cp	r24, r18
     b3c:	93 07       	cpc	r25, r19
     b3e:	4c f4       	brge	.+18     	; 0xb52 <update_twarn_hi+0x44>
    {
        //Update value
        config.hi_warn = value;
     b40:	89 81       	ldd	r24, Y+1	; 0x01
     b42:	9a 81       	ldd	r25, Y+2	; 0x02
     b44:	90 93 a9 04 	sts	0x04A9, r25	; 0x8004a9 <config+0x7>
     b48:	80 93 a8 04 	sts	0x04A8, r24	; 0x8004a8 <config+0x6>

        //return with no errors
        return 0;
     b4c:	80 e0       	ldi	r24, 0x00	; 0
     b4e:	90 e0       	ldi	r25, 0x00	; 0
     b50:	02 c0       	rjmp	.+4      	; 0xb56 <update_twarn_hi+0x48>
    }

    return 1;
     b52:	81 e0       	ldi	r24, 0x01	; 1
     b54:	90 e0       	ldi	r25, 0x00	; 0
}
     b56:	0f 90       	pop	r0
     b58:	0f 90       	pop	r0
     b5a:	df 91       	pop	r29
     b5c:	cf 91       	pop	r28
     b5e:	08 95       	ret

00000b60 <update_twarn_lo>:

int update_twarn_lo(int value)
{
     b60:	cf 93       	push	r28
     b62:	df 93       	push	r29
     b64:	00 d0       	rcall	.+0      	; 0xb66 <update_twarn_lo+0x6>
     b66:	cd b7       	in	r28, 0x3d	; 61
     b68:	de b7       	in	r29, 0x3e	; 62
     b6a:	9a 83       	std	Y+2, r25	; 0x02
     b6c:	89 83       	std	Y+1, r24	; 0x01
    if(value > config.lo_alarm && value < config.hi_warn)
     b6e:	20 91 aa 04 	lds	r18, 0x04AA	; 0x8004aa <config+0x8>
     b72:	30 91 ab 04 	lds	r19, 0x04AB	; 0x8004ab <config+0x9>
     b76:	89 81       	ldd	r24, Y+1	; 0x01
     b78:	9a 81       	ldd	r25, Y+2	; 0x02
     b7a:	28 17       	cp	r18, r24
     b7c:	39 07       	cpc	r19, r25
     b7e:	94 f4       	brge	.+36     	; 0xba4 <update_twarn_lo+0x44>
     b80:	20 91 a8 04 	lds	r18, 0x04A8	; 0x8004a8 <config+0x6>
     b84:	30 91 a9 04 	lds	r19, 0x04A9	; 0x8004a9 <config+0x7>
     b88:	89 81       	ldd	r24, Y+1	; 0x01
     b8a:	9a 81       	ldd	r25, Y+2	; 0x02
     b8c:	82 17       	cp	r24, r18
     b8e:	93 07       	cpc	r25, r19
     b90:	4c f4       	brge	.+18     	; 0xba4 <update_twarn_lo+0x44>
    {
        //Update value
        config.lo_warn = value;
     b92:	89 81       	ldd	r24, Y+1	; 0x01
     b94:	9a 81       	ldd	r25, Y+2	; 0x02
     b96:	90 93 ad 04 	sts	0x04AD, r25	; 0x8004ad <config+0xb>
     b9a:	80 93 ac 04 	sts	0x04AC, r24	; 0x8004ac <config+0xa>

        //return with 0 errors
        return 0;
     b9e:	80 e0       	ldi	r24, 0x00	; 0
     ba0:	90 e0       	ldi	r25, 0x00	; 0
     ba2:	02 c0       	rjmp	.+4      	; 0xba8 <update_twarn_lo+0x48>
    }

    return 1;
     ba4:	81 e0       	ldi	r24, 0x01	; 1
     ba6:	90 e0       	ldi	r25, 0x00	; 0
}
     ba8:	0f 90       	pop	r0
     baa:	0f 90       	pop	r0
     bac:	df 91       	pop	r29
     bae:	cf 91       	pop	r28
     bb0:	08 95       	ret

00000bb2 <update_tcrit_lo>:

int update_tcrit_lo(int value)
{
     bb2:	cf 93       	push	r28
     bb4:	df 93       	push	r29
     bb6:	00 d0       	rcall	.+0      	; 0xbb8 <update_tcrit_lo+0x6>
     bb8:	cd b7       	in	r28, 0x3d	; 61
     bba:	de b7       	in	r29, 0x3e	; 62
     bbc:	9a 83       	std	Y+2, r25	; 0x02
     bbe:	89 83       	std	Y+1, r24	; 0x01
    if(value < config.lo_warn)
     bc0:	20 91 ac 04 	lds	r18, 0x04AC	; 0x8004ac <config+0xa>
     bc4:	30 91 ad 04 	lds	r19, 0x04AD	; 0x8004ad <config+0xb>
     bc8:	89 81       	ldd	r24, Y+1	; 0x01
     bca:	9a 81       	ldd	r25, Y+2	; 0x02
     bcc:	82 17       	cp	r24, r18
     bce:	93 07       	cpc	r25, r19
     bd0:	4c f4       	brge	.+18     	; 0xbe4 <update_tcrit_lo+0x32>
    {
        //Update
        config.lo_alarm = value;
     bd2:	89 81       	ldd	r24, Y+1	; 0x01
     bd4:	9a 81       	ldd	r25, Y+2	; 0x02
     bd6:	90 93 ab 04 	sts	0x04AB, r25	; 0x8004ab <config+0x9>
     bda:	80 93 aa 04 	sts	0x04AA, r24	; 0x8004aa <config+0x8>

        //return with no errors
        return 0;
     bde:	80 e0       	ldi	r24, 0x00	; 0
     be0:	90 e0       	ldi	r25, 0x00	; 0
     be2:	02 c0       	rjmp	.+4      	; 0xbe8 <update_tcrit_lo+0x36>
    }

    return 1;
     be4:	81 e0       	ldi	r24, 0x01	; 1
     be6:	90 e0       	ldi	r25, 0x00	; 0
}
     be8:	0f 90       	pop	r0
     bea:	0f 90       	pop	r0
     bec:	df 91       	pop	r29
     bee:	cf 91       	pop	r28
     bf0:	08 95       	ret

00000bf2 <wdt_init>:
#pragma GCC push_options
#pragma GCC optimize ("Os")
void wdt_init()
{
    //Clear WDRF in MCUSR
    MCUSR &= ~(1<<WDRF);
     bf2:	85 b7       	in	r24, 0x35	; 53
     bf4:	87 7f       	andi	r24, 0xF7	; 247
     bf6:	85 bf       	out	0x35, r24	; 53

    //Setting the pre-scalar for timeout period of 2s
    WDTCSR |= (1<<WDP0) | (1<<WDP1) | (1<<WDP2);
     bf8:	e0 e6       	ldi	r30, 0x60	; 96
     bfa:	f0 e0       	ldi	r31, 0x00	; 0
     bfc:	80 81       	ld	r24, Z
     bfe:	87 60       	ori	r24, 0x07	; 7
     c00:	80 83       	st	Z, r24

    //Interrupt and system reset mode
    WDTCSR |= (1<<WDIE) | (1<<WDE);
     c02:	80 81       	ld	r24, Z
     c04:	88 64       	ori	r24, 0x48	; 72
     c06:	80 83       	st	Z, r24

    //Initizaize global interrupts
    SREG |= (1<<I_SREG);
     c08:	8f b7       	in	r24, 0x3f	; 63
     c0a:	80 68       	ori	r24, 0x80	; 128
     c0c:	8f bf       	out	0x3f, r24	; 63
     c0e:	08 95       	ret

00000c10 <wdt_reset>:
}
#pragma GCC pop_options

void wdt_reset()
{
     c10:	cf 93       	push	r28
     c12:	df 93       	push	r29
     c14:	cd b7       	in	r28, 0x3d	; 61
     c16:	de b7       	in	r29, 0x3e	; 62
    __builtin_avr_wdr();
     c18:	a8 95       	wdr

    //Clear WDRF in MCUSR
    //MCUSR &= ~(1<<WDRF);
}
     c1a:	00 00       	nop
     c1c:	df 91       	pop	r29
     c1e:	cf 91       	pop	r28
     c20:	08 95       	ret

00000c22 <wdt_force_restart>:
#pragma GCC push_options
#pragma GCC optimize ("Os")
void wdt_force_restart()
{
    //disables interrupt
    SREG &= ~(1<<I_SREG);
     c22:	8f b7       	in	r24, 0x3f	; 63
     c24:	8f 77       	andi	r24, 0x7F	; 127
     c26:	8f bf       	out	0x3f, r24	; 63

    //Enabling change
    WDTCSR |= (1<<WDCE);
     c28:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     c2c:	80 61       	ori	r24, 0x10	; 16
     c2e:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

    //Clearing WDIE
    WDTCSR &= ~(1<<WDIE);
     c32:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     c36:	8f 7b       	andi	r24, 0xBF	; 191
     c38:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     c3c:	ff cf       	rjmp	.-2      	; 0xc3c <wdt_force_restart+0x1a>

00000c3e <__vector_6>:
#pragma GCC pop_options

void __vector_6(void) __attribute__ ((signal, used, externally_visible));

void __vector_6(void)
{
     c3e:	1f 92       	push	r1
     c40:	0f 92       	push	r0
     c42:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     c46:	0f 92       	push	r0
     c48:	11 24       	eor	r1, r1
     c4a:	2f 93       	push	r18
     c4c:	3f 93       	push	r19
     c4e:	4f 93       	push	r20
     c50:	5f 93       	push	r21
     c52:	6f 93       	push	r22
     c54:	7f 93       	push	r23
     c56:	8f 93       	push	r24
     c58:	9f 93       	push	r25
     c5a:	af 93       	push	r26
     c5c:	bf 93       	push	r27
     c5e:	ef 93       	push	r30
     c60:	ff 93       	push	r31
     c62:	cf 93       	push	r28
     c64:	df 93       	push	r29
     c66:	00 d0       	rcall	.+0      	; 0xc68 <__vector_6+0x2a>
     c68:	cd b7       	in	r28, 0x3d	; 61
     c6a:	de b7       	in	r29, 0x3e	; 62
    //Turns on LED
    led_on();
     c6c:	0e 94 ca 01 	call	0x394	; 0x394 <led_on>

    //Add EVENT_WDT to system event log for wdt timeout
    log_add_record(EVENT_WDT);
     c70:	82 e0       	ldi	r24, 0x02	; 2
     c72:	0e 94 d6 08 	call	0x11ac	; 0x11ac <log_add_record>

    //Write modified log entries to EEPROM
    for(int i=0;i<16;i++)
     c76:	1a 82       	std	Y+2, r1	; 0x02
     c78:	19 82       	std	Y+1, r1	; 0x01
     c7a:	07 c0       	rjmp	.+14     	; 0xc8a <__vector_6+0x4c>
        log_update_noisr();
     c7c:	0e 94 a4 08 	call	0x1148	; 0x1148 <log_update_noisr>

    //Add EVENT_WDT to system event log for wdt timeout
    log_add_record(EVENT_WDT);

    //Write modified log entries to EEPROM
    for(int i=0;i<16;i++)
     c80:	89 81       	ldd	r24, Y+1	; 0x01
     c82:	9a 81       	ldd	r25, Y+2	; 0x02
     c84:	01 96       	adiw	r24, 0x01	; 1
     c86:	9a 83       	std	Y+2, r25	; 0x02
     c88:	89 83       	std	Y+1, r24	; 0x01
     c8a:	89 81       	ldd	r24, Y+1	; 0x01
     c8c:	9a 81       	ldd	r25, Y+2	; 0x02
     c8e:	40 97       	sbiw	r24, 0x10	; 16
     c90:	ac f3       	brlt	.-22     	; 0xc7c <__vector_6+0x3e>
        log_update_noisr();

    //Write modified config data to EEPROM
    config_update_noisr();
     c92:	0e 94 d9 06 	call	0xdb2	; 0xdb2 <config_update_noisr>

    //Set the interrupt
    //WDTCSR |= (1<<WDIE);
}
     c96:	00 00       	nop
     c98:	0f 90       	pop	r0
     c9a:	0f 90       	pop	r0
     c9c:	df 91       	pop	r29
     c9e:	cf 91       	pop	r28
     ca0:	ff 91       	pop	r31
     ca2:	ef 91       	pop	r30
     ca4:	bf 91       	pop	r27
     ca6:	af 91       	pop	r26
     ca8:	9f 91       	pop	r25
     caa:	8f 91       	pop	r24
     cac:	7f 91       	pop	r23
     cae:	6f 91       	pop	r22
     cb0:	5f 91       	pop	r21
     cb2:	4f 91       	pop	r20
     cb4:	3f 91       	pop	r19
     cb6:	2f 91       	pop	r18
     cb8:	0f 90       	pop	r0
     cba:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     cbe:	0f 90       	pop	r0
     cc0:	1f 90       	pop	r1
     cc2:	18 95       	reti

00000cc4 <alarm_init>:
     cc4:	08 95       	ret

00000cc6 <alarm_send>:
     cc6:	cf 93       	push	r28
     cc8:	df 93       	push	r29
     cca:	ec 01       	movw	r28, r24
     ccc:	8a ed       	ldi	r24, 0xDA	; 218
     cce:	91 e0       	ldi	r25, 0x01	; 1
     cd0:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
     cd4:	be 01       	movw	r22, r28
     cd6:	80 e0       	ldi	r24, 0x00	; 0
     cd8:	90 e0       	ldi	r25, 0x00	; 0
     cda:	0e 94 e7 0d 	call	0x1bce	; 0x1bce <uart_writedec32>
     cde:	8f ef       	ldi	r24, 0xFF	; 255
     ce0:	91 e0       	ldi	r25, 0x01	; 1
     ce2:	df 91       	pop	r29
     ce4:	cf 91       	pop	r28
     ce6:	0c 94 b9 0d 	jmp	0x1b72	; 0x1b72 <uart_writestr>

00000cea <config_set_modified>:
     cea:	81 e0       	ldi	r24, 0x01	; 1
     cec:	80 93 cb 03 	sts	0x03CB, r24	; 0x8003cb <modified>
     cf0:	08 95       	ret

00000cf2 <config_is_data_valid>:
     cf2:	80 91 a2 04 	lds	r24, 0x04A2	; 0x8004a2 <config>
     cf6:	81 34       	cpi	r24, 0x41	; 65
     cf8:	61 f4       	brne	.+24     	; 0xd12 <config_is_data_valid+0x20>
     cfa:	80 91 a3 04 	lds	r24, 0x04A3	; 0x8004a3 <config+0x1>
     cfe:	83 35       	cpi	r24, 0x53	; 83
     d00:	41 f4       	brne	.+16     	; 0xd12 <config_is_data_valid+0x20>
     d02:	81 e0       	ldi	r24, 0x01	; 1
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	20 91 a4 04 	lds	r18, 0x04A4	; 0x8004a4 <config+0x2>
     d0a:	25 35       	cpi	r18, 0x55	; 85
     d0c:	21 f0       	breq	.+8      	; 0xd16 <config_is_data_valid+0x24>
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	02 c0       	rjmp	.+4      	; 0xd16 <config_is_data_valid+0x24>
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	e2 ea       	ldi	r30, 0xA2	; 162
     d18:	f4 e0       	ldi	r31, 0x04	; 4
     d1a:	20 e0       	ldi	r18, 0x00	; 0
     d1c:	31 91       	ld	r19, Z+
     d1e:	23 0f       	add	r18, r19
     d20:	34 e0       	ldi	r19, 0x04	; 4
     d22:	e5 3b       	cpi	r30, 0xB5	; 181
     d24:	f3 07       	cpc	r31, r19
     d26:	d1 f7       	brne	.-12     	; 0xd1c <config_is_data_valid+0x2a>
     d28:	22 23       	and	r18, r18
     d2a:	11 f0       	breq	.+4      	; 0xd30 <config_is_data_valid+0x3e>
     d2c:	80 e0       	ldi	r24, 0x00	; 0
     d2e:	90 e0       	ldi	r25, 0x00	; 0
     d30:	08 95       	ret

00000d32 <config_write_defaults>:
     d32:	62 e1       	ldi	r22, 0x12	; 18
     d34:	70 e0       	ldi	r23, 0x00	; 0
     d36:	82 e0       	ldi	r24, 0x02	; 2
     d38:	91 e0       	ldi	r25, 0x01	; 1
     d3a:	0e 94 83 12 	call	0x2506	; 0x2506 <update_checksum>
     d3e:	42 e1       	ldi	r20, 0x12	; 18
     d40:	62 e0       	ldi	r22, 0x02	; 2
     d42:	71 e0       	ldi	r23, 0x01	; 1
     d44:	80 e4       	ldi	r24, 0x40	; 64
     d46:	90 e0       	ldi	r25, 0x00	; 0
     d48:	0c 94 36 07 	jmp	0xe6c	; 0xe6c <eeprom_writebuf>

00000d4c <config_init>:
     d4c:	0e 94 7f 07 	call	0xefe	; 0xefe <eeprom_isbusy>
     d50:	89 2b       	or	r24, r25
     d52:	e1 f7       	brne	.-8      	; 0xd4c <config_init>
     d54:	42 e1       	ldi	r20, 0x12	; 18
     d56:	62 ea       	ldi	r22, 0xA2	; 162
     d58:	74 e0       	ldi	r23, 0x04	; 4
     d5a:	80 e4       	ldi	r24, 0x40	; 64
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	0e 94 6a 07 	call	0xed4	; 0xed4 <eeprom_readbuf>
     d62:	0e 94 79 06 	call	0xcf2	; 0xcf2 <config_is_data_valid>
     d66:	89 2b       	or	r24, r25
     d68:	49 f4       	brne	.+18     	; 0xd7c <config_init+0x30>
     d6a:	0e 94 99 06 	call	0xd32	; 0xd32 <config_write_defaults>
     d6e:	42 e1       	ldi	r20, 0x12	; 18
     d70:	62 ea       	ldi	r22, 0xA2	; 162
     d72:	74 e0       	ldi	r23, 0x04	; 4
     d74:	80 e4       	ldi	r24, 0x40	; 64
     d76:	90 e0       	ldi	r25, 0x00	; 0
     d78:	0e 94 6a 07 	call	0xed4	; 0xed4 <eeprom_readbuf>
     d7c:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <modified>
     d80:	08 95       	ret

00000d82 <config_update>:
     d82:	0e 94 7f 07 	call	0xefe	; 0xefe <eeprom_isbusy>
     d86:	89 2b       	or	r24, r25
     d88:	99 f4       	brne	.+38     	; 0xdb0 <config_update+0x2e>
     d8a:	80 91 cb 03 	lds	r24, 0x03CB	; 0x8003cb <modified>
     d8e:	88 23       	and	r24, r24
     d90:	79 f0       	breq	.+30     	; 0xdb0 <config_update+0x2e>
     d92:	62 e1       	ldi	r22, 0x12	; 18
     d94:	70 e0       	ldi	r23, 0x00	; 0
     d96:	82 ea       	ldi	r24, 0xA2	; 162
     d98:	94 e0       	ldi	r25, 0x04	; 4
     d9a:	0e 94 83 12 	call	0x2506	; 0x2506 <update_checksum>
     d9e:	42 e1       	ldi	r20, 0x12	; 18
     da0:	62 ea       	ldi	r22, 0xA2	; 162
     da2:	74 e0       	ldi	r23, 0x04	; 4
     da4:	80 e4       	ldi	r24, 0x40	; 64
     da6:	90 e0       	ldi	r25, 0x00	; 0
     da8:	0e 94 36 07 	call	0xe6c	; 0xe6c <eeprom_writebuf>
     dac:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <modified>
     db0:	08 95       	ret

00000db2 <config_update_noisr>:
     db2:	80 91 cb 03 	lds	r24, 0x03CB	; 0x8003cb <modified>
     db6:	88 23       	and	r24, r24
     db8:	79 f0       	breq	.+30     	; 0xdd8 <config_update_noisr+0x26>
     dba:	62 e1       	ldi	r22, 0x12	; 18
     dbc:	70 e0       	ldi	r23, 0x00	; 0
     dbe:	82 ea       	ldi	r24, 0xA2	; 162
     dc0:	94 e0       	ldi	r25, 0x04	; 4
     dc2:	0e 94 83 12 	call	0x2506	; 0x2506 <update_checksum>
     dc6:	42 e1       	ldi	r20, 0x12	; 18
     dc8:	62 ea       	ldi	r22, 0xA2	; 162
     dca:	74 e0       	ldi	r23, 0x04	; 4
     dcc:	80 e4       	ldi	r24, 0x40	; 64
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	0e 94 53 07 	call	0xea6	; 0xea6 <eeprom_writebuf_noisr>
     dd4:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <modified>
     dd8:	08 95       	ret

00000dda <eeprom_startwrite>:
     dda:	fa 9a       	sbi	0x1f, 2	; 31
     ddc:	f9 9a       	sbi	0x1f, 1	; 31
     dde:	08 95       	ret

00000de0 <__vector_22>:
     de0:	1f 92       	push	r1
     de2:	0f 92       	push	r0
     de4:	0f b6       	in	r0, 0x3f	; 63
     de6:	0f 92       	push	r0
     de8:	11 24       	eor	r1, r1
     dea:	2f 93       	push	r18
     dec:	3f 93       	push	r19
     dee:	4f 93       	push	r20
     df0:	5f 93       	push	r21
     df2:	6f 93       	push	r22
     df4:	7f 93       	push	r23
     df6:	8f 93       	push	r24
     df8:	9f 93       	push	r25
     dfa:	af 93       	push	r26
     dfc:	bf 93       	push	r27
     dfe:	ef 93       	push	r30
     e00:	ff 93       	push	r31
     e02:	e0 91 f8 04 	lds	r30, 0x04F8	; 0x8004f8 <bufidx>
     e06:	80 91 b7 04 	lds	r24, 0x04B7	; 0x8004b7 <writesize>
     e0a:	e8 17       	cp	r30, r24
     e0c:	20 f0       	brcs	.+8      	; 0xe16 <__vector_22+0x36>
     e0e:	fb 98       	cbi	0x1f, 3	; 31
     e10:	10 92 b4 04 	sts	0x04B4, r1	; 0x8004b4 <write_busy>
     e14:	1a c0       	rjmp	.+52     	; 0xe4a <__vector_22+0x6a>
     e16:	80 91 b5 04 	lds	r24, 0x04B5	; 0x8004b5 <writeaddr>
     e1a:	90 91 b6 04 	lds	r25, 0x04B6	; 0x8004b6 <writeaddr+0x1>
     e1e:	92 bd       	out	0x22, r25	; 34
     e20:	81 bd       	out	0x21, r24	; 33
     e22:	81 e0       	ldi	r24, 0x01	; 1
     e24:	8e 0f       	add	r24, r30
     e26:	80 93 f8 04 	sts	0x04F8, r24	; 0x8004f8 <bufidx>
     e2a:	f0 e0       	ldi	r31, 0x00	; 0
     e2c:	e8 54       	subi	r30, 0x48	; 72
     e2e:	fb 4f       	sbci	r31, 0xFB	; 251
     e30:	80 81       	ld	r24, Z
     e32:	80 bd       	out	0x20, r24	; 32
     e34:	80 91 b5 04 	lds	r24, 0x04B5	; 0x8004b5 <writeaddr>
     e38:	90 91 b6 04 	lds	r25, 0x04B6	; 0x8004b6 <writeaddr+0x1>
     e3c:	01 96       	adiw	r24, 0x01	; 1
     e3e:	90 93 b6 04 	sts	0x04B6, r25	; 0x8004b6 <writeaddr+0x1>
     e42:	80 93 b5 04 	sts	0x04B5, r24	; 0x8004b5 <writeaddr>
     e46:	0e 94 ed 06 	call	0xdda	; 0xdda <eeprom_startwrite>
     e4a:	ff 91       	pop	r31
     e4c:	ef 91       	pop	r30
     e4e:	bf 91       	pop	r27
     e50:	af 91       	pop	r26
     e52:	9f 91       	pop	r25
     e54:	8f 91       	pop	r24
     e56:	7f 91       	pop	r23
     e58:	6f 91       	pop	r22
     e5a:	5f 91       	pop	r21
     e5c:	4f 91       	pop	r20
     e5e:	3f 91       	pop	r19
     e60:	2f 91       	pop	r18
     e62:	0f 90       	pop	r0
     e64:	0f be       	out	0x3f, r0	; 63
     e66:	0f 90       	pop	r0
     e68:	1f 90       	pop	r1
     e6a:	18 95       	reti

00000e6c <eeprom_writebuf>:
     e6c:	20 91 b4 04 	lds	r18, 0x04B4	; 0x8004b4 <write_busy>
     e70:	21 11       	cpse	r18, r1
     e72:	fc cf       	rjmp	.-8      	; 0xe6c <eeprom_writebuf>
     e74:	90 93 b6 04 	sts	0x04B6, r25	; 0x8004b6 <writeaddr+0x1>
     e78:	80 93 b5 04 	sts	0x04B5, r24	; 0x8004b5 <writeaddr>
     e7c:	81 e0       	ldi	r24, 0x01	; 1
     e7e:	80 93 b4 04 	sts	0x04B4, r24	; 0x8004b4 <write_busy>
     e82:	10 92 f8 04 	sts	0x04F8, r1	; 0x8004f8 <bufidx>
     e86:	40 93 b7 04 	sts	0x04B7, r20	; 0x8004b7 <writesize>
     e8a:	96 2f       	mov	r25, r22
     e8c:	a8 eb       	ldi	r26, 0xB8	; 184
     e8e:	b4 e0       	ldi	r27, 0x04	; 4
     e90:	fb 01       	movw	r30, r22
     e92:	8e 2f       	mov	r24, r30
     e94:	89 1b       	sub	r24, r25
     e96:	84 17       	cp	r24, r20
     e98:	18 f4       	brcc	.+6      	; 0xea0 <eeprom_writebuf+0x34>
     e9a:	81 91       	ld	r24, Z+
     e9c:	8d 93       	st	X+, r24
     e9e:	f9 cf       	rjmp	.-14     	; 0xe92 <eeprom_writebuf+0x26>
     ea0:	78 94       	sei
     ea2:	fb 9a       	sbi	0x1f, 3	; 31
     ea4:	08 95       	ret

00000ea6 <eeprom_writebuf_noisr>:
     ea6:	fb 01       	movw	r30, r22
     ea8:	86 1b       	sub	r24, r22
     eaa:	97 0b       	sbc	r25, r23
     eac:	50 e0       	ldi	r21, 0x00	; 0
     eae:	dc 01       	movw	r26, r24
     eb0:	ae 0f       	add	r26, r30
     eb2:	bf 1f       	adc	r27, r31
     eb4:	9f 01       	movw	r18, r30
     eb6:	26 1b       	sub	r18, r22
     eb8:	37 0b       	sbc	r19, r23
     eba:	24 17       	cp	r18, r20
     ebc:	35 07       	cpc	r19, r21
     ebe:	48 f4       	brcc	.+18     	; 0xed2 <eeprom_writebuf_noisr+0x2c>
     ec0:	f9 99       	sbic	0x1f, 1	; 31
     ec2:	fe cf       	rjmp	.-4      	; 0xec0 <eeprom_writebuf_noisr+0x1a>
     ec4:	b2 bd       	out	0x22, r27	; 34
     ec6:	a1 bd       	out	0x21, r26	; 33
     ec8:	21 91       	ld	r18, Z+
     eca:	20 bd       	out	0x20, r18	; 32
     ecc:	fa 9a       	sbi	0x1f, 2	; 31
     ece:	f9 9a       	sbi	0x1f, 1	; 31
     ed0:	ee cf       	rjmp	.-36     	; 0xeae <eeprom_writebuf_noisr+0x8>
     ed2:	08 95       	ret

00000ed4 <eeprom_readbuf>:
     ed4:	20 91 b4 04 	lds	r18, 0x04B4	; 0x8004b4 <write_busy>
     ed8:	21 11       	cpse	r18, r1
     eda:	fc cf       	rjmp	.-8      	; 0xed4 <eeprom_readbuf>
     edc:	fb 01       	movw	r30, r22
     ede:	86 1b       	sub	r24, r22
     ee0:	97 0b       	sbc	r25, r23
     ee2:	2e 2f       	mov	r18, r30
     ee4:	26 1b       	sub	r18, r22
     ee6:	24 17       	cp	r18, r20
     ee8:	48 f4       	brcc	.+18     	; 0xefc <eeprom_readbuf+0x28>
     eea:	9c 01       	movw	r18, r24
     eec:	2e 0f       	add	r18, r30
     eee:	3f 1f       	adc	r19, r31
     ef0:	32 bd       	out	0x22, r19	; 34
     ef2:	21 bd       	out	0x21, r18	; 33
     ef4:	f8 9a       	sbi	0x1f, 0	; 31
     ef6:	20 b5       	in	r18, 0x20	; 32
     ef8:	21 93       	st	Z+, r18
     efa:	f3 cf       	rjmp	.-26     	; 0xee2 <eeprom_readbuf+0xe>
     efc:	08 95       	ret

00000efe <eeprom_isbusy>:
     efe:	80 91 b4 04 	lds	r24, 0x04B4	; 0x8004b4 <write_busy>
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	08 95       	ret

00000f06 <log_is_data_valid>:
     f06:	80 31       	cpi	r24, 0x10	; 16
     f08:	91 05       	cpc	r25, r1
     f0a:	04 f5       	brge	.+64     	; 0xf4c <log_is_data_valid+0x46>
     f0c:	27 e0       	ldi	r18, 0x07	; 7
     f0e:	28 9f       	mul	r18, r24
     f10:	a0 01       	movw	r20, r0
     f12:	29 9f       	mul	r18, r25
     f14:	50 0d       	add	r21, r0
     f16:	11 24       	eor	r1, r1
     f18:	fa 01       	movw	r30, r20
     f1a:	e1 53       	subi	r30, 0x31	; 49
     f1c:	fc 4f       	sbci	r31, 0xFC	; 252
     f1e:	80 81       	ld	r24, Z
     f20:	81 32       	cpi	r24, 0x21	; 33
     f22:	a0 f4       	brcc	.+40     	; 0xf4c <log_is_data_valid+0x46>
     f24:	80 e0       	ldi	r24, 0x00	; 0
     f26:	90 e0       	ldi	r25, 0x00	; 0
     f28:	20 e0       	ldi	r18, 0x00	; 0
     f2a:	fa 01       	movw	r30, r20
     f2c:	e8 0f       	add	r30, r24
     f2e:	f9 1f       	adc	r31, r25
     f30:	e1 53       	subi	r30, 0x31	; 49
     f32:	fc 4f       	sbci	r31, 0xFC	; 252
     f34:	30 81       	ld	r19, Z
     f36:	23 0f       	add	r18, r19
     f38:	01 96       	adiw	r24, 0x01	; 1
     f3a:	87 30       	cpi	r24, 0x07	; 7
     f3c:	91 05       	cpc	r25, r1
     f3e:	a9 f7       	brne	.-22     	; 0xf2a <log_is_data_valid+0x24>
     f40:	81 e0       	ldi	r24, 0x01	; 1
     f42:	90 e0       	ldi	r25, 0x00	; 0
     f44:	22 23       	and	r18, r18
     f46:	21 f0       	breq	.+8      	; 0xf50 <log_is_data_valid+0x4a>
     f48:	80 e0       	ldi	r24, 0x00	; 0
     f4a:	08 95       	ret
     f4c:	80 e0       	ldi	r24, 0x00	; 0
     f4e:	90 e0       	ldi	r25, 0x00	; 0
     f50:	08 95       	ret

00000f52 <log_init>:
     f52:	6f 92       	push	r6
     f54:	7f 92       	push	r7
     f56:	8f 92       	push	r8
     f58:	9f 92       	push	r9
     f5a:	af 92       	push	r10
     f5c:	bf 92       	push	r11
     f5e:	cf 92       	push	r12
     f60:	df 92       	push	r13
     f62:	ef 92       	push	r14
     f64:	ff 92       	push	r15
     f66:	0f 93       	push	r16
     f68:	1f 93       	push	r17
     f6a:	cf 93       	push	r28
     f6c:	df 93       	push	r29
     f6e:	0e 94 7f 07 	call	0xefe	; 0xefe <eeprom_isbusy>
     f72:	89 2b       	or	r24, r25
     f74:	e1 f7       	brne	.-8      	; 0xf6e <log_init+0x1c>
     f76:	0f e3       	ldi	r16, 0x3F	; 63
     f78:	14 e0       	ldi	r17, 0x04	; 4
     f7a:	c0 e8       	ldi	r28, 0x80	; 128
     f7c:	d0 e0       	ldi	r29, 0x00	; 0
     f7e:	be 01       	movw	r22, r28
     f80:	61 5b       	subi	r22, 0xB1	; 177
     f82:	7c 4f       	sbci	r23, 0xFC	; 252
     f84:	47 e0       	ldi	r20, 0x07	; 7
     f86:	ce 01       	movw	r24, r28
     f88:	0e 94 6a 07 	call	0xed4	; 0xed4 <eeprom_readbuf>
     f8c:	f8 01       	movw	r30, r16
     f8e:	11 92       	st	Z+, r1
     f90:	8f 01       	movw	r16, r30
     f92:	27 96       	adiw	r28, 0x07	; 7
     f94:	c0 3f       	cpi	r28, 0xF0	; 240
     f96:	d1 05       	cpc	r29, r1
     f98:	91 f7       	brne	.-28     	; 0xf7e <log_init+0x2c>
     f9a:	4f ec       	ldi	r20, 0xCF	; 207
     f9c:	e4 2e       	mov	r14, r20
     f9e:	43 e0       	ldi	r20, 0x03	; 3
     fa0:	f4 2e       	mov	r15, r20
     fa2:	87 01       	movw	r16, r14
     fa4:	c0 e0       	ldi	r28, 0x00	; 0
     fa6:	d0 e0       	ldi	r29, 0x00	; 0
     fa8:	d1 2c       	mov	r13, r1
     faa:	b1 2c       	mov	r11, r1
     fac:	77 24       	eor	r7, r7
     fae:	7a 94       	dec	r7
     fb0:	ce 01       	movw	r24, r28
     fb2:	0e 94 83 07 	call	0xf06	; 0xf06 <log_is_data_valid>
     fb6:	89 2b       	or	r24, r25
     fb8:	41 f0       	breq	.+16     	; 0xfca <log_init+0x78>
     fba:	f8 01       	movw	r30, r16
     fbc:	80 81       	ld	r24, Z
     fbe:	87 15       	cp	r24, r7
     fc0:	20 f4       	brcc	.+8      	; 0xfca <log_init+0x78>
     fc2:	bc 2e       	mov	r11, r28
     fc4:	78 2e       	mov	r7, r24
     fc6:	dd 24       	eor	r13, r13
     fc8:	d3 94       	inc	r13
     fca:	21 96       	adiw	r28, 0x01	; 1
     fcc:	09 5f       	subi	r16, 0xF9	; 249
     fce:	1f 4f       	sbci	r17, 0xFF	; 255
     fd0:	c0 31       	cpi	r28, 0x10	; 16
     fd2:	d1 05       	cpc	r29, r1
     fd4:	69 f7       	brne	.-38     	; 0xfb0 <log_init+0x5e>
     fd6:	dd 20       	and	r13, r13
     fd8:	09 f4       	brne	.+2      	; 0xfdc <log_init+0x8a>
     fda:	6a c0       	rjmp	.+212    	; 0x10b0 <log_init+0x15e>
     fdc:	b0 92 ce 03 	sts	0x03CE, r11	; 0x8003ce <last_written>
     fe0:	70 92 cd 03 	sts	0x03CD, r7	; 0x8003cd <last_transaction_written>
     fe4:	cb 2d       	mov	r28, r11
     fe6:	d0 e0       	ldi	r29, 0x00	; 0
     fe8:	8e 01       	movw	r16, r28
     fea:	0f 5f       	subi	r16, 0xFF	; 255
     fec:	1f 4f       	sbci	r17, 0xFF	; 255
     fee:	87 2c       	mov	r8, r7
     ff0:	2f e0       	ldi	r18, 0x0F	; 15
     ff2:	a2 2e       	mov	r10, r18
     ff4:	37 e0       	ldi	r19, 0x07	; 7
     ff6:	93 2e       	mov	r9, r19
     ff8:	68 01       	movw	r12, r16
     ffa:	ff e0       	ldi	r31, 0x0F	; 15
     ffc:	cf 22       	and	r12, r31
     ffe:	dd 24       	eor	r13, r13
    1000:	c6 01       	movw	r24, r12
    1002:	0e 94 83 07 	call	0xf06	; 0xf06 <log_is_data_valid>
    1006:	89 2b       	or	r24, r25
    1008:	61 f4       	brne	.+24     	; 0x1022 <log_init+0xd0>
    100a:	b0 92 cc 03 	sts	0x03CC, r11	; 0x8003cc <tail>
    100e:	8e 01       	movw	r16, r28
    1010:	01 50       	subi	r16, 0x01	; 1
    1012:	11 09       	sbc	r17, r1
    1014:	60 97       	sbiw	r28, 0x10	; 16
    1016:	80 e1       	ldi	r24, 0x10	; 16
    1018:	a8 2e       	mov	r10, r24
    101a:	b1 2c       	mov	r11, r1
    101c:	97 e0       	ldi	r25, 0x07	; 7
    101e:	69 2e       	mov	r6, r25
    1020:	3a c0       	rjmp	.+116    	; 0x1096 <log_init+0x144>
    1022:	9c 9c       	mul	r9, r12
    1024:	f0 01       	movw	r30, r0
    1026:	9d 9c       	mul	r9, r13
    1028:	f0 0d       	add	r31, r0
    102a:	11 24       	eor	r1, r1
    102c:	e1 53       	subi	r30, 0x31	; 49
    102e:	fc 4f       	sbci	r31, 0xFC	; 252
    1030:	40 81       	ld	r20, Z
    1032:	24 2f       	mov	r18, r20
    1034:	30 e0       	ldi	r19, 0x00	; 0
    1036:	88 2d       	mov	r24, r8
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	01 96       	adiw	r24, 0x01	; 1
    103c:	8f 71       	andi	r24, 0x1F	; 31
    103e:	99 27       	eor	r25, r25
    1040:	28 17       	cp	r18, r24
    1042:	39 07       	cpc	r19, r25
    1044:	11 f7       	brne	.-60     	; 0x100a <log_init+0xb8>
    1046:	c0 92 ce 03 	sts	0x03CE, r12	; 0x8003ce <last_written>
    104a:	40 93 cd 03 	sts	0x03CD, r20	; 0x8003cd <last_transaction_written>
    104e:	aa 94       	dec	r10
    1050:	0f 5f       	subi	r16, 0xFF	; 255
    1052:	1f 4f       	sbci	r17, 0xFF	; 255
    1054:	aa 20       	and	r10, r10
    1056:	c9 f2       	breq	.-78     	; 0x100a <log_init+0xb8>
    1058:	84 2e       	mov	r8, r20
    105a:	ce cf       	rjmp	.-100    	; 0xff8 <log_init+0xa6>
    105c:	f7 01       	movw	r30, r14
    105e:	20 81       	ld	r18, Z
    1060:	30 e0       	ldi	r19, 0x00	; 0
    1062:	87 2d       	mov	r24, r7
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	4f 96       	adiw	r24, 0x1f	; 31
    1068:	8f 71       	andi	r24, 0x1F	; 31
    106a:	99 27       	eor	r25, r25
    106c:	28 17       	cp	r18, r24
    106e:	39 07       	cpc	r19, r25
    1070:	31 f5       	brne	.+76     	; 0x10be <log_init+0x16c>
    1072:	c0 92 cc 03 	sts	0x03CC, r12	; 0x8003cc <tail>
    1076:	68 9c       	mul	r6, r8
    1078:	f0 01       	movw	r30, r0
    107a:	69 9c       	mul	r6, r9
    107c:	f0 0d       	add	r31, r0
    107e:	11 24       	eor	r1, r1
    1080:	e1 53       	subi	r30, 0x31	; 49
    1082:	fc 4f       	sbci	r31, 0xFC	; 252
    1084:	70 80       	ld	r7, Z
    1086:	01 50       	subi	r16, 0x01	; 1
    1088:	11 09       	sbc	r17, r1
    108a:	f7 e0       	ldi	r31, 0x07	; 7
    108c:	ef 0e       	add	r14, r31
    108e:	f1 1c       	adc	r15, r1
    1090:	0c 17       	cp	r16, r28
    1092:	1d 07       	cpc	r17, r29
    1094:	a1 f0       	breq	.+40     	; 0x10be <log_init+0x16c>
    1096:	c8 01       	movw	r24, r16
    1098:	b5 01       	movw	r22, r10
    109a:	0e 94 17 16 	call	0x2c2e	; 0x2c2e <__divmodhi4>
    109e:	6c 01       	movw	r12, r24
    10a0:	4c 01       	movw	r8, r24
    10a2:	99 24       	eor	r9, r9
    10a4:	c4 01       	movw	r24, r8
    10a6:	0e 94 83 07 	call	0xf06	; 0xf06 <log_is_data_valid>
    10aa:	89 2b       	or	r24, r25
    10ac:	b9 f6       	brne	.-82     	; 0x105c <log_init+0x10a>
    10ae:	07 c0       	rjmp	.+14     	; 0x10be <log_init+0x16c>
    10b0:	8f e0       	ldi	r24, 0x0F	; 15
    10b2:	80 93 ce 03 	sts	0x03CE, r24	; 0x8003ce <last_written>
    10b6:	10 92 cd 03 	sts	0x03CD, r1	; 0x8003cd <last_transaction_written>
    10ba:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <tail>
    10be:	df 91       	pop	r29
    10c0:	cf 91       	pop	r28
    10c2:	1f 91       	pop	r17
    10c4:	0f 91       	pop	r16
    10c6:	ff 90       	pop	r15
    10c8:	ef 90       	pop	r14
    10ca:	df 90       	pop	r13
    10cc:	cf 90       	pop	r12
    10ce:	bf 90       	pop	r11
    10d0:	af 90       	pop	r10
    10d2:	9f 90       	pop	r9
    10d4:	8f 90       	pop	r8
    10d6:	7f 90       	pop	r7
    10d8:	6f 90       	pop	r6
    10da:	08 95       	ret

000010dc <log_update>:
    10dc:	ef 92       	push	r14
    10de:	ff 92       	push	r15
    10e0:	1f 93       	push	r17
    10e2:	cf 93       	push	r28
    10e4:	df 93       	push	r29
    10e6:	0e 94 7f 07 	call	0xefe	; 0xefe <eeprom_isbusy>
    10ea:	89 2b       	or	r24, r25
    10ec:	39 f5       	brne	.+78     	; 0x113c <log_update+0x60>
    10ee:	ef e3       	ldi	r30, 0x3F	; 63
    10f0:	f4 e0       	ldi	r31, 0x04	; 4
    10f2:	c0 e0       	ldi	r28, 0x00	; 0
    10f4:	d0 e0       	ldi	r29, 0x00	; 0
    10f6:	81 91       	ld	r24, Z+
    10f8:	88 23       	and	r24, r24
    10fa:	e1 f0       	breq	.+56     	; 0x1134 <log_update+0x58>
    10fc:	17 e0       	ldi	r17, 0x07	; 7
    10fe:	1c 9f       	mul	r17, r28
    1100:	c0 01       	movw	r24, r0
    1102:	1d 9f       	mul	r17, r29
    1104:	90 0d       	add	r25, r0
    1106:	11 24       	eor	r1, r1
    1108:	9c 01       	movw	r18, r24
    110a:	21 53       	subi	r18, 0x31	; 49
    110c:	3c 4f       	sbci	r19, 0xFC	; 252
    110e:	79 01       	movw	r14, r18
    1110:	67 e0       	ldi	r22, 0x07	; 7
    1112:	70 e0       	ldi	r23, 0x00	; 0
    1114:	c9 01       	movw	r24, r18
    1116:	0e 94 83 12 	call	0x2506	; 0x2506 <update_checksum>
    111a:	c1 9f       	mul	r28, r17
    111c:	c0 01       	movw	r24, r0
    111e:	11 24       	eor	r1, r1
    1120:	47 e0       	ldi	r20, 0x07	; 7
    1122:	b7 01       	movw	r22, r14
    1124:	80 58       	subi	r24, 0x80	; 128
    1126:	9f 4f       	sbci	r25, 0xFF	; 255
    1128:	0e 94 36 07 	call	0xe6c	; 0xe6c <eeprom_writebuf>
    112c:	c1 5c       	subi	r28, 0xC1	; 193
    112e:	db 4f       	sbci	r29, 0xFB	; 251
    1130:	18 82       	st	Y, r1
    1132:	04 c0       	rjmp	.+8      	; 0x113c <log_update+0x60>
    1134:	21 96       	adiw	r28, 0x01	; 1
    1136:	c0 31       	cpi	r28, 0x10	; 16
    1138:	d1 05       	cpc	r29, r1
    113a:	e9 f6       	brne	.-70     	; 0x10f6 <log_update+0x1a>
    113c:	df 91       	pop	r29
    113e:	cf 91       	pop	r28
    1140:	1f 91       	pop	r17
    1142:	ff 90       	pop	r15
    1144:	ef 90       	pop	r14
    1146:	08 95       	ret

00001148 <log_update_noisr>:
    1148:	ef 92       	push	r14
    114a:	ff 92       	push	r15
    114c:	1f 93       	push	r17
    114e:	cf 93       	push	r28
    1150:	df 93       	push	r29
    1152:	ef e3       	ldi	r30, 0x3F	; 63
    1154:	f4 e0       	ldi	r31, 0x04	; 4
    1156:	c0 e0       	ldi	r28, 0x00	; 0
    1158:	d0 e0       	ldi	r29, 0x00	; 0
    115a:	81 91       	ld	r24, Z+
    115c:	88 23       	and	r24, r24
    115e:	e1 f0       	breq	.+56     	; 0x1198 <log_update_noisr+0x50>
    1160:	17 e0       	ldi	r17, 0x07	; 7
    1162:	1c 9f       	mul	r17, r28
    1164:	c0 01       	movw	r24, r0
    1166:	1d 9f       	mul	r17, r29
    1168:	90 0d       	add	r25, r0
    116a:	11 24       	eor	r1, r1
    116c:	9c 01       	movw	r18, r24
    116e:	21 53       	subi	r18, 0x31	; 49
    1170:	3c 4f       	sbci	r19, 0xFC	; 252
    1172:	79 01       	movw	r14, r18
    1174:	67 e0       	ldi	r22, 0x07	; 7
    1176:	70 e0       	ldi	r23, 0x00	; 0
    1178:	c9 01       	movw	r24, r18
    117a:	0e 94 83 12 	call	0x2506	; 0x2506 <update_checksum>
    117e:	c1 9f       	mul	r28, r17
    1180:	c0 01       	movw	r24, r0
    1182:	11 24       	eor	r1, r1
    1184:	47 e0       	ldi	r20, 0x07	; 7
    1186:	b7 01       	movw	r22, r14
    1188:	80 58       	subi	r24, 0x80	; 128
    118a:	9f 4f       	sbci	r25, 0xFF	; 255
    118c:	0e 94 53 07 	call	0xea6	; 0xea6 <eeprom_writebuf_noisr>
    1190:	c1 5c       	subi	r28, 0xC1	; 193
    1192:	db 4f       	sbci	r29, 0xFB	; 251
    1194:	18 82       	st	Y, r1
    1196:	04 c0       	rjmp	.+8      	; 0x11a0 <log_update_noisr+0x58>
    1198:	21 96       	adiw	r28, 0x01	; 1
    119a:	c0 31       	cpi	r28, 0x10	; 16
    119c:	d1 05       	cpc	r29, r1
    119e:	e9 f6       	brne	.-70     	; 0x115a <log_update_noisr+0x12>
    11a0:	df 91       	pop	r29
    11a2:	cf 91       	pop	r28
    11a4:	1f 91       	pop	r17
    11a6:	ff 90       	pop	r15
    11a8:	ef 90       	pop	r14
    11aa:	08 95       	ret

000011ac <log_add_record>:
    11ac:	ef 92       	push	r14
    11ae:	ff 92       	push	r15
    11b0:	0f 93       	push	r16
    11b2:	1f 93       	push	r17
    11b4:	cf 93       	push	r28
    11b6:	df 93       	push	r29
    11b8:	e8 2e       	mov	r14, r24
    11ba:	c0 91 ce 03 	lds	r28, 0x03CE	; 0x8003ce <last_written>
    11be:	d0 e0       	ldi	r29, 0x00	; 0
    11c0:	21 96       	adiw	r28, 0x01	; 1
    11c2:	cf 70       	andi	r28, 0x0F	; 15
    11c4:	dd 27       	eor	r29, r29
    11c6:	80 91 cc 03 	lds	r24, 0x03CC	; 0x8003cc <tail>
    11ca:	90 e0       	ldi	r25, 0x00	; 0
    11cc:	0e 94 83 07 	call	0xf06	; 0xf06 <log_is_data_valid>
    11d0:	f8 2e       	mov	r15, r24
    11d2:	80 91 cd 03 	lds	r24, 0x03CD	; 0x8003cd <last_transaction_written>
    11d6:	8f 5f       	subi	r24, 0xFF	; 255
    11d8:	81 32       	cpi	r24, 0x21	; 33
    11da:	18 f4       	brcc	.+6      	; 0x11e2 <log_add_record+0x36>
    11dc:	80 93 cd 03 	sts	0x03CD, r24	; 0x8003cd <last_transaction_written>
    11e0:	02 c0       	rjmp	.+4      	; 0x11e6 <log_add_record+0x3a>
    11e2:	10 92 cd 03 	sts	0x03CD, r1	; 0x8003cd <last_transaction_written>
    11e6:	87 e0       	ldi	r24, 0x07	; 7
    11e8:	8c 9f       	mul	r24, r28
    11ea:	80 01       	movw	r16, r0
    11ec:	8d 9f       	mul	r24, r29
    11ee:	10 0d       	add	r17, r0
    11f0:	11 24       	eor	r1, r1
    11f2:	01 53       	subi	r16, 0x31	; 49
    11f4:	1c 4f       	sbci	r17, 0xFC	; 252
    11f6:	80 91 cd 03 	lds	r24, 0x03CD	; 0x8003cd <last_transaction_written>
    11fa:	f8 01       	movw	r30, r16
    11fc:	80 83       	st	Z, r24
    11fe:	0e 94 a3 09 	call	0x1346	; 0x1346 <rtc_get_date>
    1202:	f8 01       	movw	r30, r16
    1204:	61 83       	std	Z+1, r22	; 0x01
    1206:	72 83       	std	Z+2, r23	; 0x02
    1208:	83 83       	std	Z+3, r24	; 0x03
    120a:	94 83       	std	Z+4, r25	; 0x04
    120c:	e5 82       	std	Z+5, r14	; 0x05
    120e:	c0 93 ce 03 	sts	0x03CE, r28	; 0x8003ce <last_written>
    1212:	67 e0       	ldi	r22, 0x07	; 7
    1214:	70 e0       	ldi	r23, 0x00	; 0
    1216:	c8 01       	movw	r24, r16
    1218:	0e 94 83 12 	call	0x2506	; 0x2506 <update_checksum>
    121c:	c1 5c       	subi	r28, 0xC1	; 193
    121e:	db 4f       	sbci	r29, 0xFB	; 251
    1220:	81 e0       	ldi	r24, 0x01	; 1
    1222:	88 83       	st	Y, r24
    1224:	80 91 ce 03 	lds	r24, 0x03CE	; 0x8003ce <last_written>
    1228:	90 91 cc 03 	lds	r25, 0x03CC	; 0x8003cc <tail>
    122c:	89 13       	cpse	r24, r25
    122e:	08 c0       	rjmp	.+16     	; 0x1240 <log_add_record+0x94>
    1230:	ff 20       	and	r15, r15
    1232:	31 f0       	breq	.+12     	; 0x1240 <log_add_record+0x94>
    1234:	90 e0       	ldi	r25, 0x00	; 0
    1236:	01 96       	adiw	r24, 0x01	; 1
    1238:	8f 70       	andi	r24, 0x0F	; 15
    123a:	99 27       	eor	r25, r25
    123c:	80 93 cc 03 	sts	0x03CC, r24	; 0x8003cc <tail>
    1240:	df 91       	pop	r29
    1242:	cf 91       	pop	r28
    1244:	1f 91       	pop	r17
    1246:	0f 91       	pop	r16
    1248:	ff 90       	pop	r15
    124a:	ef 90       	pop	r14
    124c:	08 95       	ret

0000124e <log_clear>:
    124e:	ef ec       	ldi	r30, 0xCF	; 207
    1250:	f3 e0       	ldi	r31, 0x03	; 3
    1252:	af e3       	ldi	r26, 0x3F	; 63
    1254:	b4 e0       	ldi	r27, 0x04	; 4
    1256:	8f ef       	ldi	r24, 0xFF	; 255
    1258:	4f ef       	ldi	r20, 0xFF	; 255
    125a:	5f ef       	ldi	r21, 0xFF	; 255
    125c:	ba 01       	movw	r22, r20
    125e:	91 e0       	ldi	r25, 0x01	; 1
    1260:	80 83       	st	Z, r24
    1262:	85 83       	std	Z+5, r24	; 0x05
    1264:	41 83       	std	Z+1, r20	; 0x01
    1266:	52 83       	std	Z+2, r21	; 0x02
    1268:	63 83       	std	Z+3, r22	; 0x03
    126a:	74 83       	std	Z+4, r23	; 0x04
    126c:	9d 93       	st	X+, r25
    126e:	37 96       	adiw	r30, 0x07	; 7
    1270:	24 e0       	ldi	r18, 0x04	; 4
    1272:	ef 33       	cpi	r30, 0x3F	; 63
    1274:	f2 07       	cpc	r31, r18
    1276:	a1 f7       	brne	.-24     	; 0x1260 <log_clear+0x12>
    1278:	8f e0       	ldi	r24, 0x0F	; 15
    127a:	80 93 ce 03 	sts	0x03CE, r24	; 0x8003ce <last_written>
    127e:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <tail>
    1282:	10 92 cd 03 	sts	0x03CD, r1	; 0x8003cd <last_transaction_written>
    1286:	08 95       	ret

00001288 <log_get_num_entries>:
    1288:	0f 93       	push	r16
    128a:	1f 93       	push	r17
    128c:	cf 93       	push	r28
    128e:	df 93       	push	r29
    1290:	00 91 cc 03 	lds	r16, 0x03CC	; 0x8003cc <tail>
    1294:	c0 2f       	mov	r28, r16
    1296:	10 e0       	ldi	r17, 0x00	; 0
    1298:	d0 e0       	ldi	r29, 0x00	; 0
    129a:	ce 01       	movw	r24, r28
    129c:	0e 94 83 07 	call	0xf06	; 0xf06 <log_is_data_valid>
    12a0:	89 2b       	or	r24, r25
    12a2:	29 f0       	breq	.+10     	; 0x12ae <log_get_num_entries+0x26>
    12a4:	21 96       	adiw	r28, 0x01	; 1
    12a6:	cf 70       	andi	r28, 0x0F	; 15
    12a8:	1f 5f       	subi	r17, 0xFF	; 255
    12aa:	0c 13       	cpse	r16, r28
    12ac:	f5 cf       	rjmp	.-22     	; 0x1298 <log_get_num_entries+0x10>
    12ae:	81 2f       	mov	r24, r17
    12b0:	df 91       	pop	r29
    12b2:	cf 91       	pop	r28
    12b4:	1f 91       	pop	r17
    12b6:	0f 91       	pop	r16
    12b8:	08 95       	ret

000012ba <log_get_record>:
    12ba:	af 92       	push	r10
    12bc:	bf 92       	push	r11
    12be:	cf 92       	push	r12
    12c0:	df 92       	push	r13
    12c2:	ef 92       	push	r14
    12c4:	ff 92       	push	r15
    12c6:	0f 93       	push	r16
    12c8:	1f 93       	push	r17
    12ca:	cf 93       	push	r28
    12cc:	df 93       	push	r29
    12ce:	6b 01       	movw	r12, r22
    12d0:	7c 01       	movw	r14, r24
    12d2:	8a 01       	movw	r16, r20
    12d4:	59 01       	movw	r10, r18
    12d6:	0e 94 44 09 	call	0x1288	; 0x1288 <log_get_num_entries>
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	a0 e0       	ldi	r26, 0x00	; 0
    12de:	b0 e0       	ldi	r27, 0x00	; 0
    12e0:	c8 16       	cp	r12, r24
    12e2:	d9 06       	cpc	r13, r25
    12e4:	ea 06       	cpc	r14, r26
    12e6:	fb 06       	cpc	r15, r27
    12e8:	f8 f4       	brcc	.+62     	; 0x1328 <log_get_record+0x6e>
    12ea:	80 91 cc 03 	lds	r24, 0x03CC	; 0x8003cc <tail>
    12ee:	90 e0       	ldi	r25, 0x00	; 0
    12f0:	c8 0e       	add	r12, r24
    12f2:	d9 1e       	adc	r13, r25
    12f4:	8f e0       	ldi	r24, 0x0F	; 15
    12f6:	c8 22       	and	r12, r24
    12f8:	dd 24       	eor	r13, r13
    12fa:	87 e0       	ldi	r24, 0x07	; 7
    12fc:	8c 9d       	mul	r24, r12
    12fe:	f0 01       	movw	r30, r0
    1300:	8d 9d       	mul	r24, r13
    1302:	f0 0d       	add	r31, r0
    1304:	11 24       	eor	r1, r1
    1306:	e1 53       	subi	r30, 0x31	; 49
    1308:	fc 4f       	sbci	r31, 0xFC	; 252
    130a:	81 81       	ldd	r24, Z+1	; 0x01
    130c:	92 81       	ldd	r25, Z+2	; 0x02
    130e:	a3 81       	ldd	r26, Z+3	; 0x03
    1310:	b4 81       	ldd	r27, Z+4	; 0x04
    1312:	e8 01       	movw	r28, r16
    1314:	88 83       	st	Y, r24
    1316:	99 83       	std	Y+1, r25	; 0x01
    1318:	aa 83       	std	Y+2, r26	; 0x02
    131a:	bb 83       	std	Y+3, r27	; 0x03
    131c:	85 81       	ldd	r24, Z+5	; 0x05
    131e:	f5 01       	movw	r30, r10
    1320:	80 83       	st	Z, r24
    1322:	81 e0       	ldi	r24, 0x01	; 1
    1324:	90 e0       	ldi	r25, 0x00	; 0
    1326:	02 c0       	rjmp	.+4      	; 0x132c <log_get_record+0x72>
    1328:	80 e0       	ldi	r24, 0x00	; 0
    132a:	90 e0       	ldi	r25, 0x00	; 0
    132c:	df 91       	pop	r29
    132e:	cf 91       	pop	r28
    1330:	1f 91       	pop	r17
    1332:	0f 91       	pop	r16
    1334:	ff 90       	pop	r15
    1336:	ef 90       	pop	r14
    1338:	df 90       	pop	r13
    133a:	cf 90       	pop	r12
    133c:	bf 90       	pop	r11
    133e:	af 90       	pop	r10
    1340:	08 95       	ret

00001342 <rtc_init>:
    1342:	0c 94 8b 0d 	jmp	0x1b16	; 0x1b16 <timer1_init>

00001346 <rtc_get_date>:
    1346:	0c 94 9b 0d 	jmp	0x1b36	; 0x1b36 <timer1_get>

0000134a <rtc_set_date>:
    134a:	60 93 f9 04 	sts	0x04F9, r22	; 0x8004f9 <rtc_base>
    134e:	70 93 fa 04 	sts	0x04FA, r23	; 0x8004fa <rtc_base+0x1>
    1352:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <rtc_base+0x2>
    1356:	90 93 fc 04 	sts	0x04FC, r25	; 0x8004fc <rtc_base+0x3>
    135a:	0c 94 a7 0d 	jmp	0x1b4e	; 0x1b4e <timer1_clear>

0000135e <is_leapyear>:
    135e:	9c 01       	movw	r18, r24
    1360:	60 e9       	ldi	r22, 0x90	; 144
    1362:	71 e0       	ldi	r23, 0x01	; 1
    1364:	0e 94 03 16 	call	0x2c06	; 0x2c06 <__udivmodhi4>
    1368:	89 2b       	or	r24, r25
    136a:	79 f0       	breq	.+30     	; 0x138a <is_leapyear+0x2c>
    136c:	c9 01       	movw	r24, r18
    136e:	83 70       	andi	r24, 0x03	; 3
    1370:	99 27       	eor	r25, r25
    1372:	89 2b       	or	r24, r25
    1374:	61 f4       	brne	.+24     	; 0x138e <is_leapyear+0x30>
    1376:	c9 01       	movw	r24, r18
    1378:	64 e6       	ldi	r22, 0x64	; 100
    137a:	70 e0       	ldi	r23, 0x00	; 0
    137c:	0e 94 03 16 	call	0x2c06	; 0x2c06 <__udivmodhi4>
    1380:	9c 01       	movw	r18, r24
    1382:	81 e0       	ldi	r24, 0x01	; 1
    1384:	23 2b       	or	r18, r19
    1386:	21 f4       	brne	.+8      	; 0x1390 <is_leapyear+0x32>
    1388:	02 c0       	rjmp	.+4      	; 0x138e <is_leapyear+0x30>
    138a:	81 e0       	ldi	r24, 0x01	; 1
    138c:	08 95       	ret
    138e:	80 e0       	ldi	r24, 0x00	; 0
    1390:	08 95       	ret

00001392 <rtc_set_by_datestr>:
    1392:	2f 92       	push	r2
    1394:	3f 92       	push	r3
    1396:	4f 92       	push	r4
    1398:	5f 92       	push	r5
    139a:	6f 92       	push	r6
    139c:	7f 92       	push	r7
    139e:	8f 92       	push	r8
    13a0:	9f 92       	push	r9
    13a2:	af 92       	push	r10
    13a4:	bf 92       	push	r11
    13a6:	cf 92       	push	r12
    13a8:	df 92       	push	r13
    13aa:	ef 92       	push	r14
    13ac:	ff 92       	push	r15
    13ae:	0f 93       	push	r16
    13b0:	1f 93       	push	r17
    13b2:	cf 93       	push	r28
    13b4:	df 93       	push	r29
    13b6:	cd b7       	in	r28, 0x3d	; 61
    13b8:	de b7       	in	r29, 0x3e	; 62
    13ba:	67 97       	sbiw	r28, 0x17	; 23
    13bc:	0f b6       	in	r0, 0x3f	; 63
    13be:	f8 94       	cli
    13c0:	de bf       	out	0x3e, r29	; 62
    13c2:	0f be       	out	0x3f, r0	; 63
    13c4:	cd bf       	out	0x3d, r28	; 61
    13c6:	2c e0       	ldi	r18, 0x0C	; 12
    13c8:	e7 e9       	ldi	r30, 0x97	; 151
    13ca:	f1 e0       	ldi	r31, 0x01	; 1
    13cc:	ae 01       	movw	r20, r28
    13ce:	4f 5f       	subi	r20, 0xFF	; 255
    13d0:	5f 4f       	sbci	r21, 0xFF	; 255
    13d2:	1a 01       	movw	r2, r20
    13d4:	da 01       	movw	r26, r20
    13d6:	01 90       	ld	r0, Z+
    13d8:	0d 92       	st	X+, r0
    13da:	2a 95       	dec	r18
    13dc:	e1 f7       	brne	.-8      	; 0x13d6 <rtc_set_by_datestr+0x44>
    13de:	dc 01       	movw	r26, r24
    13e0:	2c 91       	ld	r18, X
    13e2:	22 0f       	add	r18, r18
    13e4:	20 56       	subi	r18, 0x60	; 96
    13e6:	32 2f       	mov	r19, r18
    13e8:	33 0f       	add	r19, r19
    13ea:	33 0f       	add	r19, r19
    13ec:	23 0f       	add	r18, r19
    13ee:	11 96       	adiw	r26, 0x01	; 1
    13f0:	3c 91       	ld	r19, X
    13f2:	11 97       	sbiw	r26, 0x01	; 1
    13f4:	31 53       	subi	r19, 0x31	; 49
    13f6:	23 0f       	add	r18, r19
    13f8:	2d 87       	std	Y+13, r18	; 0x0d
    13fa:	13 96       	adiw	r26, 0x03	; 3
    13fc:	2c 91       	ld	r18, X
    13fe:	13 97       	sbiw	r26, 0x03	; 3
    1400:	02 2e       	mov	r0, r18
    1402:	00 0c       	add	r0, r0
    1404:	33 0b       	sbc	r19, r19
    1406:	20 53       	subi	r18, 0x30	; 48
    1408:	31 09       	sbc	r19, r1
    140a:	6a e0       	ldi	r22, 0x0A	; 10
    140c:	62 9f       	mul	r22, r18
    140e:	a0 01       	movw	r20, r0
    1410:	63 9f       	mul	r22, r19
    1412:	50 0d       	add	r21, r0
    1414:	11 24       	eor	r1, r1
    1416:	14 96       	adiw	r26, 0x04	; 4
    1418:	cc 90       	ld	r12, X
    141a:	0c 2c       	mov	r0, r12
    141c:	00 0c       	add	r0, r0
    141e:	dd 08       	sbc	r13, r13
    1420:	b0 e3       	ldi	r27, 0x30	; 48
    1422:	cb 1a       	sub	r12, r27
    1424:	d1 08       	sbc	r13, r1
    1426:	c4 0e       	add	r12, r20
    1428:	d5 1e       	adc	r13, r21
    142a:	86 01       	movw	r16, r12
    142c:	01 50       	subi	r16, 0x01	; 1
    142e:	11 09       	sbc	r17, r1
    1430:	fc 01       	movw	r30, r24
    1432:	26 81       	ldd	r18, Z+6	; 0x06
    1434:	02 2e       	mov	r0, r18
    1436:	00 0c       	add	r0, r0
    1438:	33 0b       	sbc	r19, r19
    143a:	20 53       	subi	r18, 0x30	; 48
    143c:	31 09       	sbc	r19, r1
    143e:	e8 ee       	ldi	r30, 0xE8	; 232
    1440:	f3 e0       	ldi	r31, 0x03	; 3
    1442:	2e 9f       	mul	r18, r30
    1444:	a0 01       	movw	r20, r0
    1446:	2f 9f       	mul	r18, r31
    1448:	50 0d       	add	r21, r0
    144a:	3e 9f       	mul	r19, r30
    144c:	50 0d       	add	r21, r0
    144e:	11 24       	eor	r1, r1
    1450:	dc 01       	movw	r26, r24
    1452:	17 96       	adiw	r26, 0x07	; 7
    1454:	2c 91       	ld	r18, X
    1456:	17 97       	sbiw	r26, 0x07	; 7
    1458:	02 2e       	mov	r0, r18
    145a:	00 0c       	add	r0, r0
    145c:	33 0b       	sbc	r19, r19
    145e:	20 53       	subi	r18, 0x30	; 48
    1460:	31 09       	sbc	r19, r1
    1462:	74 e6       	ldi	r23, 0x64	; 100
    1464:	72 9f       	mul	r23, r18
    1466:	70 01       	movw	r14, r0
    1468:	73 9f       	mul	r23, r19
    146a:	f0 0c       	add	r15, r0
    146c:	11 24       	eor	r1, r1
    146e:	e4 0e       	add	r14, r20
    1470:	f5 1e       	adc	r15, r21
    1472:	18 96       	adiw	r26, 0x08	; 8
    1474:	4c 91       	ld	r20, X
    1476:	18 97       	sbiw	r26, 0x08	; 8
    1478:	04 2e       	mov	r0, r20
    147a:	00 0c       	add	r0, r0
    147c:	55 0b       	sbc	r21, r21
    147e:	40 53       	subi	r20, 0x30	; 48
    1480:	51 09       	sbc	r21, r1
    1482:	64 9f       	mul	r22, r20
    1484:	90 01       	movw	r18, r0
    1486:	65 9f       	mul	r22, r21
    1488:	30 0d       	add	r19, r0
    148a:	11 24       	eor	r1, r1
    148c:	e2 0e       	add	r14, r18
    148e:	f3 1e       	adc	r15, r19
    1490:	19 96       	adiw	r26, 0x09	; 9
    1492:	2c 91       	ld	r18, X
    1494:	19 97       	sbiw	r26, 0x09	; 9
    1496:	f7 01       	movw	r30, r14
    1498:	e2 0f       	add	r30, r18
    149a:	f1 1d       	adc	r31, r1
    149c:	27 fd       	sbrc	r18, 7
    149e:	fa 95       	dec	r31
    14a0:	af 01       	movw	r20, r30
    14a2:	58 50       	subi	r21, 0x08	; 8
    14a4:	7a 01       	movw	r14, r20
    14a6:	1b 96       	adiw	r26, 0x0b	; 11
    14a8:	2c 91       	ld	r18, X
    14aa:	1b 97       	sbiw	r26, 0x0b	; 11
    14ac:	22 0f       	add	r18, r18
    14ae:	20 56       	subi	r18, 0x60	; 96
    14b0:	32 2f       	mov	r19, r18
    14b2:	33 0f       	add	r19, r19
    14b4:	33 0f       	add	r19, r19
    14b6:	23 0f       	add	r18, r19
    14b8:	1c 96       	adiw	r26, 0x0c	; 12
    14ba:	3c 91       	ld	r19, X
    14bc:	1c 97       	sbiw	r26, 0x0c	; 12
    14be:	30 53       	subi	r19, 0x30	; 48
    14c0:	23 0f       	add	r18, r19
    14c2:	29 8b       	std	Y+17, r18	; 0x11
    14c4:	1e 96       	adiw	r26, 0x0e	; 14
    14c6:	2c 91       	ld	r18, X
    14c8:	1e 97       	sbiw	r26, 0x0e	; 14
    14ca:	22 0f       	add	r18, r18
    14cc:	20 56       	subi	r18, 0x60	; 96
    14ce:	32 2f       	mov	r19, r18
    14d0:	33 0f       	add	r19, r19
    14d2:	33 0f       	add	r19, r19
    14d4:	23 0f       	add	r18, r19
    14d6:	1f 96       	adiw	r26, 0x0f	; 15
    14d8:	3c 91       	ld	r19, X
    14da:	1f 97       	sbiw	r26, 0x0f	; 15
    14dc:	30 53       	subi	r19, 0x30	; 48
    14de:	23 0f       	add	r18, r19
    14e0:	2a 8b       	std	Y+18, r18	; 0x12
    14e2:	51 96       	adiw	r26, 0x11	; 17
    14e4:	2c 91       	ld	r18, X
    14e6:	51 97       	sbiw	r26, 0x11	; 17
    14e8:	22 0f       	add	r18, r18
    14ea:	20 56       	subi	r18, 0x60	; 96
    14ec:	32 2f       	mov	r19, r18
    14ee:	33 0f       	add	r19, r19
    14f0:	33 0f       	add	r19, r19
    14f2:	23 0f       	add	r18, r19
    14f4:	52 96       	adiw	r26, 0x12	; 18
    14f6:	8c 91       	ld	r24, X
    14f8:	80 53       	subi	r24, 0x30	; 48
    14fa:	28 0f       	add	r18, r24
    14fc:	2b 8b       	std	Y+19, r18	; 0x13
    14fe:	ca 01       	movw	r24, r20
    1500:	0e 94 af 09 	call	0x135e	; 0x135e <is_leapyear>
    1504:	88 23       	and	r24, r24
    1506:	21 f0       	breq	.+8      	; 0x1510 <rtc_set_by_datestr+0x17e>
    1508:	5d 85       	ldd	r21, Y+13	; 0x0d
    150a:	52 30       	cpi	r21, 0x02	; 2
    150c:	08 f0       	brcs	.+2      	; 0x1510 <rtc_set_by_datestr+0x17e>
    150e:	86 01       	movw	r16, r12
    1510:	c7 01       	movw	r24, r14
    1512:	60 e9       	ldi	r22, 0x90	; 144
    1514:	71 e0       	ldi	r23, 0x01	; 1
    1516:	0e 94 03 16 	call	0x2c06	; 0x2c06 <__udivmodhi4>
    151a:	fc 01       	movw	r30, r24
    151c:	db 01       	movw	r26, r22
    151e:	20 e8       	ldi	r18, 0x80	; 128
    1520:	39 e5       	ldi	r19, 0x59	; 89
    1522:	40 e6       	ldi	r20, 0x60	; 96
    1524:	50 ef       	ldi	r21, 0xF0	; 240
    1526:	0e 94 81 16 	call	0x2d02	; 0x2d02 <__muluhisi3>
    152a:	2b 01       	movw	r4, r22
    152c:	3c 01       	movw	r6, r24
    152e:	cf 01       	movw	r24, r30
    1530:	64 e6       	ldi	r22, 0x64	; 100
    1532:	70 e0       	ldi	r23, 0x00	; 0
    1534:	0e 94 03 16 	call	0x2c06	; 0x2c06 <__udivmodhi4>
    1538:	fc 01       	movw	r30, r24
    153a:	db 01       	movw	r26, r22
    153c:	20 e0       	ldi	r18, 0x00	; 0
    153e:	32 ec       	ldi	r19, 0xC2	; 194
    1540:	47 e1       	ldi	r20, 0x17	; 23
    1542:	5c eb       	ldi	r21, 0xBC	; 188
    1544:	0e 94 81 16 	call	0x2d02	; 0x2d02 <__muluhisi3>
    1548:	4b 01       	movw	r8, r22
    154a:	5c 01       	movw	r10, r24
    154c:	df 01       	movw	r26, r30
    154e:	b6 95       	lsr	r27
    1550:	a7 95       	ror	r26
    1552:	b6 95       	lsr	r27
    1554:	a7 95       	ror	r26
    1556:	20 e8       	ldi	r18, 0x80	; 128
    1558:	3f e1       	ldi	r19, 0x1F	; 31
    155a:	46 e8       	ldi	r20, 0x86	; 134
    155c:	57 e0       	ldi	r21, 0x07	; 7
    155e:	0e 94 81 16 	call	0x2d02	; 0x2d02 <__muluhisi3>
    1562:	6b 01       	movw	r12, r22
    1564:	7c 01       	movw	r14, r24
    1566:	df 01       	movw	r26, r30
    1568:	a3 70       	andi	r26, 0x03	; 3
    156a:	bb 27       	eor	r27, r27
    156c:	20 e8       	ldi	r18, 0x80	; 128
    156e:	33 e3       	ldi	r19, 0x33	; 51
    1570:	41 ee       	ldi	r20, 0xE1	; 225
    1572:	51 e0       	ldi	r21, 0x01	; 1
    1574:	0e 94 81 16 	call	0x2d02	; 0x2d02 <__muluhisi3>
    1578:	6c 8b       	std	Y+20, r22	; 0x14
    157a:	7d 8b       	std	Y+21, r23	; 0x15
    157c:	8e 8b       	std	Y+22, r24	; 0x16
    157e:	9f 8b       	std	Y+23, r25	; 0x17
    1580:	f1 01       	movw	r30, r2
    1582:	8e 2f       	mov	r24, r30
    1584:	82 19       	sub	r24, r2
    1586:	9d 85       	ldd	r25, Y+13	; 0x0d
    1588:	89 17       	cp	r24, r25
    158a:	20 f4       	brcc	.+8      	; 0x1594 <rtc_set_by_datestr+0x202>
    158c:	81 91       	ld	r24, Z+
    158e:	08 0f       	add	r16, r24
    1590:	11 1d       	adc	r17, r1
    1592:	f7 cf       	rjmp	.-18     	; 0x1582 <rtc_set_by_datestr+0x1f0>
    1594:	a9 89       	ldd	r26, Y+17	; 0x11
    1596:	2a 2f       	mov	r18, r26
    1598:	30 e0       	ldi	r19, 0x00	; 0
    159a:	a0 e1       	ldi	r26, 0x10	; 16
    159c:	be e0       	ldi	r27, 0x0E	; 14
    159e:	0e 94 72 16 	call	0x2ce4	; 0x2ce4 <__umulhisi3>
    15a2:	6d 87       	std	Y+13, r22	; 0x0d
    15a4:	7e 87       	std	Y+14, r23	; 0x0e
    15a6:	8f 87       	std	Y+15, r24	; 0x0f
    15a8:	98 8b       	std	Y+16, r25	; 0x10
    15aa:	ba 89       	ldd	r27, Y+18	; 0x12
    15ac:	2b 2f       	mov	r18, r27
    15ae:	30 e0       	ldi	r19, 0x00	; 0
    15b0:	ac e3       	ldi	r26, 0x3C	; 60
    15b2:	b0 e0       	ldi	r27, 0x00	; 0
    15b4:	0e 94 72 16 	call	0x2ce4	; 0x2ce4 <__umulhisi3>
    15b8:	2d 85       	ldd	r18, Y+13	; 0x0d
    15ba:	3e 85       	ldd	r19, Y+14	; 0x0e
    15bc:	4f 85       	ldd	r20, Y+15	; 0x0f
    15be:	58 89       	ldd	r21, Y+16	; 0x10
    15c0:	26 0f       	add	r18, r22
    15c2:	37 1f       	adc	r19, r23
    15c4:	48 1f       	adc	r20, r24
    15c6:	59 1f       	adc	r21, r25
    15c8:	da 01       	movw	r26, r20
    15ca:	c9 01       	movw	r24, r18
    15cc:	3b 89       	ldd	r19, Y+19	; 0x13
    15ce:	83 0f       	add	r24, r19
    15d0:	91 1d       	adc	r25, r1
    15d2:	a1 1d       	adc	r26, r1
    15d4:	b1 1d       	adc	r27, r1
    15d6:	48 0e       	add	r4, r24
    15d8:	59 1e       	adc	r5, r25
    15da:	6a 1e       	adc	r6, r26
    15dc:	7b 1e       	adc	r7, r27
    15de:	84 0c       	add	r8, r4
    15e0:	95 1c       	adc	r9, r5
    15e2:	a6 1c       	adc	r10, r6
    15e4:	b7 1c       	adc	r11, r7
    15e6:	c8 0c       	add	r12, r8
    15e8:	d9 1c       	adc	r13, r9
    15ea:	ea 1c       	adc	r14, r10
    15ec:	fb 1c       	adc	r15, r11
    15ee:	8c 89       	ldd	r24, Y+20	; 0x14
    15f0:	9d 89       	ldd	r25, Y+21	; 0x15
    15f2:	ae 89       	ldd	r26, Y+22	; 0x16
    15f4:	bf 89       	ldd	r27, Y+23	; 0x17
    15f6:	c8 0e       	add	r12, r24
    15f8:	d9 1e       	adc	r13, r25
    15fa:	ea 1e       	adc	r14, r26
    15fc:	fb 1e       	adc	r15, r27
    15fe:	d8 01       	movw	r26, r16
    1600:	20 e8       	ldi	r18, 0x80	; 128
    1602:	31 e5       	ldi	r19, 0x51	; 81
    1604:	41 e0       	ldi	r20, 0x01	; 1
    1606:	50 e0       	ldi	r21, 0x00	; 0
    1608:	0e 94 81 16 	call	0x2d02	; 0x2d02 <__muluhisi3>
    160c:	dc 01       	movw	r26, r24
    160e:	cb 01       	movw	r24, r22
    1610:	8c 0d       	add	r24, r12
    1612:	9d 1d       	adc	r25, r13
    1614:	ae 1d       	adc	r26, r14
    1616:	bf 1d       	adc	r27, r15
    1618:	80 93 f9 04 	sts	0x04F9, r24	; 0x8004f9 <rtc_base>
    161c:	90 93 fa 04 	sts	0x04FA, r25	; 0x8004fa <rtc_base+0x1>
    1620:	a0 93 fb 04 	sts	0x04FB, r26	; 0x8004fb <rtc_base+0x2>
    1624:	b0 93 fc 04 	sts	0x04FC, r27	; 0x8004fc <rtc_base+0x3>
    1628:	67 96       	adiw	r28, 0x17	; 23
    162a:	0f b6       	in	r0, 0x3f	; 63
    162c:	f8 94       	cli
    162e:	de bf       	out	0x3e, r29	; 62
    1630:	0f be       	out	0x3f, r0	; 63
    1632:	cd bf       	out	0x3d, r28	; 61
    1634:	df 91       	pop	r29
    1636:	cf 91       	pop	r28
    1638:	1f 91       	pop	r17
    163a:	0f 91       	pop	r16
    163c:	ff 90       	pop	r15
    163e:	ef 90       	pop	r14
    1640:	df 90       	pop	r13
    1642:	cf 90       	pop	r12
    1644:	bf 90       	pop	r11
    1646:	af 90       	pop	r10
    1648:	9f 90       	pop	r9
    164a:	8f 90       	pop	r8
    164c:	7f 90       	pop	r7
    164e:	6f 90       	pop	r6
    1650:	5f 90       	pop	r5
    1652:	4f 90       	pop	r4
    1654:	3f 90       	pop	r3
    1656:	2f 90       	pop	r2
    1658:	0c 94 a7 0d 	jmp	0x1b4e	; 0x1b4e <timer1_clear>

0000165c <get_month>:
    165c:	ef 92       	push	r14
    165e:	ff 92       	push	r15
    1660:	0f 93       	push	r16
    1662:	1f 93       	push	r17
    1664:	cf 93       	push	r28
    1666:	df 93       	push	r29
    1668:	cd b7       	in	r28, 0x3d	; 61
    166a:	de b7       	in	r29, 0x3e	; 62
    166c:	68 97       	sbiw	r28, 0x18	; 24
    166e:	0f b6       	in	r0, 0x3f	; 63
    1670:	f8 94       	cli
    1672:	de bf       	out	0x3e, r29	; 62
    1674:	0f be       	out	0x3f, r0	; 63
    1676:	cd bf       	out	0x3d, r28	; 61
    1678:	7b 01       	movw	r14, r22
    167a:	2c e0       	ldi	r18, 0x0C	; 12
    167c:	e7 e9       	ldi	r30, 0x97	; 151
    167e:	f1 e0       	ldi	r31, 0x01	; 1
    1680:	de 01       	movw	r26, r28
    1682:	1d 96       	adiw	r26, 0x0d	; 13
    1684:	01 90       	ld	r0, Z+
    1686:	0d 92       	st	X+, r0
    1688:	2a 95       	dec	r18
    168a:	e1 f7       	brne	.-8      	; 0x1684 <get_month+0x28>
    168c:	8e 01       	movw	r16, r28
    168e:	0f 5f       	subi	r16, 0xFF	; 255
    1690:	1f 4f       	sbci	r17, 0xFF	; 255
    1692:	2c e0       	ldi	r18, 0x0C	; 12
    1694:	f8 01       	movw	r30, r16
    1696:	11 92       	st	Z+, r1
    1698:	2a 95       	dec	r18
    169a:	e9 f7       	brne	.-6      	; 0x1696 <get_month+0x3a>
    169c:	0e 94 af 09 	call	0x135e	; 0x135e <is_leapyear>
    16a0:	8a 83       	std	Y+2, r24	; 0x02
    16a2:	de 01       	movw	r26, r28
    16a4:	1d 96       	adiw	r26, 0x0d	; 13
    16a6:	80 e0       	ldi	r24, 0x00	; 0
    16a8:	f7 01       	movw	r30, r14
    16aa:	40 81       	ld	r20, Z
    16ac:	51 81       	ldd	r21, Z+1	; 0x01
    16ae:	9d 91       	ld	r25, X+
    16b0:	f8 01       	movw	r30, r16
    16b2:	21 91       	ld	r18, Z+
    16b4:	8f 01       	movw	r16, r30
    16b6:	30 e0       	ldi	r19, 0x00	; 0
    16b8:	29 0f       	add	r18, r25
    16ba:	31 1d       	adc	r19, r1
    16bc:	42 17       	cp	r20, r18
    16be:	53 07       	cpc	r21, r19
    16c0:	40 f0       	brcs	.+16     	; 0x16d2 <get_month+0x76>
    16c2:	42 1b       	sub	r20, r18
    16c4:	53 0b       	sbc	r21, r19
    16c6:	f7 01       	movw	r30, r14
    16c8:	51 83       	std	Z+1, r21	; 0x01
    16ca:	40 83       	st	Z, r20
    16cc:	8f 5f       	subi	r24, 0xFF	; 255
    16ce:	8c 30       	cpi	r24, 0x0C	; 12
    16d0:	59 f7       	brne	.-42     	; 0x16a8 <get_month+0x4c>
    16d2:	68 96       	adiw	r28, 0x18	; 24
    16d4:	0f b6       	in	r0, 0x3f	; 63
    16d6:	f8 94       	cli
    16d8:	de bf       	out	0x3e, r29	; 62
    16da:	0f be       	out	0x3f, r0	; 63
    16dc:	cd bf       	out	0x3d, r28	; 61
    16de:	df 91       	pop	r29
    16e0:	cf 91       	pop	r28
    16e2:	1f 91       	pop	r17
    16e4:	0f 91       	pop	r16
    16e6:	ff 90       	pop	r15
    16e8:	ef 90       	pop	r14
    16ea:	08 95       	ret

000016ec <rtc_num2datestr>:
    16ec:	4f 92       	push	r4
    16ee:	5f 92       	push	r5
    16f0:	6f 92       	push	r6
    16f2:	7f 92       	push	r7
    16f4:	8f 92       	push	r8
    16f6:	9f 92       	push	r9
    16f8:	af 92       	push	r10
    16fa:	bf 92       	push	r11
    16fc:	cf 92       	push	r12
    16fe:	df 92       	push	r13
    1700:	ef 92       	push	r14
    1702:	ff 92       	push	r15
    1704:	cf 93       	push	r28
    1706:	df 93       	push	r29
    1708:	00 d0       	rcall	.+0      	; 0x170a <rtc_num2datestr+0x1e>
    170a:	cd b7       	in	r28, 0x3d	; 61
    170c:	de b7       	in	r29, 0x3e	; 62
    170e:	2b 01       	movw	r4, r22
    1710:	3c 01       	movw	r6, r24
    1712:	81 e0       	ldi	r24, 0x01	; 1
    1714:	90 e0       	ldi	r25, 0x00	; 0
    1716:	a0 e0       	ldi	r26, 0x00	; 0
    1718:	b0 e0       	ldi	r27, 0x00	; 0
    171a:	20 e8       	ldi	r18, 0x80	; 128
    171c:	42 16       	cp	r4, r18
    171e:	29 e5       	ldi	r18, 0x59	; 89
    1720:	52 06       	cpc	r5, r18
    1722:	20 e6       	ldi	r18, 0x60	; 96
    1724:	62 06       	cpc	r6, r18
    1726:	20 ef       	ldi	r18, 0xF0	; 240
    1728:	72 06       	cpc	r7, r18
    172a:	18 f4       	brcc	.+6      	; 0x1732 <rtc_num2datestr+0x46>
    172c:	80 e0       	ldi	r24, 0x00	; 0
    172e:	90 e0       	ldi	r25, 0x00	; 0
    1730:	dc 01       	movw	r26, r24
    1732:	20 e9       	ldi	r18, 0x90	; 144
    1734:	31 e0       	ldi	r19, 0x01	; 1
    1736:	82 9f       	mul	r24, r18
    1738:	50 01       	movw	r10, r0
    173a:	83 9f       	mul	r24, r19
    173c:	b0 0c       	add	r11, r0
    173e:	92 9f       	mul	r25, r18
    1740:	b0 0c       	add	r11, r0
    1742:	11 24       	eor	r1, r1
    1744:	80 e3       	ldi	r24, 0x30	; 48
    1746:	a8 1a       	sub	r10, r24
    1748:	88 ef       	ldi	r24, 0xF8	; 248
    174a:	b8 0a       	sbc	r11, r24
    174c:	c1 2c       	mov	r12, r1
    174e:	d1 2c       	mov	r13, r1
    1750:	76 01       	movw	r14, r12
    1752:	c3 94       	inc	r12
    1754:	20 e8       	ldi	r18, 0x80	; 128
    1756:	42 16       	cp	r4, r18
    1758:	29 e5       	ldi	r18, 0x59	; 89
    175a:	52 06       	cpc	r5, r18
    175c:	20 e6       	ldi	r18, 0x60	; 96
    175e:	62 06       	cpc	r6, r18
    1760:	20 ef       	ldi	r18, 0xF0	; 240
    1762:	72 06       	cpc	r7, r18
    1764:	18 f4       	brcc	.+6      	; 0x176c <rtc_num2datestr+0x80>
    1766:	c1 2c       	mov	r12, r1
    1768:	d1 2c       	mov	r13, r1
    176a:	76 01       	movw	r14, r12
    176c:	a7 01       	movw	r20, r14
    176e:	96 01       	movw	r18, r12
    1770:	60 e8       	ldi	r22, 0x80	; 128
    1772:	79 e5       	ldi	r23, 0x59	; 89
    1774:	80 e6       	ldi	r24, 0x60	; 96
    1776:	90 ef       	ldi	r25, 0xF0	; 240
    1778:	0e 94 f3 15 	call	0x2be6	; 0x2be6 <__mulsi3>
    177c:	73 01       	movw	r14, r6
    177e:	62 01       	movw	r12, r4
    1780:	c6 1a       	sub	r12, r22
    1782:	d7 0a       	sbc	r13, r23
    1784:	e8 0a       	sbc	r14, r24
    1786:	f9 0a       	sbc	r15, r25
    1788:	81 e0       	ldi	r24, 0x01	; 1
    178a:	90 e0       	ldi	r25, 0x00	; 0
    178c:	a0 e0       	ldi	r26, 0x00	; 0
    178e:	b0 e0       	ldi	r27, 0x00	; 0
    1790:	c1 14       	cp	r12, r1
    1792:	22 ec       	ldi	r18, 0xC2	; 194
    1794:	d2 06       	cpc	r13, r18
    1796:	27 e1       	ldi	r18, 0x17	; 23
    1798:	e2 06       	cpc	r14, r18
    179a:	2c eb       	ldi	r18, 0xBC	; 188
    179c:	f2 06       	cpc	r15, r18
    179e:	18 f4       	brcc	.+6      	; 0x17a6 <rtc_num2datestr+0xba>
    17a0:	80 e0       	ldi	r24, 0x00	; 0
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	dc 01       	movw	r26, r24
    17a6:	44 e6       	ldi	r20, 0x64	; 100
    17a8:	48 9f       	mul	r20, r24
    17aa:	90 01       	movw	r18, r0
    17ac:	49 9f       	mul	r20, r25
    17ae:	30 0d       	add	r19, r0
    17b0:	11 24       	eor	r1, r1
    17b2:	a2 0e       	add	r10, r18
    17b4:	b3 1e       	adc	r11, r19
    17b6:	21 e0       	ldi	r18, 0x01	; 1
    17b8:	30 e0       	ldi	r19, 0x00	; 0
    17ba:	40 e0       	ldi	r20, 0x00	; 0
    17bc:	50 e0       	ldi	r21, 0x00	; 0
    17be:	c1 14       	cp	r12, r1
    17c0:	82 ec       	ldi	r24, 0xC2	; 194
    17c2:	d8 06       	cpc	r13, r24
    17c4:	87 e1       	ldi	r24, 0x17	; 23
    17c6:	e8 06       	cpc	r14, r24
    17c8:	8c eb       	ldi	r24, 0xBC	; 188
    17ca:	f8 06       	cpc	r15, r24
    17cc:	18 f4       	brcc	.+6      	; 0x17d4 <rtc_num2datestr+0xe8>
    17ce:	20 e0       	ldi	r18, 0x00	; 0
    17d0:	30 e0       	ldi	r19, 0x00	; 0
    17d2:	a9 01       	movw	r20, r18
    17d4:	60 e0       	ldi	r22, 0x00	; 0
    17d6:	72 ec       	ldi	r23, 0xC2	; 194
    17d8:	87 e1       	ldi	r24, 0x17	; 23
    17da:	9c eb       	ldi	r25, 0xBC	; 188
    17dc:	0e 94 f3 15 	call	0x2be6	; 0x2be6 <__mulsi3>
    17e0:	a7 01       	movw	r20, r14
    17e2:	96 01       	movw	r18, r12
    17e4:	26 1b       	sub	r18, r22
    17e6:	37 0b       	sbc	r19, r23
    17e8:	48 0b       	sbc	r20, r24
    17ea:	59 0b       	sbc	r21, r25
    17ec:	ca 01       	movw	r24, r20
    17ee:	b9 01       	movw	r22, r18
    17f0:	20 e8       	ldi	r18, 0x80	; 128
    17f2:	3f e1       	ldi	r19, 0x1F	; 31
    17f4:	46 e8       	ldi	r20, 0x86	; 134
    17f6:	57 e0       	ldi	r21, 0x07	; 7
    17f8:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <__udivmodsi4>
    17fc:	22 0f       	add	r18, r18
    17fe:	33 1f       	adc	r19, r19
    1800:	22 0f       	add	r18, r18
    1802:	33 1f       	adc	r19, r19
    1804:	a2 0e       	add	r10, r18
    1806:	b3 1e       	adc	r11, r19
    1808:	20 e8       	ldi	r18, 0x80	; 128
    180a:	33 e3       	ldi	r19, 0x33	; 51
    180c:	41 ee       	ldi	r20, 0xE1	; 225
    180e:	51 e0       	ldi	r21, 0x01	; 1
    1810:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <__udivmodsi4>
    1814:	75 01       	movw	r14, r10
    1816:	e2 0e       	add	r14, r18
    1818:	f3 1e       	adc	r15, r19
    181a:	20 e8       	ldi	r18, 0x80	; 128
    181c:	31 e5       	ldi	r19, 0x51	; 81
    181e:	41 e0       	ldi	r20, 0x01	; 1
    1820:	50 e0       	ldi	r21, 0x00	; 0
    1822:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <__udivmodsi4>
    1826:	4b 01       	movw	r8, r22
    1828:	5c 01       	movw	r10, r24
    182a:	3a 83       	std	Y+2, r19	; 0x02
    182c:	29 83       	std	Y+1, r18	; 0x01
    182e:	be 01       	movw	r22, r28
    1830:	6f 5f       	subi	r22, 0xFF	; 255
    1832:	7f 4f       	sbci	r23, 0xFF	; 255
    1834:	c7 01       	movw	r24, r14
    1836:	0e 94 2e 0b 	call	0x165c	; 0x165c <get_month>
    183a:	d8 2e       	mov	r13, r24
    183c:	c5 01       	movw	r24, r10
    183e:	b4 01       	movw	r22, r8
    1840:	20 e1       	ldi	r18, 0x10	; 16
    1842:	3e e0       	ldi	r19, 0x0E	; 14
    1844:	40 e0       	ldi	r20, 0x00	; 0
    1846:	50 e0       	ldi	r21, 0x00	; 0
    1848:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <__udivmodsi4>
    184c:	29 01       	movw	r4, r18
    184e:	3a 01       	movw	r6, r20
    1850:	4b 01       	movw	r8, r22
    1852:	5c 01       	movw	r10, r24
    1854:	64 ee       	ldi	r22, 0xE4	; 228
    1856:	71 e0       	ldi	r23, 0x01	; 1
    1858:	84 e1       	ldi	r24, 0x14	; 20
    185a:	91 e0       	ldi	r25, 0x01	; 1
    185c:	0e 94 ba 0c 	call	0x1974	; 0x1974 <str_cpy>
    1860:	6d 2d       	mov	r22, r13
    1862:	70 e0       	ldi	r23, 0x00	; 0
    1864:	6f 5f       	subi	r22, 0xFF	; 255
    1866:	7f 4f       	sbci	r23, 0xFF	; 255
    1868:	42 e0       	ldi	r20, 0x02	; 2
    186a:	84 e1       	ldi	r24, 0x14	; 20
    186c:	91 e0       	ldi	r25, 0x01	; 1
    186e:	0e 94 cd 0c 	call	0x199a	; 0x199a <str_writeudec16>
    1872:	69 81       	ldd	r22, Y+1	; 0x01
    1874:	7a 81       	ldd	r23, Y+2	; 0x02
    1876:	6f 5f       	subi	r22, 0xFF	; 255
    1878:	7f 4f       	sbci	r23, 0xFF	; 255
    187a:	42 e0       	ldi	r20, 0x02	; 2
    187c:	87 e1       	ldi	r24, 0x17	; 23
    187e:	91 e0       	ldi	r25, 0x01	; 1
    1880:	0e 94 cd 0c 	call	0x199a	; 0x199a <str_writeudec16>
    1884:	44 e0       	ldi	r20, 0x04	; 4
    1886:	b7 01       	movw	r22, r14
    1888:	8a e1       	ldi	r24, 0x1A	; 26
    188a:	91 e0       	ldi	r25, 0x01	; 1
    188c:	0e 94 cd 0c 	call	0x199a	; 0x199a <str_writeudec16>
    1890:	42 e0       	ldi	r20, 0x02	; 2
    1892:	b2 01       	movw	r22, r4
    1894:	8f e1       	ldi	r24, 0x1F	; 31
    1896:	91 e0       	ldi	r25, 0x01	; 1
    1898:	0e 94 cd 0c 	call	0x199a	; 0x199a <str_writeudec16>
    189c:	c5 01       	movw	r24, r10
    189e:	b4 01       	movw	r22, r8
    18a0:	2c e3       	ldi	r18, 0x3C	; 60
    18a2:	30 e0       	ldi	r19, 0x00	; 0
    18a4:	40 e0       	ldi	r20, 0x00	; 0
    18a6:	50 e0       	ldi	r21, 0x00	; 0
    18a8:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <__udivmodsi4>
    18ac:	49 01       	movw	r8, r18
    18ae:	5a 01       	movw	r10, r20
    18b0:	6b 01       	movw	r12, r22
    18b2:	7c 01       	movw	r14, r24
    18b4:	42 e0       	ldi	r20, 0x02	; 2
    18b6:	b4 01       	movw	r22, r8
    18b8:	82 e2       	ldi	r24, 0x22	; 34
    18ba:	91 e0       	ldi	r25, 0x01	; 1
    18bc:	0e 94 cd 0c 	call	0x199a	; 0x199a <str_writeudec16>
    18c0:	42 e0       	ldi	r20, 0x02	; 2
    18c2:	b6 01       	movw	r22, r12
    18c4:	85 e2       	ldi	r24, 0x25	; 37
    18c6:	91 e0       	ldi	r25, 0x01	; 1
    18c8:	0e 94 cd 0c 	call	0x199a	; 0x199a <str_writeudec16>
    18cc:	84 e1       	ldi	r24, 0x14	; 20
    18ce:	91 e0       	ldi	r25, 0x01	; 1
    18d0:	0f 90       	pop	r0
    18d2:	0f 90       	pop	r0
    18d4:	df 91       	pop	r29
    18d6:	cf 91       	pop	r28
    18d8:	ff 90       	pop	r15
    18da:	ef 90       	pop	r14
    18dc:	df 90       	pop	r13
    18de:	cf 90       	pop	r12
    18e0:	bf 90       	pop	r11
    18e2:	af 90       	pop	r10
    18e4:	9f 90       	pop	r9
    18e6:	8f 90       	pop	r8
    18e8:	7f 90       	pop	r7
    18ea:	6f 90       	pop	r6
    18ec:	5f 90       	pop	r5
    18ee:	4f 90       	pop	r4
    18f0:	08 95       	ret

000018f2 <rtc_get_date_string>:
    18f2:	0f 93       	push	r16
    18f4:	1f 93       	push	r17
    18f6:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <timer1_get>
    18fa:	00 91 f9 04 	lds	r16, 0x04F9	; 0x8004f9 <rtc_base>
    18fe:	10 91 fa 04 	lds	r17, 0x04FA	; 0x8004fa <rtc_base+0x1>
    1902:	20 91 fb 04 	lds	r18, 0x04FB	; 0x8004fb <rtc_base+0x2>
    1906:	30 91 fc 04 	lds	r19, 0x04FC	; 0x8004fc <rtc_base+0x3>
    190a:	60 0f       	add	r22, r16
    190c:	71 1f       	adc	r23, r17
    190e:	82 1f       	adc	r24, r18
    1910:	93 1f       	adc	r25, r19
    1912:	1f 91       	pop	r17
    1914:	0f 91       	pop	r16
    1916:	0c 94 76 0b 	jmp	0x16ec	; 0x16ec <rtc_num2datestr>

0000191a <mem_cpy>:
    191a:	fb 01       	movw	r30, r22
    191c:	48 0f       	add	r20, r24
    191e:	59 1f       	adc	r21, r25
    1920:	84 17       	cp	r24, r20
    1922:	95 07       	cpc	r25, r21
    1924:	29 f0       	breq	.+10     	; 0x1930 <mem_cpy+0x16>
    1926:	21 91       	ld	r18, Z+
    1928:	dc 01       	movw	r26, r24
    192a:	2d 93       	st	X+, r18
    192c:	cd 01       	movw	r24, r26
    192e:	f8 cf       	rjmp	.-16     	; 0x1920 <mem_cpy+0x6>
    1930:	08 95       	ret

00001932 <mem_set>:
    1932:	48 0f       	add	r20, r24
    1934:	59 1f       	adc	r21, r25
    1936:	84 17       	cp	r24, r20
    1938:	95 07       	cpc	r25, r21
    193a:	21 f0       	breq	.+8      	; 0x1944 <mem_set+0x12>
    193c:	fc 01       	movw	r30, r24
    193e:	61 93       	st	Z+, r22
    1940:	cf 01       	movw	r24, r30
    1942:	f9 cf       	rjmp	.-14     	; 0x1936 <mem_set+0x4>
    1944:	08 95       	ret

00001946 <mem_cmp>:
    1946:	fb 01       	movw	r30, r22
    1948:	48 0f       	add	r20, r24
    194a:	59 1f       	adc	r21, r25
    194c:	84 17       	cp	r24, r20
    194e:	95 07       	cpc	r25, r21
    1950:	59 f0       	breq	.+22     	; 0x1968 <mem_cmp+0x22>
    1952:	dc 01       	movw	r26, r24
    1954:	3d 91       	ld	r19, X+
    1956:	cd 01       	movw	r24, r26
    1958:	21 91       	ld	r18, Z+
    195a:	32 17       	cp	r19, r18
    195c:	40 f0       	brcs	.+16     	; 0x196e <mem_cmp+0x28>
    195e:	23 17       	cp	r18, r19
    1960:	a8 f7       	brcc	.-22     	; 0x194c <mem_cmp+0x6>
    1962:	81 e0       	ldi	r24, 0x01	; 1
    1964:	90 e0       	ldi	r25, 0x00	; 0
    1966:	08 95       	ret
    1968:	80 e0       	ldi	r24, 0x00	; 0
    196a:	90 e0       	ldi	r25, 0x00	; 0
    196c:	08 95       	ret
    196e:	8f ef       	ldi	r24, 0xFF	; 255
    1970:	9f ef       	ldi	r25, 0xFF	; 255
    1972:	08 95       	ret

00001974 <str_cpy>:
    1974:	fc 01       	movw	r30, r24
    1976:	db 01       	movw	r26, r22
    1978:	8d 91       	ld	r24, X+
    197a:	bd 01       	movw	r22, r26
    197c:	88 23       	and	r24, r24
    197e:	11 f0       	breq	.+4      	; 0x1984 <str_cpy+0x10>
    1980:	81 93       	st	Z+, r24
    1982:	f9 cf       	rjmp	.-14     	; 0x1976 <str_cpy+0x2>
    1984:	10 82       	st	Z, r1
    1986:	08 95       	ret

00001988 <str_len>:
    1988:	fc 01       	movw	r30, r24
    198a:	9f 01       	movw	r18, r30
    198c:	28 1b       	sub	r18, r24
    198e:	39 0b       	sbc	r19, r25
    1990:	41 91       	ld	r20, Z+
    1992:	41 11       	cpse	r20, r1
    1994:	fa cf       	rjmp	.-12     	; 0x198a <str_len+0x2>
    1996:	c9 01       	movw	r24, r18
    1998:	08 95       	ret

0000199a <str_writeudec16>:
    199a:	9f 92       	push	r9
    199c:	af 92       	push	r10
    199e:	bf 92       	push	r11
    19a0:	cf 92       	push	r12
    19a2:	df 92       	push	r13
    19a4:	ef 92       	push	r14
    19a6:	ff 92       	push	r15
    19a8:	0f 93       	push	r16
    19aa:	1f 93       	push	r17
    19ac:	cf 93       	push	r28
    19ae:	df 93       	push	r29
    19b0:	00 d0       	rcall	.+0      	; 0x19b2 <str_writeudec16+0x18>
    19b2:	00 d0       	rcall	.+0      	; 0x19b4 <str_writeudec16+0x1a>
    19b4:	1f 92       	push	r1
    19b6:	cd b7       	in	r28, 0x3d	; 61
    19b8:	de b7       	in	r29, 0x3e	; 62
    19ba:	fc 01       	movw	r30, r24
    19bc:	6b 01       	movw	r12, r22
    19be:	9e 01       	movw	r18, r28
    19c0:	2f 5f       	subi	r18, 0xFF	; 255
    19c2:	3f 4f       	sbci	r19, 0xFF	; 255
    19c4:	8e 01       	movw	r16, r28
    19c6:	0a 5f       	subi	r16, 0xFA	; 250
    19c8:	1f 4f       	sbci	r17, 0xFF	; 255
    19ca:	ee 24       	eor	r14, r14
    19cc:	e3 94       	inc	r14
    19ce:	f1 2c       	mov	r15, r1
    19d0:	9a e0       	ldi	r25, 0x0A	; 10
    19d2:	99 2e       	mov	r9, r25
    19d4:	9e 9c       	mul	r9, r14
    19d6:	50 01       	movw	r10, r0
    19d8:	9f 9c       	mul	r9, r15
    19da:	b0 0c       	add	r11, r0
    19dc:	11 24       	eor	r1, r1
    19de:	c6 01       	movw	r24, r12
    19e0:	b5 01       	movw	r22, r10
    19e2:	0e 94 03 16 	call	0x2c06	; 0x2c06 <__udivmodhi4>
    19e6:	b7 01       	movw	r22, r14
    19e8:	0e 94 03 16 	call	0x2c06	; 0x2c06 <__udivmodhi4>
    19ec:	d9 01       	movw	r26, r18
    19ee:	6d 93       	st	X+, r22
    19f0:	9d 01       	movw	r18, r26
    19f2:	c6 1a       	sub	r12, r22
    19f4:	d1 08       	sbc	r13, r1
    19f6:	67 fd       	sbrc	r22, 7
    19f8:	d3 94       	inc	r13
    19fa:	75 01       	movw	r14, r10
    19fc:	a0 17       	cp	r26, r16
    19fe:	b1 07       	cpc	r27, r17
    1a00:	49 f7       	brne	.-46     	; 0x19d4 <str_writeudec16+0x3a>
    1a02:	60 e0       	ldi	r22, 0x00	; 0
    1a04:	70 e0       	ldi	r23, 0x00	; 0
    1a06:	84 e0       	ldi	r24, 0x04	; 4
    1a08:	90 e0       	ldi	r25, 0x00	; 0
    1a0a:	50 e0       	ldi	r21, 0x00	; 0
    1a0c:	d8 01       	movw	r26, r16
    1a0e:	2e 91       	ld	r18, -X
    1a10:	8d 01       	movw	r16, r26
    1a12:	21 11       	cpse	r18, r1
    1a14:	05 c0       	rjmp	.+10     	; 0x1a20 <str_writeudec16+0x86>
    1a16:	61 15       	cp	r22, r1
    1a18:	71 05       	cpc	r23, r1
    1a1a:	11 f4       	brne	.+4      	; 0x1a20 <str_writeudec16+0x86>
    1a1c:	00 97       	sbiw	r24, 0x00	; 0
    1a1e:	41 f4       	brne	.+16     	; 0x1a30 <str_writeudec16+0x96>
    1a20:	84 17       	cp	r24, r20
    1a22:	95 07       	cpc	r25, r21
    1a24:	2c f4       	brge	.+10     	; 0x1a30 <str_writeudec16+0x96>
    1a26:	20 5d       	subi	r18, 0xD0	; 208
    1a28:	21 93       	st	Z+, r18
    1a2a:	61 e0       	ldi	r22, 0x01	; 1
    1a2c:	70 e0       	ldi	r23, 0x00	; 0
    1a2e:	04 c0       	rjmp	.+8      	; 0x1a38 <str_writeudec16+0x9e>
    1a30:	84 17       	cp	r24, r20
    1a32:	95 07       	cpc	r25, r21
    1a34:	0c f4       	brge	.+2      	; 0x1a38 <str_writeudec16+0x9e>
    1a36:	31 96       	adiw	r30, 0x01	; 1
    1a38:	01 97       	sbiw	r24, 0x01	; 1
    1a3a:	40 f7       	brcc	.-48     	; 0x1a0c <str_writeudec16+0x72>
    1a3c:	0f 90       	pop	r0
    1a3e:	0f 90       	pop	r0
    1a40:	0f 90       	pop	r0
    1a42:	0f 90       	pop	r0
    1a44:	0f 90       	pop	r0
    1a46:	df 91       	pop	r29
    1a48:	cf 91       	pop	r28
    1a4a:	1f 91       	pop	r17
    1a4c:	0f 91       	pop	r16
    1a4e:	ff 90       	pop	r15
    1a50:	ef 90       	pop	r14
    1a52:	df 90       	pop	r13
    1a54:	cf 90       	pop	r12
    1a56:	bf 90       	pop	r11
    1a58:	af 90       	pop	r10
    1a5a:	9f 90       	pop	r9
    1a5c:	08 95       	ret

00001a5e <temp_init>:
    1a5e:	88 ec       	ldi	r24, 0xC8	; 200
    1a60:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
    1a64:	86 e8       	ldi	r24, 0x86	; 134
    1a66:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    1a6a:	08 95       	ret

00001a6c <temp_is_data_ready>:
    1a6c:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    1a70:	82 95       	swap	r24
    1a72:	86 95       	lsr	r24
    1a74:	86 95       	lsr	r24
    1a76:	83 70       	andi	r24, 0x03	; 3
    1a78:	91 e0       	ldi	r25, 0x01	; 1
    1a7a:	89 27       	eor	r24, r25
    1a7c:	81 70       	andi	r24, 0x01	; 1
    1a7e:	90 e0       	ldi	r25, 0x00	; 0
    1a80:	08 95       	ret

00001a82 <temp_start>:
    1a82:	ea e7       	ldi	r30, 0x7A	; 122
    1a84:	f0 e0       	ldi	r31, 0x00	; 0
    1a86:	80 81       	ld	r24, Z
    1a88:	80 64       	ori	r24, 0x40	; 64
    1a8a:	80 83       	st	Z, r24
    1a8c:	08 95       	ret

00001a8e <temp_get>:
    1a8e:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    1a92:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    1a96:	30 e0       	ldi	r19, 0x00	; 0
    1a98:	32 2f       	mov	r19, r18
    1a9a:	22 27       	eor	r18, r18
    1a9c:	a9 01       	movw	r20, r18
    1a9e:	33 0f       	add	r19, r19
    1aa0:	66 0b       	sbc	r22, r22
    1aa2:	77 0b       	sbc	r23, r23
    1aa4:	9a 01       	movw	r18, r20
    1aa6:	ab 01       	movw	r20, r22
    1aa8:	28 2b       	or	r18, r24
    1aaa:	a5 e6       	ldi	r26, 0x65	; 101
    1aac:	b0 e0       	ldi	r27, 0x00	; 0
    1aae:	0e 94 81 16 	call	0x2d02	; 0x2d02 <__muluhisi3>
    1ab2:	24 e6       	ldi	r18, 0x64	; 100
    1ab4:	30 e0       	ldi	r19, 0x00	; 0
    1ab6:	40 e0       	ldi	r20, 0x00	; 0
    1ab8:	50 e0       	ldi	r21, 0x00	; 0
    1aba:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <__divmodsi4>
    1abe:	da 01       	movw	r26, r20
    1ac0:	c9 01       	movw	r24, r18
    1ac2:	81 51       	subi	r24, 0x11	; 17
    1ac4:	91 40       	sbci	r25, 0x01	; 1
    1ac6:	a1 09       	sbc	r26, r1
    1ac8:	b1 09       	sbc	r27, r1
    1aca:	08 95       	ret

00001acc <__vector_11>:
    1acc:	1f 92       	push	r1
    1ace:	0f 92       	push	r0
    1ad0:	0f b6       	in	r0, 0x3f	; 63
    1ad2:	0f 92       	push	r0
    1ad4:	11 24       	eor	r1, r1
    1ad6:	8f 93       	push	r24
    1ad8:	9f 93       	push	r25
    1ada:	af 93       	push	r26
    1adc:	bf 93       	push	r27
    1ade:	80 91 4f 04 	lds	r24, 0x044F	; 0x80044f <timer1_count>
    1ae2:	90 91 50 04 	lds	r25, 0x0450	; 0x800450 <timer1_count+0x1>
    1ae6:	a0 91 51 04 	lds	r26, 0x0451	; 0x800451 <timer1_count+0x2>
    1aea:	b0 91 52 04 	lds	r27, 0x0452	; 0x800452 <timer1_count+0x3>
    1aee:	01 96       	adiw	r24, 0x01	; 1
    1af0:	a1 1d       	adc	r26, r1
    1af2:	b1 1d       	adc	r27, r1
    1af4:	80 93 4f 04 	sts	0x044F, r24	; 0x80044f <timer1_count>
    1af8:	90 93 50 04 	sts	0x0450, r25	; 0x800450 <timer1_count+0x1>
    1afc:	a0 93 51 04 	sts	0x0451, r26	; 0x800451 <timer1_count+0x2>
    1b00:	b0 93 52 04 	sts	0x0452, r27	; 0x800452 <timer1_count+0x3>
    1b04:	bf 91       	pop	r27
    1b06:	af 91       	pop	r26
    1b08:	9f 91       	pop	r25
    1b0a:	8f 91       	pop	r24
    1b0c:	0f 90       	pop	r0
    1b0e:	0f be       	out	0x3f, r0	; 63
    1b10:	0f 90       	pop	r0
    1b12:	1f 90       	pop	r1
    1b14:	18 95       	reti

00001b16 <timer1_init>:
    1b16:	83 e2       	ldi	r24, 0x23	; 35
    1b18:	94 ef       	ldi	r25, 0xF4	; 244
    1b1a:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
    1b1e:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
    1b22:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    1b26:	8c e0       	ldi	r24, 0x0C	; 12
    1b28:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
    1b2c:	78 94       	sei
    1b2e:	82 e0       	ldi	r24, 0x02	; 2
    1b30:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
    1b34:	08 95       	ret

00001b36 <timer1_get>:
    1b36:	2f b7       	in	r18, 0x3f	; 63
    1b38:	f8 94       	cli
    1b3a:	60 91 4f 04 	lds	r22, 0x044F	; 0x80044f <timer1_count>
    1b3e:	70 91 50 04 	lds	r23, 0x0450	; 0x800450 <timer1_count+0x1>
    1b42:	80 91 51 04 	lds	r24, 0x0451	; 0x800451 <timer1_count+0x2>
    1b46:	90 91 52 04 	lds	r25, 0x0452	; 0x800452 <timer1_count+0x3>
    1b4a:	2f bf       	out	0x3f, r18	; 63
    1b4c:	08 95       	ret

00001b4e <timer1_clear>:
    1b4e:	8f b7       	in	r24, 0x3f	; 63
    1b50:	f8 94       	cli
    1b52:	10 92 4f 04 	sts	0x044F, r1	; 0x80044f <timer1_count>
    1b56:	10 92 50 04 	sts	0x0450, r1	; 0x800450 <timer1_count+0x1>
    1b5a:	10 92 51 04 	sts	0x0451, r1	; 0x800451 <timer1_count+0x2>
    1b5e:	10 92 52 04 	sts	0x0452, r1	; 0x800452 <timer1_count+0x3>
    1b62:	8f bf       	out	0x3f, r24	; 63
    1b64:	08 95       	ret

00001b66 <uart_init>:
    1b66:	0e 94 d5 13 	call	0x27aa	; 0x27aa <serial_init>
    1b6a:	78 94       	sei
    1b6c:	08 95       	ret

00001b6e <uart_writechar>:
    1b6e:	0c 94 99 15 	jmp	0x2b32	; 0x2b32 <serial_writechar>

00001b72 <uart_writestr>:
    1b72:	cf 93       	push	r28
    1b74:	df 93       	push	r29
    1b76:	ec 01       	movw	r28, r24
    1b78:	89 91       	ld	r24, Y+
    1b7a:	88 23       	and	r24, r24
    1b7c:	19 f0       	breq	.+6      	; 0x1b84 <uart_writestr+0x12>
    1b7e:	0e 94 99 15 	call	0x2b32	; 0x2b32 <serial_writechar>
    1b82:	fa cf       	rjmp	.-12     	; 0x1b78 <uart_writestr+0x6>
    1b84:	df 91       	pop	r29
    1b86:	cf 91       	pop	r28
    1b88:	08 95       	ret

00001b8a <uart_writehex8>:
    1b8a:	cf 93       	push	r28
    1b8c:	c8 2f       	mov	r28, r24
    1b8e:	90 e0       	ldi	r25, 0x00	; 0
    1b90:	24 e0       	ldi	r18, 0x04	; 4
    1b92:	95 95       	asr	r25
    1b94:	87 95       	ror	r24
    1b96:	2a 95       	dec	r18
    1b98:	e1 f7       	brne	.-8      	; 0x1b92 <uart_writehex8+0x8>
    1b9a:	8a 30       	cpi	r24, 0x0A	; 10
    1b9c:	10 f4       	brcc	.+4      	; 0x1ba2 <uart_writehex8+0x18>
    1b9e:	80 5d       	subi	r24, 0xD0	; 208
    1ba0:	01 c0       	rjmp	.+2      	; 0x1ba4 <uart_writehex8+0x1a>
    1ba2:	89 5c       	subi	r24, 0xC9	; 201
    1ba4:	0e 94 99 15 	call	0x2b32	; 0x2b32 <serial_writechar>
    1ba8:	8c 2f       	mov	r24, r28
    1baa:	8f 70       	andi	r24, 0x0F	; 15
    1bac:	8a 30       	cpi	r24, 0x0A	; 10
    1bae:	10 f0       	brcs	.+4      	; 0x1bb4 <uart_writehex8+0x2a>
    1bb0:	89 5c       	subi	r24, 0xC9	; 201
    1bb2:	01 c0       	rjmp	.+2      	; 0x1bb6 <uart_writehex8+0x2c>
    1bb4:	80 5d       	subi	r24, 0xD0	; 208
    1bb6:	cf 91       	pop	r28
    1bb8:	0c 94 99 15 	jmp	0x2b32	; 0x2b32 <serial_writechar>

00001bbc <uart_writehex16>:
    1bbc:	cf 93       	push	r28
    1bbe:	c8 2f       	mov	r28, r24
    1bc0:	89 2f       	mov	r24, r25
    1bc2:	0e 94 c5 0d 	call	0x1b8a	; 0x1b8a <uart_writehex8>
    1bc6:	8c 2f       	mov	r24, r28
    1bc8:	cf 91       	pop	r28
    1bca:	0c 94 c5 0d 	jmp	0x1b8a	; 0x1b8a <uart_writehex8>

00001bce <uart_writedec32>:
    1bce:	2f 92       	push	r2
    1bd0:	3f 92       	push	r3
    1bd2:	4f 92       	push	r4
    1bd4:	5f 92       	push	r5
    1bd6:	6f 92       	push	r6
    1bd8:	7f 92       	push	r7
    1bda:	8f 92       	push	r8
    1bdc:	9f 92       	push	r9
    1bde:	af 92       	push	r10
    1be0:	bf 92       	push	r11
    1be2:	cf 92       	push	r12
    1be4:	df 92       	push	r13
    1be6:	ef 92       	push	r14
    1be8:	ff 92       	push	r15
    1bea:	0f 93       	push	r16
    1bec:	1f 93       	push	r17
    1bee:	cf 93       	push	r28
    1bf0:	df 93       	push	r29
    1bf2:	cd b7       	in	r28, 0x3d	; 61
    1bf4:	de b7       	in	r29, 0x3e	; 62
    1bf6:	63 97       	sbiw	r28, 0x13	; 19
    1bf8:	0f b6       	in	r0, 0x3f	; 63
    1bfa:	f8 94       	cli
    1bfc:	de bf       	out	0x3e, r29	; 62
    1bfe:	0f be       	out	0x3f, r0	; 63
    1c00:	cd bf       	out	0x3d, r28	; 61
    1c02:	6b 01       	movw	r12, r22
    1c04:	7c 01       	movw	r14, r24
    1c06:	97 ff       	sbrs	r25, 7
    1c08:	0d c0       	rjmp	.+26     	; 0x1c24 <uart_writedec32+0x56>
    1c0a:	f0 94       	com	r15
    1c0c:	e0 94       	com	r14
    1c0e:	d0 94       	com	r13
    1c10:	c0 94       	com	r12
    1c12:	c1 1c       	adc	r12, r1
    1c14:	d1 1c       	adc	r13, r1
    1c16:	e1 1c       	adc	r14, r1
    1c18:	f1 1c       	adc	r15, r1
    1c1a:	81 e0       	ldi	r24, 0x01	; 1
    1c1c:	90 e0       	ldi	r25, 0x00	; 0
    1c1e:	9b 8b       	std	Y+19, r25	; 0x13
    1c20:	8a 8b       	std	Y+18, r24	; 0x12
    1c22:	02 c0       	rjmp	.+4      	; 0x1c28 <uart_writedec32+0x5a>
    1c24:	1b 8a       	std	Y+19, r1	; 0x13
    1c26:	1a 8a       	std	Y+18, r1	; 0x12
    1c28:	fe 01       	movw	r30, r28
    1c2a:	31 96       	adiw	r30, 0x01	; 1
    1c2c:	5f 01       	movw	r10, r30
    1c2e:	8e 01       	movw	r16, r28
    1c30:	05 5f       	subi	r16, 0xF5	; 245
    1c32:	1f 4f       	sbci	r17, 0xFF	; 255
    1c34:	f9 8b       	std	Y+17, r31	; 0x11
    1c36:	e8 8b       	std	Y+16, r30	; 0x10
    1c38:	66 24       	eor	r6, r6
    1c3a:	63 94       	inc	r6
    1c3c:	71 2c       	mov	r7, r1
    1c3e:	81 2c       	mov	r8, r1
    1c40:	91 2c       	mov	r9, r1
    1c42:	aa e0       	ldi	r26, 0x0A	; 10
    1c44:	b0 e0       	ldi	r27, 0x00	; 0
    1c46:	93 01       	movw	r18, r6
    1c48:	a4 01       	movw	r20, r8
    1c4a:	0e 94 81 16 	call	0x2d02	; 0x2d02 <__muluhisi3>
    1c4e:	1b 01       	movw	r2, r22
    1c50:	2c 01       	movw	r4, r24
    1c52:	c7 01       	movw	r24, r14
    1c54:	b6 01       	movw	r22, r12
    1c56:	91 01       	movw	r18, r2
    1c58:	a2 01       	movw	r20, r4
    1c5a:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <__divmodsi4>
    1c5e:	93 01       	movw	r18, r6
    1c60:	a4 01       	movw	r20, r8
    1c62:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <__divmodsi4>
    1c66:	e8 89       	ldd	r30, Y+16	; 0x10
    1c68:	f9 89       	ldd	r31, Y+17	; 0x11
    1c6a:	21 93       	st	Z+, r18
    1c6c:	f9 8b       	std	Y+17, r31	; 0x11
    1c6e:	e8 8b       	std	Y+16, r30	; 0x10
    1c70:	82 2f       	mov	r24, r18
    1c72:	22 0f       	add	r18, r18
    1c74:	99 0b       	sbc	r25, r25
    1c76:	aa 0b       	sbc	r26, r26
    1c78:	bb 0b       	sbc	r27, r27
    1c7a:	c8 1a       	sub	r12, r24
    1c7c:	d9 0a       	sbc	r13, r25
    1c7e:	ea 0a       	sbc	r14, r26
    1c80:	fb 0a       	sbc	r15, r27
    1c82:	31 01       	movw	r6, r2
    1c84:	42 01       	movw	r8, r4
    1c86:	0e 17       	cp	r16, r30
    1c88:	1f 07       	cpc	r17, r31
    1c8a:	d9 f6       	brne	.-74     	; 0x1c42 <uart_writedec32+0x74>
    1c8c:	8a 89       	ldd	r24, Y+18	; 0x12
    1c8e:	9b 89       	ldd	r25, Y+19	; 0x13
    1c90:	89 2b       	or	r24, r25
    1c92:	19 f0       	breq	.+6      	; 0x1c9a <uart_writedec32+0xcc>
    1c94:	8d e2       	ldi	r24, 0x2D	; 45
    1c96:	0e 94 99 15 	call	0x2b32	; 0x2b32 <serial_writechar>
    1c9a:	20 e0       	ldi	r18, 0x00	; 0
    1c9c:	30 e0       	ldi	r19, 0x00	; 0
    1c9e:	f8 01       	movw	r30, r16
    1ca0:	82 91       	ld	r24, -Z
    1ca2:	8f 01       	movw	r16, r30
    1ca4:	81 11       	cpse	r24, r1
    1ca6:	06 c0       	rjmp	.+12     	; 0x1cb4 <uart_writedec32+0xe6>
    1ca8:	21 15       	cp	r18, r1
    1caa:	31 05       	cpc	r19, r1
    1cac:	19 f4       	brne	.+6      	; 0x1cb4 <uart_writedec32+0xe6>
    1cae:	ea 15       	cp	r30, r10
    1cb0:	fb 05       	cpc	r31, r11
    1cb2:	29 f4       	brne	.+10     	; 0x1cbe <uart_writedec32+0xf0>
    1cb4:	80 5d       	subi	r24, 0xD0	; 208
    1cb6:	0e 94 99 15 	call	0x2b32	; 0x2b32 <serial_writechar>
    1cba:	21 e0       	ldi	r18, 0x01	; 1
    1cbc:	30 e0       	ldi	r19, 0x00	; 0
    1cbe:	0a 15       	cp	r16, r10
    1cc0:	1b 05       	cpc	r17, r11
    1cc2:	69 f7       	brne	.-38     	; 0x1c9e <uart_writedec32+0xd0>
    1cc4:	63 96       	adiw	r28, 0x13	; 19
    1cc6:	0f b6       	in	r0, 0x3f	; 63
    1cc8:	f8 94       	cli
    1cca:	de bf       	out	0x3e, r29	; 62
    1ccc:	0f be       	out	0x3f, r0	; 63
    1cce:	cd bf       	out	0x3d, r28	; 61
    1cd0:	df 91       	pop	r29
    1cd2:	cf 91       	pop	r28
    1cd4:	1f 91       	pop	r17
    1cd6:	0f 91       	pop	r16
    1cd8:	ff 90       	pop	r15
    1cda:	ef 90       	pop	r14
    1cdc:	df 90       	pop	r13
    1cde:	cf 90       	pop	r12
    1ce0:	bf 90       	pop	r11
    1ce2:	af 90       	pop	r10
    1ce4:	9f 90       	pop	r9
    1ce6:	8f 90       	pop	r8
    1ce8:	7f 90       	pop	r7
    1cea:	6f 90       	pop	r6
    1cec:	5f 90       	pop	r5
    1cee:	4f 90       	pop	r4
    1cf0:	3f 90       	pop	r3
    1cf2:	2f 90       	pop	r2
    1cf4:	08 95       	ret

00001cf6 <uart_is_connected>:
    1cf6:	0c 94 6f 15 	jmp	0x2ade	; 0x2ade <serial_isconnected>

00001cfa <uart_is_packet_available>:
    1cfa:	0c 94 96 15 	jmp	0x2b2c	; 0x2b2c <serial_is_packet_ready>

00001cfe <uart_readpacket>:
    1cfe:	ff 92       	push	r15
    1d00:	0f 93       	push	r16
    1d02:	1f 93       	push	r17
    1d04:	cf 93       	push	r28
    1d06:	df 93       	push	r29
    1d08:	ec 01       	movw	r28, r24
    1d0a:	06 2f       	mov	r16, r22
    1d0c:	f7 2e       	mov	r15, r23
    1d0e:	18 82       	st	Y, r1
    1d10:	0e 94 6f 15 	call	0x2ade	; 0x2ade <serial_isconnected>
    1d14:	10 e0       	ldi	r17, 0x00	; 0
    1d16:	88 23       	and	r24, r24
    1d18:	d9 f0       	breq	.+54     	; 0x1d50 <uart_readpacket+0x52>
    1d1a:	0e 94 43 15 	call	0x2a86	; 0x2a86 <serial_rxchars>
    1d1e:	88 23       	and	r24, r24
    1d20:	b9 f0       	breq	.+46     	; 0x1d50 <uart_readpacket+0x52>
    1d22:	0e 94 4a 15 	call	0x2a94	; 0x2a94 <serial_popchar>
    1d26:	80 32       	cpi	r24, 0x20	; 32
    1d28:	10 f0       	brcs	.+4      	; 0x1d2e <uart_readpacket+0x30>
    1d2a:	89 93       	st	Y+, r24
    1d2c:	1f 5f       	subi	r17, 0xFF	; 255
    1d2e:	e0 2f       	mov	r30, r16
    1d30:	ff 2d       	mov	r31, r15
    1d32:	48 2f       	mov	r20, r24
    1d34:	50 e0       	ldi	r21, 0x00	; 0
    1d36:	21 91       	ld	r18, Z+
    1d38:	22 23       	and	r18, r18
    1d3a:	39 f0       	breq	.+14     	; 0x1d4a <uart_readpacket+0x4c>
    1d3c:	02 2e       	mov	r0, r18
    1d3e:	00 0c       	add	r0, r0
    1d40:	33 0b       	sbc	r19, r19
    1d42:	42 17       	cp	r20, r18
    1d44:	53 07       	cpc	r21, r19
    1d46:	b9 f7       	brne	.-18     	; 0x1d36 <uart_readpacket+0x38>
    1d48:	02 c0       	rjmp	.+4      	; 0x1d4e <uart_readpacket+0x50>
    1d4a:	8d 30       	cpi	r24, 0x0D	; 13
    1d4c:	51 f7       	brne	.-44     	; 0x1d22 <uart_readpacket+0x24>
    1d4e:	18 82       	st	Y, r1
    1d50:	81 2f       	mov	r24, r17
    1d52:	df 91       	pop	r29
    1d54:	cf 91       	pop	r28
    1d56:	1f 91       	pop	r17
    1d58:	0f 91       	pop	r16
    1d5a:	ff 90       	pop	r15
    1d5c:	08 95       	ret

00001d5e <uart_writeip>:
    1d5e:	0f 93       	push	r16
    1d60:	1f 93       	push	r17
    1d62:	cf 93       	push	r28
    1d64:	df 93       	push	r29
    1d66:	8c 01       	movw	r16, r24
    1d68:	ec 01       	movw	r28, r24
    1d6a:	69 91       	ld	r22, Y+
    1d6c:	70 e0       	ldi	r23, 0x00	; 0
    1d6e:	80 e0       	ldi	r24, 0x00	; 0
    1d70:	90 e0       	ldi	r25, 0x00	; 0
    1d72:	0e 94 e7 0d 	call	0x1bce	; 0x1bce <uart_writedec32>
    1d76:	0c 5f       	subi	r16, 0xFC	; 252
    1d78:	1f 4f       	sbci	r17, 0xFF	; 255
    1d7a:	8e e2       	ldi	r24, 0x2E	; 46
    1d7c:	0e 94 99 15 	call	0x2b32	; 0x2b32 <serial_writechar>
    1d80:	69 91       	ld	r22, Y+
    1d82:	70 e0       	ldi	r23, 0x00	; 0
    1d84:	80 e0       	ldi	r24, 0x00	; 0
    1d86:	90 e0       	ldi	r25, 0x00	; 0
    1d88:	0e 94 e7 0d 	call	0x1bce	; 0x1bce <uart_writedec32>
    1d8c:	c0 17       	cp	r28, r16
    1d8e:	d1 07       	cpc	r29, r17
    1d90:	a1 f7       	brne	.-24     	; 0x1d7a <uart_writeip+0x1c>
    1d92:	8f ef       	ldi	r24, 0xFF	; 255
    1d94:	91 e0       	ldi	r25, 0x01	; 1
    1d96:	df 91       	pop	r29
    1d98:	cf 91       	pop	r28
    1d9a:	1f 91       	pop	r17
    1d9c:	0f 91       	pop	r16
    1d9e:	0c 94 b9 0d 	jmp	0x1b72	; 0x1b72 <uart_writestr>

00001da2 <write_packet_string>:
    1da2:	cf 93       	push	r28
    1da4:	df 93       	push	r29
    1da6:	ec 01       	movw	r28, r24
    1da8:	82 e2       	ldi	r24, 0x22	; 34
    1daa:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    1dae:	ce 01       	movw	r24, r28
    1db0:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    1db4:	82 e2       	ldi	r24, 0x22	; 34
    1db6:	df 91       	pop	r29
    1db8:	cf 91       	pop	r28
    1dba:	0c 94 b7 0d 	jmp	0x1b6e	; 0x1b6e <uart_writechar>

00001dbe <send_error_response>:
    1dbe:	88 ef       	ldi	r24, 0xF8	; 248
    1dc0:	91 e0       	ldi	r25, 0x01	; 1
    1dc2:	0c 94 b9 0d 	jmp	0x1b72	; 0x1b72 <uart_writestr>

00001dc6 <strtoi.constprop.2>:
    1dc6:	dc 01       	movw	r26, r24
    1dc8:	80 91 53 04 	lds	r24, 0x0453	; 0x800453 <packet_buf>
    1dcc:	8d 32       	cpi	r24, 0x2D	; 45
    1dce:	29 f4       	brne	.+10     	; 0x1dda <strtoi.constprop.2+0x14>
    1dd0:	8f ef       	ldi	r24, 0xFF	; 255
    1dd2:	9f ef       	ldi	r25, 0xFF	; 255
    1dd4:	e4 e5       	ldi	r30, 0x54	; 84
    1dd6:	f4 e0       	ldi	r31, 0x04	; 4
    1dd8:	04 c0       	rjmp	.+8      	; 0x1de2 <strtoi.constprop.2+0x1c>
    1dda:	81 e0       	ldi	r24, 0x01	; 1
    1ddc:	90 e0       	ldi	r25, 0x00	; 0
    1dde:	e3 e5       	ldi	r30, 0x53	; 83
    1de0:	f4 e0       	ldi	r31, 0x04	; 4
    1de2:	11 96       	adiw	r26, 0x01	; 1
    1de4:	1c 92       	st	X, r1
    1de6:	1e 92       	st	-X, r1
    1de8:	6a e0       	ldi	r22, 0x0A	; 10
    1dea:	40 81       	ld	r20, Z
    1dec:	2d 91       	ld	r18, X+
    1dee:	3c 91       	ld	r19, X
    1df0:	11 97       	sbiw	r26, 0x01	; 1
    1df2:	44 23       	and	r20, r20
    1df4:	c1 f0       	breq	.+48     	; 0x1e26 <strtoi.constprop.2+0x60>
    1df6:	62 9f       	mul	r22, r18
    1df8:	a0 01       	movw	r20, r0
    1dfa:	63 9f       	mul	r22, r19
    1dfc:	50 0d       	add	r21, r0
    1dfe:	11 24       	eor	r1, r1
    1e00:	11 96       	adiw	r26, 0x01	; 1
    1e02:	5c 93       	st	X, r21
    1e04:	4e 93       	st	-X, r20
    1e06:	21 91       	ld	r18, Z+
    1e08:	30 ed       	ldi	r19, 0xD0	; 208
    1e0a:	32 0f       	add	r19, r18
    1e0c:	3a 30       	cpi	r19, 0x0A	; 10
    1e0e:	b8 f4       	brcc	.+46     	; 0x1e3e <strtoi.constprop.2+0x78>
    1e10:	02 2e       	mov	r0, r18
    1e12:	00 0c       	add	r0, r0
    1e14:	33 0b       	sbc	r19, r19
    1e16:	20 53       	subi	r18, 0x30	; 48
    1e18:	31 09       	sbc	r19, r1
    1e1a:	24 0f       	add	r18, r20
    1e1c:	35 1f       	adc	r19, r21
    1e1e:	11 96       	adiw	r26, 0x01	; 1
    1e20:	3c 93       	st	X, r19
    1e22:	2e 93       	st	-X, r18
    1e24:	e2 cf       	rjmp	.-60     	; 0x1dea <strtoi.constprop.2+0x24>
    1e26:	28 9f       	mul	r18, r24
    1e28:	a0 01       	movw	r20, r0
    1e2a:	29 9f       	mul	r18, r25
    1e2c:	50 0d       	add	r21, r0
    1e2e:	38 9f       	mul	r19, r24
    1e30:	50 0d       	add	r21, r0
    1e32:	11 24       	eor	r1, r1
    1e34:	4d 93       	st	X+, r20
    1e36:	5c 93       	st	X, r21
    1e38:	81 e0       	ldi	r24, 0x01	; 1
    1e3a:	90 e0       	ldi	r25, 0x00	; 0
    1e3c:	08 95       	ret
    1e3e:	80 e0       	ldi	r24, 0x00	; 0
    1e40:	90 e0       	ldi	r25, 0x00	; 0
    1e42:	08 95       	ret

00001e44 <uartsocket_writechar>:
    1e44:	0c 94 b7 0d 	jmp	0x1b6e	; 0x1b6e <uart_writechar>

00001e48 <uartsocket_writestr>:
    1e48:	0c 94 b9 0d 	jmp	0x1b72	; 0x1b72 <uart_writestr>

00001e4c <uartsocket_writehex8>:
    1e4c:	0c 94 c5 0d 	jmp	0x1b8a	; 0x1b8a <uart_writehex8>

00001e50 <uartsocket_writehex16>:
    1e50:	0c 94 de 0d 	jmp	0x1bbc	; 0x1bbc <uart_writehex16>

00001e54 <uartsocket_writedec32>:
    1e54:	0c 94 e7 0d 	jmp	0x1bce	; 0x1bce <uart_writedec32>

00001e58 <uartsocket_is_connected>:
    1e58:	0c 94 6f 15 	jmp	0x2ade	; 0x2ade <serial_isconnected>

00001e5c <uartsocket_is_packet_available>:
    1e5c:	0c 94 96 15 	jmp	0x2b2c	; 0x2b2c <serial_is_packet_ready>

00001e60 <uartsocket_readpacket>:
    1e60:	ff 92       	push	r15
    1e62:	0f 93       	push	r16
    1e64:	1f 93       	push	r17
    1e66:	cf 93       	push	r28
    1e68:	df 93       	push	r29
    1e6a:	ec 01       	movw	r28, r24
    1e6c:	06 2f       	mov	r16, r22
    1e6e:	f7 2e       	mov	r15, r23
    1e70:	18 82       	st	Y, r1
    1e72:	0e 94 6f 15 	call	0x2ade	; 0x2ade <serial_isconnected>
    1e76:	10 e0       	ldi	r17, 0x00	; 0
    1e78:	88 23       	and	r24, r24
    1e7a:	d9 f0       	breq	.+54     	; 0x1eb2 <uartsocket_readpacket+0x52>
    1e7c:	0e 94 43 15 	call	0x2a86	; 0x2a86 <serial_rxchars>
    1e80:	88 23       	and	r24, r24
    1e82:	b9 f0       	breq	.+46     	; 0x1eb2 <uartsocket_readpacket+0x52>
    1e84:	0e 94 4a 15 	call	0x2a94	; 0x2a94 <serial_popchar>
    1e88:	80 32       	cpi	r24, 0x20	; 32
    1e8a:	10 f0       	brcs	.+4      	; 0x1e90 <uartsocket_readpacket+0x30>
    1e8c:	89 93       	st	Y+, r24
    1e8e:	1f 5f       	subi	r17, 0xFF	; 255
    1e90:	e0 2f       	mov	r30, r16
    1e92:	ff 2d       	mov	r31, r15
    1e94:	48 2f       	mov	r20, r24
    1e96:	50 e0       	ldi	r21, 0x00	; 0
    1e98:	21 91       	ld	r18, Z+
    1e9a:	22 23       	and	r18, r18
    1e9c:	39 f0       	breq	.+14     	; 0x1eac <uartsocket_readpacket+0x4c>
    1e9e:	02 2e       	mov	r0, r18
    1ea0:	00 0c       	add	r0, r0
    1ea2:	33 0b       	sbc	r19, r19
    1ea4:	42 17       	cp	r20, r18
    1ea6:	53 07       	cpc	r21, r19
    1ea8:	b9 f7       	brne	.-18     	; 0x1e98 <uartsocket_readpacket+0x38>
    1eaa:	02 c0       	rjmp	.+4      	; 0x1eb0 <uartsocket_readpacket+0x50>
    1eac:	8d 30       	cpi	r24, 0x0D	; 13
    1eae:	51 f7       	brne	.-44     	; 0x1e84 <uartsocket_readpacket+0x24>
    1eb0:	18 82       	st	Y, r1
    1eb2:	81 2f       	mov	r24, r17
    1eb4:	df 91       	pop	r29
    1eb6:	cf 91       	pop	r28
    1eb8:	1f 91       	pop	r17
    1eba:	0f 91       	pop	r16
    1ebc:	ff 90       	pop	r15
    1ebe:	08 95       	ret

00001ec0 <flush_packet>:
    1ec0:	62 e0       	ldi	r22, 0x02	; 2
    1ec2:	72 e0       	ldi	r23, 0x02	; 2
    1ec4:	83 e5       	ldi	r24, 0x53	; 83
    1ec6:	94 e0       	ldi	r25, 0x04	; 4
    1ec8:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    1ecc:	88 23       	and	r24, r24
    1ece:	49 f0       	breq	.+18     	; 0x1ee2 <flush_packet+0x22>
    1ed0:	e8 2f       	mov	r30, r24
    1ed2:	f0 e0       	ldi	r31, 0x00	; 0
    1ed4:	ee 5a       	subi	r30, 0xAE	; 174
    1ed6:	fb 4f       	sbci	r31, 0xFB	; 251
    1ed8:	80 81       	ld	r24, Z
    1eda:	8f 32       	cpi	r24, 0x2F	; 47
    1edc:	89 f3       	breq	.-30     	; 0x1ec0 <flush_packet>
    1ede:	80 32       	cpi	r24, 0x20	; 32
    1ee0:	79 f3       	breq	.-34     	; 0x1ec0 <flush_packet>
    1ee2:	08 95       	ret

00001ee4 <parse_and_send_response>:
    1ee4:	0f 93       	push	r16
    1ee6:	1f 93       	push	r17
    1ee8:	cf 93       	push	r28
    1eea:	df 93       	push	r29
    1eec:	00 d0       	rcall	.+0      	; 0x1eee <parse_and_send_response+0xa>
    1eee:	00 d0       	rcall	.+0      	; 0x1ef0 <parse_and_send_response+0xc>
    1ef0:	1f 92       	push	r1
    1ef2:	cd b7       	in	r28, 0x3d	; 61
    1ef4:	de b7       	in	r29, 0x3e	; 62
    1ef6:	62 e0       	ldi	r22, 0x02	; 2
    1ef8:	72 e0       	ldi	r23, 0x02	; 2
    1efa:	83 e5       	ldi	r24, 0x53	; 83
    1efc:	94 e0       	ldi	r25, 0x04	; 4
    1efe:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    1f02:	65 e0       	ldi	r22, 0x05	; 5
    1f04:	72 e0       	ldi	r23, 0x02	; 2
    1f06:	83 e5       	ldi	r24, 0x53	; 83
    1f08:	94 e0       	ldi	r25, 0x04	; 4
    1f0a:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    1f0e:	89 2b       	or	r24, r25
    1f10:	09 f0       	breq	.+2      	; 0x1f14 <parse_and_send_response+0x30>
    1f12:	bb c1       	rjmp	.+886    	; 0x228a <parse_and_send_response+0x3a6>
    1f14:	62 e0       	ldi	r22, 0x02	; 2
    1f16:	72 e0       	ldi	r23, 0x02	; 2
    1f18:	83 e5       	ldi	r24, 0x53	; 83
    1f1a:	94 e0       	ldi	r25, 0x04	; 4
    1f1c:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    1f20:	60 e8       	ldi	r22, 0x80	; 128
    1f22:	73 e0       	ldi	r23, 0x03	; 3
    1f24:	83 e5       	ldi	r24, 0x53	; 83
    1f26:	94 e0       	ldi	r25, 0x04	; 4
    1f28:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    1f2c:	89 2b       	or	r24, r25
    1f2e:	09 f0       	breq	.+2      	; 0x1f32 <parse_and_send_response+0x4e>
    1f30:	81 c2       	rjmp	.+1282   	; 0x2434 <parse_and_send_response+0x550>
    1f32:	62 e0       	ldi	r22, 0x02	; 2
    1f34:	72 e0       	ldi	r23, 0x02	; 2
    1f36:	83 e5       	ldi	r24, 0x53	; 83
    1f38:	94 e0       	ldi	r25, 0x04	; 4
    1f3a:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    1f3e:	6a e0       	ldi	r22, 0x0A	; 10
    1f40:	72 e0       	ldi	r23, 0x02	; 2
    1f42:	83 e5       	ldi	r24, 0x53	; 83
    1f44:	94 e0       	ldi	r25, 0x04	; 4
    1f46:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    1f4a:	89 2b       	or	r24, r25
    1f4c:	09 f0       	breq	.+2      	; 0x1f50 <parse_and_send_response+0x6c>
    1f4e:	72 c2       	rjmp	.+1252   	; 0x2434 <parse_and_send_response+0x550>
    1f50:	8d e1       	ldi	r24, 0x1D	; 29
    1f52:	93 e0       	ldi	r25, 0x03	; 3
    1f54:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    1f58:	8f ef       	ldi	r24, 0xFF	; 255
    1f5a:	91 e0       	ldi	r25, 0x01	; 1
    1f5c:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    1f60:	81 e1       	ldi	r24, 0x11	; 17
    1f62:	92 e0       	ldi	r25, 0x02	; 2
    1f64:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    1f68:	8f ef       	ldi	r24, 0xFF	; 255
    1f6a:	91 e0       	ldi	r25, 0x01	; 1
    1f6c:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    1f70:	8b e1       	ldi	r24, 0x1B	; 27
    1f72:	92 e0       	ldi	r25, 0x02	; 2
    1f74:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    1f78:	81 e0       	ldi	r24, 0x01	; 1
    1f7a:	95 e0       	ldi	r25, 0x05	; 5
    1f7c:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <write_packet_string>
    1f80:	8c e2       	ldi	r24, 0x2C	; 44
    1f82:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    1f86:	8f ef       	ldi	r24, 0xFF	; 255
    1f88:	91 e0       	ldi	r25, 0x01	; 1
    1f8a:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    1f8e:	88 e2       	ldi	r24, 0x28	; 40
    1f90:	92 e0       	ldi	r25, 0x02	; 2
    1f92:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    1f96:	8d e0       	ldi	r24, 0x0D	; 13
    1f98:	95 e0       	ldi	r25, 0x05	; 5
    1f9a:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <write_packet_string>
    1f9e:	8c e2       	ldi	r24, 0x2C	; 44
    1fa0:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    1fa4:	8f ef       	ldi	r24, 0xFF	; 255
    1fa6:	91 e0       	ldi	r25, 0x01	; 1
    1fa8:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    1fac:	8c e3       	ldi	r24, 0x3C	; 60
    1fae:	92 e0       	ldi	r25, 0x02	; 2
    1fb0:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    1fb4:	89 e1       	ldi	r24, 0x19	; 25
    1fb6:	95 e0       	ldi	r25, 0x05	; 5
    1fb8:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <write_packet_string>
    1fbc:	8c e2       	ldi	r24, 0x2C	; 44
    1fbe:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    1fc2:	8f ef       	ldi	r24, 0xFF	; 255
    1fc4:	91 e0       	ldi	r25, 0x01	; 1
    1fc6:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    1fca:	81 e5       	ldi	r24, 0x51	; 81
    1fcc:	92 e0       	ldi	r25, 0x02	; 2
    1fce:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    1fd2:	60 91 25 05 	lds	r22, 0x0525	; 0x800525 <vpd+0x28>
    1fd6:	70 91 26 05 	lds	r23, 0x0526	; 0x800526 <vpd+0x29>
    1fda:	80 91 27 05 	lds	r24, 0x0527	; 0x800527 <vpd+0x2a>
    1fde:	90 91 28 05 	lds	r25, 0x0528	; 0x800528 <vpd+0x2b>
    1fe2:	0e 94 76 0b 	call	0x16ec	; 0x16ec <rtc_num2datestr>
    1fe6:	8c 01       	movw	r16, r24
    1fe8:	fc 01       	movw	r30, r24
    1fea:	12 86       	std	Z+10, r1	; 0x0a
    1fec:	82 e2       	ldi	r24, 0x22	; 34
    1fee:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    1ff2:	c8 01       	movw	r24, r16
    1ff4:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    1ff8:	82 e2       	ldi	r24, 0x22	; 34
    1ffa:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    1ffe:	8c e2       	ldi	r24, 0x2C	; 44
    2000:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    2004:	8f ef       	ldi	r24, 0xFF	; 255
    2006:	91 e0       	ldi	r25, 0x01	; 1
    2008:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    200c:	89 e6       	ldi	r24, 0x69	; 105
    200e:	92 e0       	ldi	r25, 0x02	; 2
    2010:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2014:	80 91 29 05 	lds	r24, 0x0529	; 0x800529 <vpd+0x2c>
    2018:	0e 94 c5 0d 	call	0x1b8a	; 0x1b8a <uart_writehex8>
    201c:	0a e2       	ldi	r16, 0x2A	; 42
    201e:	15 e0       	ldi	r17, 0x05	; 5
    2020:	8a e3       	ldi	r24, 0x3A	; 58
    2022:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    2026:	f8 01       	movw	r30, r16
    2028:	81 91       	ld	r24, Z+
    202a:	8f 01       	movw	r16, r30
    202c:	0e 94 c5 0d 	call	0x1b8a	; 0x1b8a <uart_writehex8>
    2030:	f5 e0       	ldi	r31, 0x05	; 5
    2032:	0f 32       	cpi	r16, 0x2F	; 47
    2034:	1f 07       	cpc	r17, r31
    2036:	a1 f7       	brne	.-24     	; 0x2020 <parse_and_send_response+0x13c>
    2038:	8d e7       	ldi	r24, 0x7D	; 125
    203a:	92 e0       	ldi	r25, 0x02	; 2
    203c:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2040:	8f ef       	ldi	r24, 0xFF	; 255
    2042:	91 e0       	ldi	r25, 0x01	; 1
    2044:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2048:	80 e8       	ldi	r24, 0x80	; 128
    204a:	92 e0       	ldi	r25, 0x02	; 2
    204c:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2050:	8f e2       	ldi	r24, 0x2F	; 47
    2052:	95 e0       	ldi	r25, 0x05	; 5
    2054:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <write_packet_string>
    2058:	8f ef       	ldi	r24, 0xFF	; 255
    205a:	91 e0       	ldi	r25, 0x01	; 1
    205c:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2060:	80 e4       	ldi	r24, 0x40	; 64
    2062:	93 e0       	ldi	r25, 0x03	; 3
    2064:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2068:	8f ef       	ldi	r24, 0xFF	; 255
    206a:	91 e0       	ldi	r25, 0x01	; 1
    206c:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2070:	84 e9       	ldi	r24, 0x94	; 148
    2072:	92 e0       	ldi	r25, 0x02	; 2
    2074:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2078:	60 91 a6 04 	lds	r22, 0x04A6	; 0x8004a6 <config+0x4>
    207c:	70 91 a7 04 	lds	r23, 0x04A7	; 0x8004a7 <config+0x5>
    2080:	07 2e       	mov	r0, r23
    2082:	00 0c       	add	r0, r0
    2084:	88 0b       	sbc	r24, r24
    2086:	99 0b       	sbc	r25, r25
    2088:	0e 94 e7 0d 	call	0x1bce	; 0x1bce <uart_writedec32>
    208c:	8c e2       	ldi	r24, 0x2C	; 44
    208e:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    2092:	8f ef       	ldi	r24, 0xFF	; 255
    2094:	91 e0       	ldi	r25, 0x01	; 1
    2096:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    209a:	82 ea       	ldi	r24, 0xA2	; 162
    209c:	92 e0       	ldi	r25, 0x02	; 2
    209e:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    20a2:	60 91 a8 04 	lds	r22, 0x04A8	; 0x8004a8 <config+0x6>
    20a6:	70 91 a9 04 	lds	r23, 0x04A9	; 0x8004a9 <config+0x7>
    20aa:	07 2e       	mov	r0, r23
    20ac:	00 0c       	add	r0, r0
    20ae:	88 0b       	sbc	r24, r24
    20b0:	99 0b       	sbc	r25, r25
    20b2:	0e 94 e7 0d 	call	0x1bce	; 0x1bce <uart_writedec32>
    20b6:	8c e2       	ldi	r24, 0x2C	; 44
    20b8:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    20bc:	8f ef       	ldi	r24, 0xFF	; 255
    20be:	91 e0       	ldi	r25, 0x01	; 1
    20c0:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    20c4:	80 eb       	ldi	r24, 0xB0	; 176
    20c6:	92 e0       	ldi	r25, 0x02	; 2
    20c8:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    20cc:	60 91 aa 04 	lds	r22, 0x04AA	; 0x8004aa <config+0x8>
    20d0:	70 91 ab 04 	lds	r23, 0x04AB	; 0x8004ab <config+0x9>
    20d4:	07 2e       	mov	r0, r23
    20d6:	00 0c       	add	r0, r0
    20d8:	88 0b       	sbc	r24, r24
    20da:	99 0b       	sbc	r25, r25
    20dc:	0e 94 e7 0d 	call	0x1bce	; 0x1bce <uart_writedec32>
    20e0:	8c e2       	ldi	r24, 0x2C	; 44
    20e2:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    20e6:	8f ef       	ldi	r24, 0xFF	; 255
    20e8:	91 e0       	ldi	r25, 0x01	; 1
    20ea:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    20ee:	8e eb       	ldi	r24, 0xBE	; 190
    20f0:	92 e0       	ldi	r25, 0x02	; 2
    20f2:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    20f6:	60 91 ac 04 	lds	r22, 0x04AC	; 0x8004ac <config+0xa>
    20fa:	70 91 ad 04 	lds	r23, 0x04AD	; 0x8004ad <config+0xb>
    20fe:	07 2e       	mov	r0, r23
    2100:	00 0c       	add	r0, r0
    2102:	88 0b       	sbc	r24, r24
    2104:	99 0b       	sbc	r25, r25
    2106:	0e 94 e7 0d 	call	0x1bce	; 0x1bce <uart_writedec32>
    210a:	8c e2       	ldi	r24, 0x2C	; 44
    210c:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    2110:	8f ef       	ldi	r24, 0xFF	; 255
    2112:	91 e0       	ldi	r25, 0x01	; 1
    2114:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2118:	8c ec       	ldi	r24, 0xCC	; 204
    211a:	92 e0       	ldi	r25, 0x02	; 2
    211c:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2120:	60 91 00 01 	lds	r22, 0x0100	; 0x800100 <__data_start>
    2124:	70 91 01 01 	lds	r23, 0x0101	; 0x800101 <__data_start+0x1>
    2128:	07 2e       	mov	r0, r23
    212a:	00 0c       	add	r0, r0
    212c:	88 0b       	sbc	r24, r24
    212e:	99 0b       	sbc	r25, r25
    2130:	0e 94 e7 0d 	call	0x1bce	; 0x1bce <uart_writedec32>
    2134:	8c e2       	ldi	r24, 0x2C	; 44
    2136:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    213a:	8f ef       	ldi	r24, 0xFF	; 255
    213c:	91 e0       	ldi	r25, 0x01	; 1
    213e:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2142:	8d ed       	ldi	r24, 0xDD	; 221
    2144:	92 e0       	ldi	r25, 0x02	; 2
    2146:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    214a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
    214e:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
    2152:	20 91 a6 04 	lds	r18, 0x04A6	; 0x8004a6 <config+0x4>
    2156:	30 91 a7 04 	lds	r19, 0x04A7	; 0x8004a7 <config+0x5>
    215a:	82 17       	cp	r24, r18
    215c:	93 07       	cpc	r25, r19
    215e:	1c f0       	brlt	.+6      	; 0x2166 <parse_and_send_response+0x282>
    2160:	88 ee       	ldi	r24, 0xE8	; 232
    2162:	92 e0       	ldi	r25, 0x02	; 2
    2164:	20 c0       	rjmp	.+64     	; 0x21a6 <parse_and_send_response+0x2c2>
    2166:	20 91 a8 04 	lds	r18, 0x04A8	; 0x8004a8 <config+0x6>
    216a:	30 91 a9 04 	lds	r19, 0x04A9	; 0x8004a9 <config+0x7>
    216e:	82 17       	cp	r24, r18
    2170:	93 07       	cpc	r25, r19
    2172:	1c f0       	brlt	.+6      	; 0x217a <parse_and_send_response+0x296>
    2174:	80 ef       	ldi	r24, 0xF0	; 240
    2176:	92 e0       	ldi	r25, 0x02	; 2
    2178:	16 c0       	rjmp	.+44     	; 0x21a6 <parse_and_send_response+0x2c2>
    217a:	20 91 ac 04 	lds	r18, 0x04AC	; 0x8004ac <config+0xa>
    217e:	30 91 ad 04 	lds	r19, 0x04AD	; 0x8004ad <config+0xb>
    2182:	28 17       	cp	r18, r24
    2184:	39 07       	cpc	r19, r25
    2186:	1c f4       	brge	.+6      	; 0x218e <parse_and_send_response+0x2aa>
    2188:	88 ef       	ldi	r24, 0xF8	; 248
    218a:	92 e0       	ldi	r25, 0x02	; 2
    218c:	0c c0       	rjmp	.+24     	; 0x21a6 <parse_and_send_response+0x2c2>
    218e:	20 91 aa 04 	lds	r18, 0x04AA	; 0x8004aa <config+0x8>
    2192:	30 91 ab 04 	lds	r19, 0x04AB	; 0x8004ab <config+0x9>
    2196:	28 17       	cp	r18, r24
    2198:	39 07       	cpc	r19, r25
    219a:	1c f4       	brge	.+6      	; 0x21a2 <parse_and_send_response+0x2be>
    219c:	8f ef       	ldi	r24, 0xFF	; 255
    219e:	92 e0       	ldi	r25, 0x02	; 2
    21a0:	02 c0       	rjmp	.+4      	; 0x21a6 <parse_and_send_response+0x2c2>
    21a2:	87 e0       	ldi	r24, 0x07	; 7
    21a4:	93 e0       	ldi	r25, 0x03	; 3
    21a6:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    21aa:	8c e2       	ldi	r24, 0x2C	; 44
    21ac:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    21b0:	8f ef       	ldi	r24, 0xFF	; 255
    21b2:	91 e0       	ldi	r25, 0x01	; 1
    21b4:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    21b8:	8f e0       	ldi	r24, 0x0F	; 15
    21ba:	93 e0       	ldi	r25, 0x03	; 3
    21bc:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    21c0:	8f ef       	ldi	r24, 0xFF	; 255
    21c2:	91 e0       	ldi	r25, 0x01	; 1
    21c4:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    21c8:	10 e0       	ldi	r17, 0x00	; 0
    21ca:	0e 94 44 09 	call	0x1288	; 0x1288 <log_get_num_entries>
    21ce:	18 17       	cp	r17, r24
    21d0:	08 f0       	brcs	.+2      	; 0x21d4 <parse_and_send_response+0x2f0>
    21d2:	48 c0       	rjmp	.+144    	; 0x2264 <parse_and_send_response+0x380>
    21d4:	81 2f       	mov	r24, r17
    21d6:	90 e0       	ldi	r25, 0x00	; 0
    21d8:	a0 e0       	ldi	r26, 0x00	; 0
    21da:	b0 e0       	ldi	r27, 0x00	; 0
    21dc:	9e 01       	movw	r18, r28
    21de:	2b 5f       	subi	r18, 0xFB	; 251
    21e0:	3f 4f       	sbci	r19, 0xFF	; 255
    21e2:	ae 01       	movw	r20, r28
    21e4:	4f 5f       	subi	r20, 0xFF	; 255
    21e6:	5f 4f       	sbci	r21, 0xFF	; 255
    21e8:	bc 01       	movw	r22, r24
    21ea:	cd 01       	movw	r24, r26
    21ec:	0e 94 5d 09 	call	0x12ba	; 0x12ba <log_get_record>
    21f0:	11 23       	and	r17, r17
    21f2:	39 f0       	breq	.+14     	; 0x2202 <parse_and_send_response+0x31e>
    21f4:	8c e2       	ldi	r24, 0x2C	; 44
    21f6:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    21fa:	8f ef       	ldi	r24, 0xFF	; 255
    21fc:	91 e0       	ldi	r25, 0x01	; 1
    21fe:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2202:	89 e1       	ldi	r24, 0x19	; 25
    2204:	93 e0       	ldi	r25, 0x03	; 3
    2206:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    220a:	8f ef       	ldi	r24, 0xFF	; 255
    220c:	91 e0       	ldi	r25, 0x01	; 1
    220e:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2212:	8f e1       	ldi	r24, 0x1F	; 31
    2214:	93 e0       	ldi	r25, 0x03	; 3
    2216:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    221a:	82 e2       	ldi	r24, 0x22	; 34
    221c:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    2220:	69 81       	ldd	r22, Y+1	; 0x01
    2222:	7a 81       	ldd	r23, Y+2	; 0x02
    2224:	8b 81       	ldd	r24, Y+3	; 0x03
    2226:	9c 81       	ldd	r25, Y+4	; 0x04
    2228:	0e 94 76 0b 	call	0x16ec	; 0x16ec <rtc_num2datestr>
    222c:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2230:	82 e2       	ldi	r24, 0x22	; 34
    2232:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    2236:	8c e2       	ldi	r24, 0x2C	; 44
    2238:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <uart_writechar>
    223c:	82 e3       	ldi	r24, 0x32	; 50
    223e:	93 e0       	ldi	r25, 0x03	; 3
    2240:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2244:	6d 81       	ldd	r22, Y+5	; 0x05
    2246:	70 e0       	ldi	r23, 0x00	; 0
    2248:	80 e0       	ldi	r24, 0x00	; 0
    224a:	90 e0       	ldi	r25, 0x00	; 0
    224c:	0e 94 e7 0d 	call	0x1bce	; 0x1bce <uart_writedec32>
    2250:	8f ef       	ldi	r24, 0xFF	; 255
    2252:	91 e0       	ldi	r25, 0x01	; 1
    2254:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2258:	8e e3       	ldi	r24, 0x3E	; 62
    225a:	93 e0       	ldi	r25, 0x03	; 3
    225c:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2260:	1f 5f       	subi	r17, 0xFF	; 255
    2262:	b3 cf       	rjmp	.-154    	; 0x21ca <parse_and_send_response+0x2e6>
    2264:	8f ef       	ldi	r24, 0xFF	; 255
    2266:	91 e0       	ldi	r25, 0x01	; 1
    2268:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    226c:	84 e4       	ldi	r24, 0x44	; 68
    226e:	93 e0       	ldi	r25, 0x03	; 3
    2270:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2274:	8f ef       	ldi	r24, 0xFF	; 255
    2276:	91 e0       	ldi	r25, 0x01	; 1
    2278:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    227c:	82 e4       	ldi	r24, 0x42	; 66
    227e:	93 e0       	ldi	r25, 0x03	; 3
    2280:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2284:	8f ef       	ldi	r24, 0xFF	; 255
    2286:	91 e0       	ldi	r25, 0x01	; 1
    2288:	17 c1       	rjmp	.+558    	; 0x24b8 <parse_and_send_response+0x5d4>
    228a:	68 e4       	ldi	r22, 0x48	; 72
    228c:	73 e0       	ldi	r23, 0x03	; 3
    228e:	83 e5       	ldi	r24, 0x53	; 83
    2290:	94 e0       	ldi	r25, 0x04	; 4
    2292:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    2296:	89 2b       	or	r24, r25
    2298:	09 f0       	breq	.+2      	; 0x229c <parse_and_send_response+0x3b8>
    229a:	d8 c0       	rjmp	.+432    	; 0x244c <parse_and_send_response+0x568>
    229c:	62 e0       	ldi	r22, 0x02	; 2
    229e:	72 e0       	ldi	r23, 0x02	; 2
    22a0:	83 e5       	ldi	r24, 0x53	; 83
    22a2:	94 e0       	ldi	r25, 0x04	; 4
    22a4:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    22a8:	60 e8       	ldi	r22, 0x80	; 128
    22aa:	73 e0       	ldi	r23, 0x03	; 3
    22ac:	83 e5       	ldi	r24, 0x53	; 83
    22ae:	94 e0       	ldi	r25, 0x04	; 4
    22b0:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    22b4:	89 2b       	or	r24, r25
    22b6:	09 f0       	breq	.+2      	; 0x22ba <parse_and_send_response+0x3d6>
    22b8:	bd c0       	rjmp	.+378    	; 0x2434 <parse_and_send_response+0x550>
    22ba:	6d e4       	ldi	r22, 0x4D	; 77
    22bc:	73 e0       	ldi	r23, 0x03	; 3
    22be:	83 e5       	ldi	r24, 0x53	; 83
    22c0:	94 e0       	ldi	r25, 0x04	; 4
    22c2:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    22c6:	61 e5       	ldi	r22, 0x51	; 81
    22c8:	73 e0       	ldi	r23, 0x03	; 3
    22ca:	83 e5       	ldi	r24, 0x53	; 83
    22cc:	94 e0       	ldi	r25, 0x04	; 4
    22ce:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    22d2:	89 2b       	or	r24, r25
    22d4:	89 f5       	brne	.+98     	; 0x2338 <parse_and_send_response+0x454>
    22d6:	69 e5       	ldi	r22, 0x59	; 89
    22d8:	73 e0       	ldi	r23, 0x03	; 3
    22da:	83 e5       	ldi	r24, 0x53	; 83
    22dc:	94 e0       	ldi	r25, 0x04	; 4
    22de:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    22e2:	6d e5       	ldi	r22, 0x5D	; 93
    22e4:	73 e0       	ldi	r23, 0x03	; 3
    22e6:	83 e5       	ldi	r24, 0x53	; 83
    22e8:	94 e0       	ldi	r25, 0x04	; 4
    22ea:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    22ee:	89 2b       	or	r24, r25
    22f0:	09 f0       	breq	.+2      	; 0x22f4 <parse_and_send_response+0x410>
    22f2:	a0 c0       	rjmp	.+320    	; 0x2434 <parse_and_send_response+0x550>
    22f4:	62 e0       	ldi	r22, 0x02	; 2
    22f6:	72 e0       	ldi	r23, 0x02	; 2
    22f8:	83 e5       	ldi	r24, 0x53	; 83
    22fa:	94 e0       	ldi	r25, 0x04	; 4
    22fc:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    2300:	64 e6       	ldi	r22, 0x64	; 100
    2302:	73 e0       	ldi	r23, 0x03	; 3
    2304:	83 e5       	ldi	r24, 0x53	; 83
    2306:	94 e0       	ldi	r25, 0x04	; 4
    2308:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    230c:	89 2b       	or	r24, r25
    230e:	29 f4       	brne	.+10     	; 0x231a <parse_and_send_response+0x436>
    2310:	8c e6       	ldi	r24, 0x6C	; 108
    2312:	93 e0       	ldi	r25, 0x03	; 3
    2314:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2318:	8f c0       	rjmp	.+286    	; 0x2438 <parse_and_send_response+0x554>
    231a:	63 e7       	ldi	r22, 0x73	; 115
    231c:	73 e0       	ldi	r23, 0x03	; 3
    231e:	83 e5       	ldi	r24, 0x53	; 83
    2320:	94 e0       	ldi	r25, 0x04	; 4
    2322:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    2326:	89 2b       	or	r24, r25
    2328:	09 f0       	breq	.+2      	; 0x232c <parse_and_send_response+0x448>
    232a:	84 c0       	rjmp	.+264    	; 0x2434 <parse_and_send_response+0x550>
    232c:	8c e6       	ldi	r24, 0x6C	; 108
    232e:	93 e0       	ldi	r25, 0x03	; 3
    2330:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    2334:	0e 94 11 06 	call	0xc22	; 0xc22 <wdt_force_restart>
    2338:	6a e7       	ldi	r22, 0x7A	; 122
    233a:	73 e0       	ldi	r23, 0x03	; 3
    233c:	83 e5       	ldi	r24, 0x53	; 83
    233e:	94 e0       	ldi	r25, 0x04	; 4
    2340:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    2344:	89 2b       	or	r24, r25
    2346:	09 f0       	breq	.+2      	; 0x234a <parse_and_send_response+0x466>
    2348:	75 c0       	rjmp	.+234    	; 0x2434 <parse_and_send_response+0x550>
    234a:	6d e4       	ldi	r22, 0x4D	; 77
    234c:	73 e0       	ldi	r23, 0x03	; 3
    234e:	83 e5       	ldi	r24, 0x53	; 83
    2350:	94 e0       	ldi	r25, 0x04	; 4
    2352:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    2356:	62 e8       	ldi	r22, 0x82	; 130
    2358:	73 e0       	ldi	r23, 0x03	; 3
    235a:	83 e5       	ldi	r24, 0x53	; 83
    235c:	94 e0       	ldi	r25, 0x04	; 4
    235e:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    2362:	89 2b       	or	r24, r25
    2364:	09 f0       	breq	.+2      	; 0x2368 <parse_and_send_response+0x484>
    2366:	66 c0       	rjmp	.+204    	; 0x2434 <parse_and_send_response+0x550>
    2368:	6a e8       	ldi	r22, 0x8A	; 138
    236a:	73 e0       	ldi	r23, 0x03	; 3
    236c:	83 e5       	ldi	r24, 0x53	; 83
    236e:	94 e0       	ldi	r25, 0x04	; 4
    2370:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    2374:	6d e8       	ldi	r22, 0x8D	; 141
    2376:	73 e0       	ldi	r23, 0x03	; 3
    2378:	83 e5       	ldi	r24, 0x53	; 83
    237a:	94 e0       	ldi	r25, 0x04	; 4
    237c:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    2380:	89 2b       	or	r24, r25
    2382:	91 f4       	brne	.+36     	; 0x23a8 <parse_and_send_response+0x4c4>
    2384:	62 e0       	ldi	r22, 0x02	; 2
    2386:	72 e0       	ldi	r23, 0x02	; 2
    2388:	83 e5       	ldi	r24, 0x53	; 83
    238a:	94 e0       	ldi	r25, 0x04	; 4
    238c:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    2390:	ce 01       	movw	r24, r28
    2392:	01 96       	adiw	r24, 0x01	; 1
    2394:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <strtoi.constprop.2>
    2398:	89 2b       	or	r24, r25
    239a:	09 f4       	brne	.+2      	; 0x239e <parse_and_send_response+0x4ba>
    239c:	4b c0       	rjmp	.+150    	; 0x2434 <parse_and_send_response+0x550>
    239e:	89 81       	ldd	r24, Y+1	; 0x01
    23a0:	9a 81       	ldd	r25, Y+2	; 0x02
    23a2:	0e 94 62 05 	call	0xac4	; 0xac4 <update_tcrit_hi>
    23a6:	4f c0       	rjmp	.+158    	; 0x2446 <parse_and_send_response+0x562>
    23a8:	67 e9       	ldi	r22, 0x97	; 151
    23aa:	73 e0       	ldi	r23, 0x03	; 3
    23ac:	83 e5       	ldi	r24, 0x53	; 83
    23ae:	94 e0       	ldi	r25, 0x04	; 4
    23b0:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    23b4:	89 2b       	or	r24, r25
    23b6:	89 f4       	brne	.+34     	; 0x23da <parse_and_send_response+0x4f6>
    23b8:	62 e0       	ldi	r22, 0x02	; 2
    23ba:	72 e0       	ldi	r23, 0x02	; 2
    23bc:	83 e5       	ldi	r24, 0x53	; 83
    23be:	94 e0       	ldi	r25, 0x04	; 4
    23c0:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    23c4:	ce 01       	movw	r24, r28
    23c6:	01 96       	adiw	r24, 0x01	; 1
    23c8:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <strtoi.constprop.2>
    23cc:	89 2b       	or	r24, r25
    23ce:	91 f1       	breq	.+100    	; 0x2434 <parse_and_send_response+0x550>
    23d0:	89 81       	ldd	r24, Y+1	; 0x01
    23d2:	9a 81       	ldd	r25, Y+2	; 0x02
    23d4:	0e 94 87 05 	call	0xb0e	; 0xb0e <update_twarn_hi>
    23d8:	36 c0       	rjmp	.+108    	; 0x2446 <parse_and_send_response+0x562>
    23da:	61 ea       	ldi	r22, 0xA1	; 161
    23dc:	73 e0       	ldi	r23, 0x03	; 3
    23de:	83 e5       	ldi	r24, 0x53	; 83
    23e0:	94 e0       	ldi	r25, 0x04	; 4
    23e2:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    23e6:	89 2b       	or	r24, r25
    23e8:	89 f4       	brne	.+34     	; 0x240c <parse_and_send_response+0x528>
    23ea:	62 e0       	ldi	r22, 0x02	; 2
    23ec:	72 e0       	ldi	r23, 0x02	; 2
    23ee:	83 e5       	ldi	r24, 0x53	; 83
    23f0:	94 e0       	ldi	r25, 0x04	; 4
    23f2:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    23f6:	ce 01       	movw	r24, r28
    23f8:	01 96       	adiw	r24, 0x01	; 1
    23fa:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <strtoi.constprop.2>
    23fe:	89 2b       	or	r24, r25
    2400:	c9 f0       	breq	.+50     	; 0x2434 <parse_and_send_response+0x550>
    2402:	89 81       	ldd	r24, Y+1	; 0x01
    2404:	9a 81       	ldd	r25, Y+2	; 0x02
    2406:	0e 94 d9 05 	call	0xbb2	; 0xbb2 <update_tcrit_lo>
    240a:	1d c0       	rjmp	.+58     	; 0x2446 <parse_and_send_response+0x562>
    240c:	6b ea       	ldi	r22, 0xAB	; 171
    240e:	73 e0       	ldi	r23, 0x03	; 3
    2410:	83 e5       	ldi	r24, 0x53	; 83
    2412:	94 e0       	ldi	r25, 0x04	; 4
    2414:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    2418:	89 2b       	or	r24, r25
    241a:	61 f4       	brne	.+24     	; 0x2434 <parse_and_send_response+0x550>
    241c:	62 e0       	ldi	r22, 0x02	; 2
    241e:	72 e0       	ldi	r23, 0x02	; 2
    2420:	83 e5       	ldi	r24, 0x53	; 83
    2422:	94 e0       	ldi	r25, 0x04	; 4
    2424:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    2428:	ce 01       	movw	r24, r28
    242a:	01 96       	adiw	r24, 0x01	; 1
    242c:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <strtoi.constprop.2>
    2430:	89 2b       	or	r24, r25
    2432:	29 f4       	brne	.+10     	; 0x243e <parse_and_send_response+0x55a>
    2434:	0e 94 df 0e 	call	0x1dbe	; 0x1dbe <send_error_response>
    2438:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <flush_packet>
    243c:	3f c0       	rjmp	.+126    	; 0x24bc <parse_and_send_response+0x5d8>
    243e:	89 81       	ldd	r24, Y+1	; 0x01
    2440:	9a 81       	ldd	r25, Y+2	; 0x02
    2442:	0e 94 b0 05 	call	0xb60	; 0xb60 <update_twarn_lo>
    2446:	89 2b       	or	r24, r25
    2448:	a9 f1       	breq	.+106    	; 0x24b4 <parse_and_send_response+0x5d0>
    244a:	f4 cf       	rjmp	.-24     	; 0x2434 <parse_and_send_response+0x550>
    244c:	65 eb       	ldi	r22, 0xB5	; 181
    244e:	73 e0       	ldi	r23, 0x03	; 3
    2450:	83 e5       	ldi	r24, 0x53	; 83
    2452:	94 e0       	ldi	r25, 0x04	; 4
    2454:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    2458:	89 2b       	or	r24, r25
    245a:	61 f7       	brne	.-40     	; 0x2434 <parse_and_send_response+0x550>
    245c:	62 e0       	ldi	r22, 0x02	; 2
    245e:	72 e0       	ldi	r23, 0x02	; 2
    2460:	83 e5       	ldi	r24, 0x53	; 83
    2462:	94 e0       	ldi	r25, 0x04	; 4
    2464:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    2468:	60 e8       	ldi	r22, 0x80	; 128
    246a:	73 e0       	ldi	r23, 0x03	; 3
    246c:	83 e5       	ldi	r24, 0x53	; 83
    246e:	94 e0       	ldi	r25, 0x04	; 4
    2470:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    2474:	89 2b       	or	r24, r25
    2476:	f1 f6       	brne	.-68     	; 0x2434 <parse_and_send_response+0x550>
    2478:	62 e0       	ldi	r22, 0x02	; 2
    247a:	72 e0       	ldi	r23, 0x02	; 2
    247c:	83 e5       	ldi	r24, 0x53	; 83
    247e:	94 e0       	ldi	r25, 0x04	; 4
    2480:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    2484:	6a e7       	ldi	r22, 0x7A	; 122
    2486:	73 e0       	ldi	r23, 0x03	; 3
    2488:	83 e5       	ldi	r24, 0x53	; 83
    248a:	94 e0       	ldi	r25, 0x04	; 4
    248c:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    2490:	89 2b       	or	r24, r25
    2492:	81 f6       	brne	.-96     	; 0x2434 <parse_and_send_response+0x550>
    2494:	62 e0       	ldi	r22, 0x02	; 2
    2496:	72 e0       	ldi	r23, 0x02	; 2
    2498:	83 e5       	ldi	r24, 0x53	; 83
    249a:	94 e0       	ldi	r25, 0x04	; 4
    249c:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <uartsocket_readpacket>
    24a0:	6d eb       	ldi	r22, 0xBD	; 189
    24a2:	73 e0       	ldi	r23, 0x03	; 3
    24a4:	83 e5       	ldi	r24, 0x53	; 83
    24a6:	94 e0       	ldi	r25, 0x04	; 4
    24a8:	0e 94 68 12 	call	0x24d0	; 0x24d0 <str_cmp>
    24ac:	89 2b       	or	r24, r25
    24ae:	11 f6       	brne	.-124    	; 0x2434 <parse_and_send_response+0x550>
    24b0:	0e 94 27 09 	call	0x124e	; 0x124e <log_clear>
    24b4:	8c e6       	ldi	r24, 0x6C	; 108
    24b6:	93 e0       	ldi	r25, 0x03	; 3
    24b8:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <uart_writestr>
    24bc:	0f 90       	pop	r0
    24be:	0f 90       	pop	r0
    24c0:	0f 90       	pop	r0
    24c2:	0f 90       	pop	r0
    24c4:	0f 90       	pop	r0
    24c6:	df 91       	pop	r29
    24c8:	cf 91       	pop	r28
    24ca:	1f 91       	pop	r17
    24cc:	0f 91       	pop	r16
    24ce:	08 95       	ret

000024d0 <str_cmp>:
    24d0:	dc 01       	movw	r26, r24
    24d2:	fb 01       	movw	r30, r22
    24d4:	9d 91       	ld	r25, X+
    24d6:	99 23       	and	r25, r25
    24d8:	41 f0       	breq	.+16     	; 0x24ea <str_cmp+0x1a>
    24da:	81 91       	ld	r24, Z+
    24dc:	89 17       	cp	r24, r25
    24de:	84 f0       	brlt	.+32     	; 0x2500 <str_cmp+0x30>
    24e0:	98 17       	cp	r25, r24
    24e2:	c4 f7       	brge	.-16     	; 0x24d4 <str_cmp+0x4>
    24e4:	8f ef       	ldi	r24, 0xFF	; 255
    24e6:	9f ef       	ldi	r25, 0xFF	; 255
    24e8:	08 95       	ret
    24ea:	81 e0       	ldi	r24, 0x01	; 1
    24ec:	90 e0       	ldi	r25, 0x00	; 0
    24ee:	20 81       	ld	r18, Z
    24f0:	21 11       	cpse	r18, r1
    24f2:	02 c0       	rjmp	.+4      	; 0x24f8 <str_cmp+0x28>
    24f4:	80 e0       	ldi	r24, 0x00	; 0
    24f6:	90 e0       	ldi	r25, 0x00	; 0
    24f8:	91 95       	neg	r25
    24fa:	81 95       	neg	r24
    24fc:	91 09       	sbc	r25, r1
    24fe:	08 95       	ret
    2500:	81 e0       	ldi	r24, 0x01	; 1
    2502:	90 e0       	ldi	r25, 0x00	; 0
    2504:	08 95       	ret

00002506 <update_checksum>:
    2506:	dc 01       	movw	r26, r24
    2508:	90 e0       	ldi	r25, 0x00	; 0
    250a:	20 e0       	ldi	r18, 0x00	; 0
    250c:	61 50       	subi	r22, 0x01	; 1
    250e:	71 09       	sbc	r23, r1
    2510:	42 2f       	mov	r20, r18
    2512:	50 e0       	ldi	r21, 0x00	; 0
    2514:	fd 01       	movw	r30, r26
    2516:	e4 0f       	add	r30, r20
    2518:	f5 1f       	adc	r31, r21
    251a:	46 17       	cp	r20, r22
    251c:	57 07       	cpc	r21, r23
    251e:	20 f4       	brcc	.+8      	; 0x2528 <update_checksum+0x22>
    2520:	80 81       	ld	r24, Z
    2522:	98 0f       	add	r25, r24
    2524:	2f 5f       	subi	r18, 0xFF	; 255
    2526:	f4 cf       	rjmp	.-24     	; 0x2510 <update_checksum+0xa>
    2528:	91 95       	neg	r25
    252a:	90 83       	st	Z, r25
    252c:	08 95       	ret

0000252e <random_seed>:
    252e:	61 15       	cp	r22, r1
    2530:	71 05       	cpc	r23, r1
    2532:	81 05       	cpc	r24, r1
    2534:	91 05       	cpc	r25, r1
    2536:	41 f0       	breq	.+16     	; 0x2548 <random_seed+0x1a>
    2538:	60 93 2c 01 	sts	0x012C, r22	; 0x80012c <m_u>
    253c:	70 93 2d 01 	sts	0x012D, r23	; 0x80012d <m_u+0x1>
    2540:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <m_u+0x2>
    2544:	90 93 2f 01 	sts	0x012F, r25	; 0x80012f <m_u+0x3>
    2548:	21 15       	cp	r18, r1
    254a:	31 05       	cpc	r19, r1
    254c:	41 05       	cpc	r20, r1
    254e:	51 05       	cpc	r21, r1
    2550:	41 f0       	breq	.+16     	; 0x2562 <random_seed+0x34>
    2552:	20 93 28 01 	sts	0x0128, r18	; 0x800128 <m_v>
    2556:	30 93 29 01 	sts	0x0129, r19	; 0x800129 <m_v+0x1>
    255a:	40 93 2a 01 	sts	0x012A, r20	; 0x80012a <m_v+0x2>
    255e:	50 93 2b 01 	sts	0x012B, r21	; 0x80012b <m_v+0x3>
    2562:	08 95       	ret

00002564 <random>:
    2564:	4f 92       	push	r4
    2566:	5f 92       	push	r5
    2568:	6f 92       	push	r6
    256a:	7f 92       	push	r7
    256c:	8f 92       	push	r8
    256e:	9f 92       	push	r9
    2570:	af 92       	push	r10
    2572:	bf 92       	push	r11
    2574:	cf 92       	push	r12
    2576:	df 92       	push	r13
    2578:	ef 92       	push	r14
    257a:	ff 92       	push	r15
    257c:	cf 93       	push	r28
    257e:	df 93       	push	r29
    2580:	00 d0       	rcall	.+0      	; 0x2582 <random+0x1e>
    2582:	00 d0       	rcall	.+0      	; 0x2584 <random+0x20>
    2584:	cd b7       	in	r28, 0x3d	; 61
    2586:	de b7       	in	r29, 0x3e	; 62
    2588:	2b 01       	movw	r4, r22
    258a:	3c 01       	movw	r6, r24
    258c:	29 83       	std	Y+1, r18	; 0x01
    258e:	3a 83       	std	Y+2, r19	; 0x02
    2590:	4b 83       	std	Y+3, r20	; 0x03
    2592:	5c 83       	std	Y+4, r21	; 0x04
    2594:	c0 90 28 01 	lds	r12, 0x0128	; 0x800128 <m_v>
    2598:	d0 90 29 01 	lds	r13, 0x0129	; 0x800129 <m_v+0x1>
    259c:	e0 90 2a 01 	lds	r14, 0x012A	; 0x80012a <m_v+0x2>
    25a0:	f0 90 2b 01 	lds	r15, 0x012B	; 0x80012b <m_v+0x3>
    25a4:	a7 01       	movw	r20, r14
    25a6:	96 01       	movw	r18, r12
    25a8:	44 27       	eor	r20, r20
    25aa:	55 27       	eor	r21, r21
    25ac:	a9 e6       	ldi	r26, 0x69	; 105
    25ae:	b0 e9       	ldi	r27, 0x90	; 144
    25b0:	0e 94 81 16 	call	0x2d02	; 0x2d02 <__muluhisi3>
    25b4:	67 01       	movw	r12, r14
    25b6:	ee 24       	eor	r14, r14
    25b8:	ff 24       	eor	r15, r15
    25ba:	4b 01       	movw	r8, r22
    25bc:	5c 01       	movw	r10, r24
    25be:	8c 0c       	add	r8, r12
    25c0:	9d 1c       	adc	r9, r13
    25c2:	ae 1c       	adc	r10, r14
    25c4:	bf 1c       	adc	r11, r15
    25c6:	80 92 28 01 	sts	0x0128, r8	; 0x800128 <m_v>
    25ca:	90 92 29 01 	sts	0x0129, r9	; 0x800129 <m_v+0x1>
    25ce:	a0 92 2a 01 	sts	0x012A, r10	; 0x80012a <m_v+0x2>
    25d2:	b0 92 2b 01 	sts	0x012B, r11	; 0x80012b <m_v+0x3>
    25d6:	c0 90 2c 01 	lds	r12, 0x012C	; 0x80012c <m_u>
    25da:	d0 90 2d 01 	lds	r13, 0x012D	; 0x80012d <m_u+0x1>
    25de:	e0 90 2e 01 	lds	r14, 0x012E	; 0x80012e <m_u+0x2>
    25e2:	f0 90 2f 01 	lds	r15, 0x012F	; 0x80012f <m_u+0x3>
    25e6:	a7 01       	movw	r20, r14
    25e8:	96 01       	movw	r18, r12
    25ea:	44 27       	eor	r20, r20
    25ec:	55 27       	eor	r21, r21
    25ee:	a0 e5       	ldi	r26, 0x50	; 80
    25f0:	b6 e4       	ldi	r27, 0x46	; 70
    25f2:	0e 94 81 16 	call	0x2d02	; 0x2d02 <__muluhisi3>
    25f6:	67 01       	movw	r12, r14
    25f8:	ee 24       	eor	r14, r14
    25fa:	ff 24       	eor	r15, r15
    25fc:	c6 0e       	add	r12, r22
    25fe:	d7 1e       	adc	r13, r23
    2600:	e8 1e       	adc	r14, r24
    2602:	f9 1e       	adc	r15, r25
    2604:	c0 92 2c 01 	sts	0x012C, r12	; 0x80012c <m_u>
    2608:	d0 92 2d 01 	sts	0x012D, r13	; 0x80012d <m_u+0x1>
    260c:	e0 92 2e 01 	sts	0x012E, r14	; 0x80012e <m_u+0x2>
    2610:	f0 92 2f 01 	sts	0x012F, r15	; 0x80012f <m_u+0x3>
    2614:	d4 01       	movw	r26, r8
    2616:	99 27       	eor	r25, r25
    2618:	88 27       	eor	r24, r24
    261a:	bc 01       	movw	r22, r24
    261c:	cd 01       	movw	r24, r26
    261e:	6c 0d       	add	r22, r12
    2620:	7d 1d       	adc	r23, r13
    2622:	8e 1d       	adc	r24, r14
    2624:	9f 1d       	adc	r25, r15
    2626:	29 81       	ldd	r18, Y+1	; 0x01
    2628:	3a 81       	ldd	r19, Y+2	; 0x02
    262a:	4b 81       	ldd	r20, Y+3	; 0x03
    262c:	5c 81       	ldd	r21, Y+4	; 0x04
    262e:	24 19       	sub	r18, r4
    2630:	35 09       	sbc	r19, r5
    2632:	46 09       	sbc	r20, r6
    2634:	57 09       	sbc	r21, r7
    2636:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <__udivmodsi4>
    263a:	cb 01       	movw	r24, r22
    263c:	84 0d       	add	r24, r4
    263e:	95 1d       	adc	r25, r5
    2640:	0f 90       	pop	r0
    2642:	0f 90       	pop	r0
    2644:	0f 90       	pop	r0
    2646:	0f 90       	pop	r0
    2648:	df 91       	pop	r29
    264a:	cf 91       	pop	r28
    264c:	ff 90       	pop	r15
    264e:	ef 90       	pop	r14
    2650:	df 90       	pop	r13
    2652:	cf 90       	pop	r12
    2654:	bf 90       	pop	r11
    2656:	af 90       	pop	r10
    2658:	9f 90       	pop	r9
    265a:	8f 90       	pop	r8
    265c:	7f 90       	pop	r7
    265e:	6f 90       	pop	r6
    2660:	5f 90       	pop	r5
    2662:	4f 90       	pop	r4
    2664:	08 95       	ret

00002666 <strtoi>:
    2666:	cf 93       	push	r28
    2668:	db 01       	movw	r26, r22
    266a:	fc 01       	movw	r30, r24
    266c:	20 81       	ld	r18, Z
    266e:	2d 32       	cpi	r18, 0x2D	; 45
    2670:	21 f4       	brne	.+8      	; 0x267a <strtoi+0x14>
    2672:	01 96       	adiw	r24, 0x01	; 1
    2674:	6f ef       	ldi	r22, 0xFF	; 255
    2676:	7f ef       	ldi	r23, 0xFF	; 255
    2678:	02 c0       	rjmp	.+4      	; 0x267e <strtoi+0x18>
    267a:	61 e0       	ldi	r22, 0x01	; 1
    267c:	70 e0       	ldi	r23, 0x00	; 0
    267e:	11 96       	adiw	r26, 0x01	; 1
    2680:	1c 92       	st	X, r1
    2682:	1e 92       	st	-X, r1
    2684:	fc 01       	movw	r30, r24
    2686:	ca e0       	ldi	r28, 0x0A	; 10
    2688:	20 81       	ld	r18, Z
    268a:	8d 91       	ld	r24, X+
    268c:	9c 91       	ld	r25, X
    268e:	11 97       	sbiw	r26, 0x01	; 1
    2690:	22 23       	and	r18, r18
    2692:	c1 f0       	breq	.+48     	; 0x26c4 <strtoi+0x5e>
    2694:	c8 9f       	mul	r28, r24
    2696:	a0 01       	movw	r20, r0
    2698:	c9 9f       	mul	r28, r25
    269a:	50 0d       	add	r21, r0
    269c:	11 24       	eor	r1, r1
    269e:	11 96       	adiw	r26, 0x01	; 1
    26a0:	5c 93       	st	X, r21
    26a2:	4e 93       	st	-X, r20
    26a4:	21 91       	ld	r18, Z+
    26a6:	80 ed       	ldi	r24, 0xD0	; 208
    26a8:	82 0f       	add	r24, r18
    26aa:	8a 30       	cpi	r24, 0x0A	; 10
    26ac:	b8 f4       	brcc	.+46     	; 0x26dc <strtoi+0x76>
    26ae:	02 2e       	mov	r0, r18
    26b0:	00 0c       	add	r0, r0
    26b2:	33 0b       	sbc	r19, r19
    26b4:	20 53       	subi	r18, 0x30	; 48
    26b6:	31 09       	sbc	r19, r1
    26b8:	24 0f       	add	r18, r20
    26ba:	35 1f       	adc	r19, r21
    26bc:	11 96       	adiw	r26, 0x01	; 1
    26be:	3c 93       	st	X, r19
    26c0:	2e 93       	st	-X, r18
    26c2:	e2 cf       	rjmp	.-60     	; 0x2688 <strtoi+0x22>
    26c4:	86 9f       	mul	r24, r22
    26c6:	90 01       	movw	r18, r0
    26c8:	87 9f       	mul	r24, r23
    26ca:	30 0d       	add	r19, r0
    26cc:	96 9f       	mul	r25, r22
    26ce:	30 0d       	add	r19, r0
    26d0:	11 24       	eor	r1, r1
    26d2:	2d 93       	st	X+, r18
    26d4:	3c 93       	st	X, r19
    26d6:	81 e0       	ldi	r24, 0x01	; 1
    26d8:	90 e0       	ldi	r25, 0x00	; 0
    26da:	02 c0       	rjmp	.+4      	; 0x26e0 <strtoi+0x7a>
    26dc:	80 e0       	ldi	r24, 0x00	; 0
    26de:	90 e0       	ldi	r25, 0x00	; 0
    26e0:	cf 91       	pop	r28
    26e2:	08 95       	ret

000026e4 <vpd_is_data_valid>:
    26e4:	80 91 fd 04 	lds	r24, 0x04FD	; 0x8004fd <vpd>
    26e8:	83 35       	cpi	r24, 0x53	; 83
    26ea:	61 f4       	brne	.+24     	; 0x2704 <vpd_is_data_valid+0x20>
    26ec:	80 91 fe 04 	lds	r24, 0x04FE	; 0x8004fe <vpd+0x1>
    26f0:	85 34       	cpi	r24, 0x45	; 69
    26f2:	41 f4       	brne	.+16     	; 0x2704 <vpd_is_data_valid+0x20>
    26f4:	81 e0       	ldi	r24, 0x01	; 1
    26f6:	90 e0       	ldi	r25, 0x00	; 0
    26f8:	20 91 ff 04 	lds	r18, 0x04FF	; 0x8004ff <vpd+0x2>
    26fc:	22 35       	cpi	r18, 0x52	; 82
    26fe:	21 f0       	breq	.+8      	; 0x2708 <vpd_is_data_valid+0x24>
    2700:	80 e0       	ldi	r24, 0x00	; 0
    2702:	02 c0       	rjmp	.+4      	; 0x2708 <vpd_is_data_valid+0x24>
    2704:	80 e0       	ldi	r24, 0x00	; 0
    2706:	90 e0       	ldi	r25, 0x00	; 0
    2708:	ed ef       	ldi	r30, 0xFD	; 253
    270a:	f4 e0       	ldi	r31, 0x04	; 4
    270c:	20 e0       	ldi	r18, 0x00	; 0
    270e:	31 91       	ld	r19, Z+
    2710:	23 0f       	add	r18, r19
    2712:	35 e0       	ldi	r19, 0x05	; 5
    2714:	e5 33       	cpi	r30, 0x35	; 53
    2716:	f3 07       	cpc	r31, r19
    2718:	d1 f7       	brne	.-12     	; 0x270e <vpd_is_data_valid+0x2a>
    271a:	22 23       	and	r18, r18
    271c:	11 f0       	breq	.+4      	; 0x2722 <vpd_is_data_valid+0x3e>
    271e:	80 e0       	ldi	r24, 0x00	; 0
    2720:	90 e0       	ldi	r25, 0x00	; 0
    2722:	08 95       	ret

00002724 <vpd_write_defaults>:
    2724:	cf 93       	push	r28
    2726:	df 93       	push	r29
    2728:	cd b7       	in	r28, 0x3d	; 61
    272a:	de b7       	in	r29, 0x3e	; 62
    272c:	e7 97       	sbiw	r28, 0x37	; 55
    272e:	0f b6       	in	r0, 0x3f	; 63
    2730:	f8 94       	cli
    2732:	de bf       	out	0x3e, r29	; 62
    2734:	0f be       	out	0x3f, r0	; 63
    2736:	cd bf       	out	0x3d, r28	; 61
    2738:	87 e3       	ldi	r24, 0x37	; 55
    273a:	e3 ea       	ldi	r30, 0xA3	; 163
    273c:	f1 e0       	ldi	r31, 0x01	; 1
    273e:	de 01       	movw	r26, r28
    2740:	11 96       	adiw	r26, 0x01	; 1
    2742:	01 90       	ld	r0, Z+
    2744:	0d 92       	st	X+, r0
    2746:	8a 95       	dec	r24
    2748:	e1 f7       	brne	.-8      	; 0x2742 <vpd_write_defaults+0x1e>
    274a:	67 e3       	ldi	r22, 0x37	; 55
    274c:	70 e0       	ldi	r23, 0x00	; 0
    274e:	ce 01       	movw	r24, r28
    2750:	01 96       	adiw	r24, 0x01	; 1
    2752:	0e 94 83 12 	call	0x2506	; 0x2506 <update_checksum>
    2756:	47 e3       	ldi	r20, 0x37	; 55
    2758:	be 01       	movw	r22, r28
    275a:	6f 5f       	subi	r22, 0xFF	; 255
    275c:	7f 4f       	sbci	r23, 0xFF	; 255
    275e:	80 e0       	ldi	r24, 0x00	; 0
    2760:	90 e0       	ldi	r25, 0x00	; 0
    2762:	0e 94 36 07 	call	0xe6c	; 0xe6c <eeprom_writebuf>
    2766:	e7 96       	adiw	r28, 0x37	; 55
    2768:	0f b6       	in	r0, 0x3f	; 63
    276a:	f8 94       	cli
    276c:	de bf       	out	0x3e, r29	; 62
    276e:	0f be       	out	0x3f, r0	; 63
    2770:	cd bf       	out	0x3d, r28	; 61
    2772:	df 91       	pop	r29
    2774:	cf 91       	pop	r28
    2776:	08 95       	ret

00002778 <vpd_init>:
    2778:	0e 94 7f 07 	call	0xefe	; 0xefe <eeprom_isbusy>
    277c:	89 2b       	or	r24, r25
    277e:	e1 f7       	brne	.-8      	; 0x2778 <vpd_init>
    2780:	47 e3       	ldi	r20, 0x37	; 55
    2782:	6d ef       	ldi	r22, 0xFD	; 253
    2784:	74 e0       	ldi	r23, 0x04	; 4
    2786:	80 e0       	ldi	r24, 0x00	; 0
    2788:	90 e0       	ldi	r25, 0x00	; 0
    278a:	0e 94 6a 07 	call	0xed4	; 0xed4 <eeprom_readbuf>
    278e:	0e 94 72 13 	call	0x26e4	; 0x26e4 <vpd_is_data_valid>
    2792:	89 2b       	or	r24, r25
    2794:	49 f4       	brne	.+18     	; 0x27a8 <vpd_init+0x30>
    2796:	0e 94 92 13 	call	0x2724	; 0x2724 <vpd_write_defaults>
    279a:	47 e3       	ldi	r20, 0x37	; 55
    279c:	6d ef       	ldi	r22, 0xFD	; 253
    279e:	74 e0       	ldi	r23, 0x04	; 4
    27a0:	80 e0       	ldi	r24, 0x00	; 0
    27a2:	90 e0       	ldi	r25, 0x00	; 0
    27a4:	0c 94 6a 07 	jmp	0xed4	; 0xed4 <eeprom_readbuf>
    27a8:	08 95       	ret

000027aa <serial_init>:
    27aa:	10 92 c0 00 	sts	0x00C0, r1	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    27ae:	87 e6       	ldi	r24, 0x67	; 103
    27b0:	90 e0       	ldi	r25, 0x00	; 0
    27b2:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
    27b6:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
    27ba:	e1 ec       	ldi	r30, 0xC1	; 193
    27bc:	f0 e0       	ldi	r31, 0x00	; 0
    27be:	88 e1       	ldi	r24, 0x18	; 24
    27c0:	80 83       	st	Z, r24
    27c2:	86 e0       	ldi	r24, 0x06	; 6
    27c4:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
    27c8:	80 81       	ld	r24, Z
    27ca:	80 6a       	ori	r24, 0xA0	; 160
    27cc:	80 83       	st	Z, r24
    27ce:	08 95       	ret

000027d0 <__vector_18>:
    27d0:	1f 92       	push	r1
    27d2:	0f 92       	push	r0
    27d4:	0f b6       	in	r0, 0x3f	; 63
    27d6:	0f 92       	push	r0
    27d8:	11 24       	eor	r1, r1
    27da:	2f 93       	push	r18
    27dc:	3f 93       	push	r19
    27de:	8f 93       	push	r24
    27e0:	9f 93       	push	r25
    27e2:	ef 93       	push	r30
    27e4:	ff 93       	push	r31
    27e6:	80 91 99 04 	lds	r24, 0x0499	; 0x800499 <socket_mode>
    27ea:	88 23       	and	r24, r24
    27ec:	09 f4       	brne	.+2      	; 0x27f0 <__vector_18+0x20>
    27ee:	f0 c0       	rjmp	.+480    	; 0x29d0 <__vector_18+0x200>
    27f0:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    27f4:	90 91 98 04 	lds	r25, 0x0498	; 0x800498 <socket_connected>
    27f8:	99 23       	and	r25, r25
    27fa:	09 f4       	brne	.+2      	; 0x27fe <__vector_18+0x2e>
    27fc:	e3 c0       	rjmp	.+454    	; 0x29c4 <__vector_18+0x1f4>
    27fe:	90 ee       	ldi	r25, 0xE0	; 224
    2800:	98 0f       	add	r25, r24
    2802:	9f 35       	cpi	r25, 0x5F	; 95
    2804:	18 f0       	brcs	.+6      	; 0x280c <__vector_18+0x3c>
    2806:	8d 30       	cpi	r24, 0x0D	; 13
    2808:	09 f0       	breq	.+2      	; 0x280c <__vector_18+0x3c>
    280a:	59 c0       	rjmp	.+178    	; 0x28be <__vector_18+0xee>
    280c:	20 91 95 04 	lds	r18, 0x0495	; 0x800495 <rxtail>
    2810:	90 91 96 04 	lds	r25, 0x0496	; 0x800496 <rxhead>
    2814:	30 e0       	ldi	r19, 0x00	; 0
    2816:	29 1b       	sub	r18, r25
    2818:	31 09       	sbc	r19, r1
    281a:	21 50       	subi	r18, 0x01	; 1
    281c:	31 09       	sbc	r19, r1
    281e:	2f 73       	andi	r18, 0x3F	; 63
    2820:	33 27       	eor	r19, r19
    2822:	23 2b       	or	r18, r19
    2824:	61 f0       	breq	.+24     	; 0x283e <__vector_18+0x6e>
    2826:	e0 91 96 04 	lds	r30, 0x0496	; 0x800496 <rxhead>
    282a:	f0 e0       	ldi	r31, 0x00	; 0
    282c:	ec 5c       	subi	r30, 0xCC	; 204
    282e:	fa 4f       	sbci	r31, 0xFA	; 250
    2830:	80 83       	st	Z, r24
    2832:	90 91 96 04 	lds	r25, 0x0496	; 0x800496 <rxhead>
    2836:	9f 5f       	subi	r25, 0xFF	; 255
    2838:	9f 73       	andi	r25, 0x3F	; 63
    283a:	90 93 96 04 	sts	0x0496, r25	; 0x800496 <rxhead>
    283e:	20 91 93 04 	lds	r18, 0x0493	; 0x800493 <txtail>
    2842:	90 91 94 04 	lds	r25, 0x0494	; 0x800494 <txhead>
    2846:	30 e0       	ldi	r19, 0x00	; 0
    2848:	29 1b       	sub	r18, r25
    284a:	31 09       	sbc	r19, r1
    284c:	21 50       	subi	r18, 0x01	; 1
    284e:	31 09       	sbc	r19, r1
    2850:	2f 73       	andi	r18, 0x3F	; 63
    2852:	33 27       	eor	r19, r19
    2854:	23 2b       	or	r18, r19
    2856:	89 f0       	breq	.+34     	; 0x287a <__vector_18+0xaa>
    2858:	e0 91 94 04 	lds	r30, 0x0494	; 0x800494 <txhead>
    285c:	f0 e0       	ldi	r31, 0x00	; 0
    285e:	ec 58       	subi	r30, 0x8C	; 140
    2860:	fa 4f       	sbci	r31, 0xFA	; 250
    2862:	80 83       	st	Z, r24
    2864:	90 91 94 04 	lds	r25, 0x0494	; 0x800494 <txhead>
    2868:	9f 5f       	subi	r25, 0xFF	; 255
    286a:	9f 73       	andi	r25, 0x3F	; 63
    286c:	90 93 94 04 	sts	0x0494, r25	; 0x800494 <txhead>
    2870:	90 91 c1 00 	lds	r25, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2874:	90 62       	ori	r25, 0x20	; 32
    2876:	90 93 c1 00 	sts	0x00C1, r25	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    287a:	8d 30       	cpi	r24, 0x0D	; 13
    287c:	09 f0       	breq	.+2      	; 0x2880 <__vector_18+0xb0>
    287e:	c5 c0       	rjmp	.+394    	; 0x2a0a <__vector_18+0x23a>
    2880:	80 91 93 04 	lds	r24, 0x0493	; 0x800493 <txtail>
    2884:	20 91 94 04 	lds	r18, 0x0494	; 0x800494 <txhead>
    2888:	90 e0       	ldi	r25, 0x00	; 0
    288a:	82 1b       	sub	r24, r18
    288c:	91 09       	sbc	r25, r1
    288e:	01 97       	sbiw	r24, 0x01	; 1
    2890:	8f 73       	andi	r24, 0x3F	; 63
    2892:	99 27       	eor	r25, r25
    2894:	89 2b       	or	r24, r25
    2896:	69 f0       	breq	.+26     	; 0x28b2 <__vector_18+0xe2>
    2898:	e0 91 94 04 	lds	r30, 0x0494	; 0x800494 <txhead>
    289c:	f0 e0       	ldi	r31, 0x00	; 0
    289e:	ec 58       	subi	r30, 0x8C	; 140
    28a0:	fa 4f       	sbci	r31, 0xFA	; 250
    28a2:	8a e0       	ldi	r24, 0x0A	; 10
    28a4:	80 83       	st	Z, r24
    28a6:	80 91 94 04 	lds	r24, 0x0494	; 0x800494 <txhead>
    28aa:	8f 5f       	subi	r24, 0xFF	; 255
    28ac:	8f 73       	andi	r24, 0x3F	; 63
    28ae:	80 93 94 04 	sts	0x0494, r24	; 0x800494 <txhead>
    28b2:	80 91 97 04 	lds	r24, 0x0497	; 0x800497 <packet_available>
    28b6:	8f 5f       	subi	r24, 0xFF	; 255
    28b8:	80 93 97 04 	sts	0x0497, r24	; 0x800497 <packet_available>
    28bc:	a6 c0       	rjmp	.+332    	; 0x2a0a <__vector_18+0x23a>
    28be:	88 30       	cpi	r24, 0x08	; 8
    28c0:	11 f0       	breq	.+4      	; 0x28c6 <__vector_18+0xf6>
    28c2:	8f 37       	cpi	r24, 0x7F	; 127
    28c4:	c1 f5       	brne	.+112    	; 0x2936 <__vector_18+0x166>
    28c6:	80 91 96 04 	lds	r24, 0x0496	; 0x800496 <rxhead>
    28ca:	20 91 95 04 	lds	r18, 0x0495	; 0x800495 <rxtail>
    28ce:	90 e0       	ldi	r25, 0x00	; 0
    28d0:	82 1b       	sub	r24, r18
    28d2:	91 09       	sbc	r25, r1
    28d4:	8f 73       	andi	r24, 0x3F	; 63
    28d6:	99 27       	eor	r25, r25
    28d8:	89 2b       	or	r24, r25
    28da:	09 f4       	brne	.+2      	; 0x28de <__vector_18+0x10e>
    28dc:	96 c0       	rjmp	.+300    	; 0x2a0a <__vector_18+0x23a>
    28de:	e0 91 96 04 	lds	r30, 0x0496	; 0x800496 <rxhead>
    28e2:	f0 e0       	ldi	r31, 0x00	; 0
    28e4:	ec 5c       	subi	r30, 0xCC	; 204
    28e6:	fa 4f       	sbci	r31, 0xFA	; 250
    28e8:	80 81       	ld	r24, Z
    28ea:	80 91 96 04 	lds	r24, 0x0496	; 0x800496 <rxhead>
    28ee:	81 50       	subi	r24, 0x01	; 1
    28f0:	8f 73       	andi	r24, 0x3F	; 63
    28f2:	80 93 96 04 	sts	0x0496, r24	; 0x800496 <rxhead>
    28f6:	80 91 93 04 	lds	r24, 0x0493	; 0x800493 <txtail>
    28fa:	20 91 94 04 	lds	r18, 0x0494	; 0x800494 <txhead>
    28fe:	90 e0       	ldi	r25, 0x00	; 0
    2900:	82 1b       	sub	r24, r18
    2902:	91 09       	sbc	r25, r1
    2904:	01 97       	sbiw	r24, 0x01	; 1
    2906:	8f 73       	andi	r24, 0x3F	; 63
    2908:	99 27       	eor	r25, r25
    290a:	89 2b       	or	r24, r25
    290c:	09 f4       	brne	.+2      	; 0x2910 <__vector_18+0x140>
    290e:	7d c0       	rjmp	.+250    	; 0x2a0a <__vector_18+0x23a>
    2910:	e0 91 94 04 	lds	r30, 0x0494	; 0x800494 <txhead>
    2914:	f0 e0       	ldi	r31, 0x00	; 0
    2916:	ec 58       	subi	r30, 0x8C	; 140
    2918:	fa 4f       	sbci	r31, 0xFA	; 250
    291a:	8f e7       	ldi	r24, 0x7F	; 127
    291c:	80 83       	st	Z, r24
    291e:	80 91 94 04 	lds	r24, 0x0494	; 0x800494 <txhead>
    2922:	8f 5f       	subi	r24, 0xFF	; 255
    2924:	8f 73       	andi	r24, 0x3F	; 63
    2926:	80 93 94 04 	sts	0x0494, r24	; 0x800494 <txhead>
    292a:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    292e:	80 62       	ori	r24, 0x20	; 32
    2930:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2934:	6a c0       	rjmp	.+212    	; 0x2a0a <__vector_18+0x23a>
    2936:	84 30       	cpi	r24, 0x04	; 4
    2938:	09 f0       	breq	.+2      	; 0x293c <__vector_18+0x16c>
    293a:	67 c0       	rjmp	.+206    	; 0x2a0a <__vector_18+0x23a>
    293c:	80 91 96 04 	lds	r24, 0x0496	; 0x800496 <rxhead>
    2940:	20 91 95 04 	lds	r18, 0x0495	; 0x800495 <rxtail>
    2944:	90 e0       	ldi	r25, 0x00	; 0
    2946:	82 1b       	sub	r24, r18
    2948:	91 09       	sbc	r25, r1
    294a:	8f 73       	andi	r24, 0x3F	; 63
    294c:	99 27       	eor	r25, r25
    294e:	89 2b       	or	r24, r25
    2950:	31 f1       	breq	.+76     	; 0x299e <__vector_18+0x1ce>
    2952:	e0 91 96 04 	lds	r30, 0x0496	; 0x800496 <rxhead>
    2956:	f0 e0       	ldi	r31, 0x00	; 0
    2958:	ec 5c       	subi	r30, 0xCC	; 204
    295a:	fa 4f       	sbci	r31, 0xFA	; 250
    295c:	80 81       	ld	r24, Z
    295e:	8d 30       	cpi	r24, 0x0D	; 13
    2960:	f1 f0       	breq	.+60     	; 0x299e <__vector_18+0x1ce>
    2962:	80 91 95 04 	lds	r24, 0x0495	; 0x800495 <rxtail>
    2966:	20 91 96 04 	lds	r18, 0x0496	; 0x800496 <rxhead>
    296a:	90 e0       	ldi	r25, 0x00	; 0
    296c:	82 1b       	sub	r24, r18
    296e:	91 09       	sbc	r25, r1
    2970:	01 97       	sbiw	r24, 0x01	; 1
    2972:	8f 73       	andi	r24, 0x3F	; 63
    2974:	99 27       	eor	r25, r25
    2976:	89 2b       	or	r24, r25
    2978:	91 f0       	breq	.+36     	; 0x299e <__vector_18+0x1ce>
    297a:	e0 91 96 04 	lds	r30, 0x0496	; 0x800496 <rxhead>
    297e:	f0 e0       	ldi	r31, 0x00	; 0
    2980:	ec 5c       	subi	r30, 0xCC	; 204
    2982:	fa 4f       	sbci	r31, 0xFA	; 250
    2984:	8d e0       	ldi	r24, 0x0D	; 13
    2986:	80 83       	st	Z, r24
    2988:	80 91 96 04 	lds	r24, 0x0496	; 0x800496 <rxhead>
    298c:	8f 5f       	subi	r24, 0xFF	; 255
    298e:	8f 73       	andi	r24, 0x3F	; 63
    2990:	80 93 96 04 	sts	0x0496, r24	; 0x800496 <rxhead>
    2994:	80 91 97 04 	lds	r24, 0x0497	; 0x800497 <packet_available>
    2998:	8f 5f       	subi	r24, 0xFF	; 255
    299a:	80 93 97 04 	sts	0x0497, r24	; 0x800497 <packet_available>
    299e:	80 91 95 04 	lds	r24, 0x0495	; 0x800495 <rxtail>
    29a2:	20 91 96 04 	lds	r18, 0x0496	; 0x800496 <rxhead>
    29a6:	90 e0       	ldi	r25, 0x00	; 0
    29a8:	82 1b       	sub	r24, r18
    29aa:	91 09       	sbc	r25, r1
    29ac:	01 97       	sbiw	r24, 0x01	; 1
    29ae:	8f 73       	andi	r24, 0x3F	; 63
    29b0:	99 27       	eor	r25, r25
    29b2:	89 2b       	or	r24, r25
    29b4:	51 f1       	breq	.+84     	; 0x2a0a <__vector_18+0x23a>
    29b6:	e0 91 96 04 	lds	r30, 0x0496	; 0x800496 <rxhead>
    29ba:	f0 e0       	ldi	r31, 0x00	; 0
    29bc:	ec 5c       	subi	r30, 0xCC	; 204
    29be:	fa 4f       	sbci	r31, 0xFA	; 250
    29c0:	84 e0       	ldi	r24, 0x04	; 4
    29c2:	19 c0       	rjmp	.+50     	; 0x29f6 <__vector_18+0x226>
    29c4:	83 30       	cpi	r24, 0x03	; 3
    29c6:	09 f5       	brne	.+66     	; 0x2a0a <__vector_18+0x23a>
    29c8:	81 e0       	ldi	r24, 0x01	; 1
    29ca:	80 93 98 04 	sts	0x0498, r24	; 0x800498 <socket_connected>
    29ce:	1d c0       	rjmp	.+58     	; 0x2a0a <__vector_18+0x23a>
    29d0:	80 91 95 04 	lds	r24, 0x0495	; 0x800495 <rxtail>
    29d4:	20 91 96 04 	lds	r18, 0x0496	; 0x800496 <rxhead>
    29d8:	90 e0       	ldi	r25, 0x00	; 0
    29da:	82 1b       	sub	r24, r18
    29dc:	91 09       	sbc	r25, r1
    29de:	01 97       	sbiw	r24, 0x01	; 1
    29e0:	8f 73       	andi	r24, 0x3F	; 63
    29e2:	99 27       	eor	r25, r25
    29e4:	89 2b       	or	r24, r25
    29e6:	79 f0       	breq	.+30     	; 0x2a06 <__vector_18+0x236>
    29e8:	e0 91 96 04 	lds	r30, 0x0496	; 0x800496 <rxhead>
    29ec:	f0 e0       	ldi	r31, 0x00	; 0
    29ee:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    29f2:	ec 5c       	subi	r30, 0xCC	; 204
    29f4:	fa 4f       	sbci	r31, 0xFA	; 250
    29f6:	80 83       	st	Z, r24
    29f8:	80 91 96 04 	lds	r24, 0x0496	; 0x800496 <rxhead>
    29fc:	8f 5f       	subi	r24, 0xFF	; 255
    29fe:	8f 73       	andi	r24, 0x3F	; 63
    2a00:	80 93 96 04 	sts	0x0496, r24	; 0x800496 <rxhead>
    2a04:	02 c0       	rjmp	.+4      	; 0x2a0a <__vector_18+0x23a>
    2a06:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    2a0a:	ff 91       	pop	r31
    2a0c:	ef 91       	pop	r30
    2a0e:	9f 91       	pop	r25
    2a10:	8f 91       	pop	r24
    2a12:	3f 91       	pop	r19
    2a14:	2f 91       	pop	r18
    2a16:	0f 90       	pop	r0
    2a18:	0f be       	out	0x3f, r0	; 63
    2a1a:	0f 90       	pop	r0
    2a1c:	1f 90       	pop	r1
    2a1e:	18 95       	reti

00002a20 <__vector_19>:
    2a20:	1f 92       	push	r1
    2a22:	0f 92       	push	r0
    2a24:	0f b6       	in	r0, 0x3f	; 63
    2a26:	0f 92       	push	r0
    2a28:	11 24       	eor	r1, r1
    2a2a:	2f 93       	push	r18
    2a2c:	8f 93       	push	r24
    2a2e:	9f 93       	push	r25
    2a30:	ef 93       	push	r30
    2a32:	ff 93       	push	r31
    2a34:	80 91 94 04 	lds	r24, 0x0494	; 0x800494 <txhead>
    2a38:	20 91 93 04 	lds	r18, 0x0493	; 0x800493 <txtail>
    2a3c:	90 e0       	ldi	r25, 0x00	; 0
    2a3e:	82 1b       	sub	r24, r18
    2a40:	91 09       	sbc	r25, r1
    2a42:	8f 73       	andi	r24, 0x3F	; 63
    2a44:	99 27       	eor	r25, r25
    2a46:	89 2b       	or	r24, r25
    2a48:	79 f0       	breq	.+30     	; 0x2a68 <__vector_19+0x48>
    2a4a:	e0 91 93 04 	lds	r30, 0x0493	; 0x800493 <txtail>
    2a4e:	f0 e0       	ldi	r31, 0x00	; 0
    2a50:	ec 58       	subi	r30, 0x8C	; 140
    2a52:	fa 4f       	sbci	r31, 0xFA	; 250
    2a54:	80 81       	ld	r24, Z
    2a56:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    2a5a:	80 91 93 04 	lds	r24, 0x0493	; 0x800493 <txtail>
    2a5e:	8f 5f       	subi	r24, 0xFF	; 255
    2a60:	8f 73       	andi	r24, 0x3F	; 63
    2a62:	80 93 93 04 	sts	0x0493, r24	; 0x800493 <txtail>
    2a66:	05 c0       	rjmp	.+10     	; 0x2a72 <__vector_19+0x52>
    2a68:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2a6c:	8f 7d       	andi	r24, 0xDF	; 223
    2a6e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2a72:	ff 91       	pop	r31
    2a74:	ef 91       	pop	r30
    2a76:	9f 91       	pop	r25
    2a78:	8f 91       	pop	r24
    2a7a:	2f 91       	pop	r18
    2a7c:	0f 90       	pop	r0
    2a7e:	0f be       	out	0x3f, r0	; 63
    2a80:	0f 90       	pop	r0
    2a82:	1f 90       	pop	r1
    2a84:	18 95       	reti

00002a86 <serial_rxchars>:
    2a86:	80 91 96 04 	lds	r24, 0x0496	; 0x800496 <rxhead>
    2a8a:	90 91 95 04 	lds	r25, 0x0495	; 0x800495 <rxtail>
    2a8e:	89 1b       	sub	r24, r25
    2a90:	8f 73       	andi	r24, 0x3F	; 63
    2a92:	08 95       	ret

00002a94 <serial_popchar>:
    2a94:	80 91 96 04 	lds	r24, 0x0496	; 0x800496 <rxhead>
    2a98:	20 91 95 04 	lds	r18, 0x0495	; 0x800495 <rxtail>
    2a9c:	90 e0       	ldi	r25, 0x00	; 0
    2a9e:	82 1b       	sub	r24, r18
    2aa0:	91 09       	sbc	r25, r1
    2aa2:	8f 73       	andi	r24, 0x3F	; 63
    2aa4:	99 27       	eor	r25, r25
    2aa6:	89 2b       	or	r24, r25
    2aa8:	c1 f0       	breq	.+48     	; 0x2ada <serial_popchar+0x46>
    2aaa:	e0 91 95 04 	lds	r30, 0x0495	; 0x800495 <rxtail>
    2aae:	f0 e0       	ldi	r31, 0x00	; 0
    2ab0:	ec 5c       	subi	r30, 0xCC	; 204
    2ab2:	fa 4f       	sbci	r31, 0xFA	; 250
    2ab4:	80 81       	ld	r24, Z
    2ab6:	90 91 95 04 	lds	r25, 0x0495	; 0x800495 <rxtail>
    2aba:	9f 5f       	subi	r25, 0xFF	; 255
    2abc:	9f 73       	andi	r25, 0x3F	; 63
    2abe:	90 93 95 04 	sts	0x0495, r25	; 0x800495 <rxtail>
    2ac2:	90 91 99 04 	lds	r25, 0x0499	; 0x800499 <socket_mode>
    2ac6:	99 23       	and	r25, r25
    2ac8:	49 f0       	breq	.+18     	; 0x2adc <serial_popchar+0x48>
    2aca:	8d 30       	cpi	r24, 0x0D	; 13
    2acc:	39 f4       	brne	.+14     	; 0x2adc <serial_popchar+0x48>
    2ace:	90 91 97 04 	lds	r25, 0x0497	; 0x800497 <packet_available>
    2ad2:	91 50       	subi	r25, 0x01	; 1
    2ad4:	90 93 97 04 	sts	0x0497, r25	; 0x800497 <packet_available>
    2ad8:	08 95       	ret
    2ada:	80 e0       	ldi	r24, 0x00	; 0
    2adc:	08 95       	ret

00002ade <serial_isconnected>:
    2ade:	81 e0       	ldi	r24, 0x01	; 1
    2ae0:	80 93 99 04 	sts	0x0499, r24	; 0x800499 <socket_mode>
    2ae4:	80 91 96 04 	lds	r24, 0x0496	; 0x800496 <rxhead>
    2ae8:	20 91 95 04 	lds	r18, 0x0495	; 0x800495 <rxtail>
    2aec:	90 e0       	ldi	r25, 0x00	; 0
    2aee:	82 1b       	sub	r24, r18
    2af0:	91 09       	sbc	r25, r1
    2af2:	8f 73       	andi	r24, 0x3F	; 63
    2af4:	99 27       	eor	r25, r25
    2af6:	89 2b       	or	r24, r25
    2af8:	b1 f0       	breq	.+44     	; 0x2b26 <serial_isconnected+0x48>
    2afa:	e0 91 95 04 	lds	r30, 0x0495	; 0x800495 <rxtail>
    2afe:	f0 e0       	ldi	r31, 0x00	; 0
    2b00:	ec 5c       	subi	r30, 0xCC	; 204
    2b02:	fa 4f       	sbci	r31, 0xFA	; 250
    2b04:	80 81       	ld	r24, Z
    2b06:	84 30       	cpi	r24, 0x04	; 4
    2b08:	71 f4       	brne	.+28     	; 0x2b26 <serial_isconnected+0x48>
    2b0a:	10 92 98 04 	sts	0x0498, r1	; 0x800498 <socket_connected>
    2b0e:	e0 91 95 04 	lds	r30, 0x0495	; 0x800495 <rxtail>
    2b12:	f0 e0       	ldi	r31, 0x00	; 0
    2b14:	ec 5c       	subi	r30, 0xCC	; 204
    2b16:	fa 4f       	sbci	r31, 0xFA	; 250
    2b18:	80 81       	ld	r24, Z
    2b1a:	80 91 95 04 	lds	r24, 0x0495	; 0x800495 <rxtail>
    2b1e:	8f 5f       	subi	r24, 0xFF	; 255
    2b20:	8f 73       	andi	r24, 0x3F	; 63
    2b22:	80 93 95 04 	sts	0x0495, r24	; 0x800495 <rxtail>
    2b26:	80 91 98 04 	lds	r24, 0x0498	; 0x800498 <socket_connected>
    2b2a:	08 95       	ret

00002b2c <serial_is_packet_ready>:
    2b2c:	80 91 97 04 	lds	r24, 0x0497	; 0x800497 <packet_available>
    2b30:	08 95       	ret

00002b32 <serial_writechar>:
    2b32:	0f b6       	in	r0, 0x3f	; 63
    2b34:	07 fe       	sbrs	r0, 7
    2b36:	0e c0       	rjmp	.+28     	; 0x2b54 <serial_writechar+0x22>
    2b38:	20 91 93 04 	lds	r18, 0x0493	; 0x800493 <txtail>
    2b3c:	90 91 94 04 	lds	r25, 0x0494	; 0x800494 <txhead>
    2b40:	30 e0       	ldi	r19, 0x00	; 0
    2b42:	29 1b       	sub	r18, r25
    2b44:	31 09       	sbc	r19, r1
    2b46:	21 50       	subi	r18, 0x01	; 1
    2b48:	31 09       	sbc	r19, r1
    2b4a:	2f 73       	andi	r18, 0x3F	; 63
    2b4c:	33 27       	eor	r19, r19
    2b4e:	23 2b       	or	r18, r19
    2b50:	99 f3       	breq	.-26     	; 0x2b38 <serial_writechar+0x6>
    2b52:	0d c0       	rjmp	.+26     	; 0x2b6e <serial_writechar+0x3c>
    2b54:	20 91 93 04 	lds	r18, 0x0493	; 0x800493 <txtail>
    2b58:	90 91 94 04 	lds	r25, 0x0494	; 0x800494 <txhead>
    2b5c:	30 e0       	ldi	r19, 0x00	; 0
    2b5e:	29 1b       	sub	r18, r25
    2b60:	31 09       	sbc	r19, r1
    2b62:	21 50       	subi	r18, 0x01	; 1
    2b64:	31 09       	sbc	r19, r1
    2b66:	2f 73       	andi	r18, 0x3F	; 63
    2b68:	33 27       	eor	r19, r19
    2b6a:	23 2b       	or	r18, r19
    2b6c:	61 f0       	breq	.+24     	; 0x2b86 <serial_writechar+0x54>
    2b6e:	e0 91 94 04 	lds	r30, 0x0494	; 0x800494 <txhead>
    2b72:	f0 e0       	ldi	r31, 0x00	; 0
    2b74:	ec 58       	subi	r30, 0x8C	; 140
    2b76:	fa 4f       	sbci	r31, 0xFA	; 250
    2b78:	80 83       	st	Z, r24
    2b7a:	80 91 94 04 	lds	r24, 0x0494	; 0x800494 <txhead>
    2b7e:	8f 5f       	subi	r24, 0xFF	; 255
    2b80:	8f 73       	andi	r24, 0x3F	; 63
    2b82:	80 93 94 04 	sts	0x0494, r24	; 0x800494 <txhead>
    2b86:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2b8a:	80 62       	ori	r24, 0x20	; 32
    2b8c:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2b90:	08 95       	ret

00002b92 <serial_writestr>:
    2b92:	1f 93       	push	r17
    2b94:	cf 93       	push	r28
    2b96:	df 93       	push	r29
    2b98:	ec 01       	movw	r28, r24
    2b9a:	80 e0       	ldi	r24, 0x00	; 0
    2b9c:	11 e0       	ldi	r17, 0x01	; 1
    2b9e:	18 0f       	add	r17, r24
    2ba0:	fe 01       	movw	r30, r28
    2ba2:	e8 0f       	add	r30, r24
    2ba4:	f1 1d       	adc	r31, r1
    2ba6:	80 81       	ld	r24, Z
    2ba8:	88 23       	and	r24, r24
    2baa:	21 f0       	breq	.+8      	; 0x2bb4 <serial_writestr+0x22>
    2bac:	0e 94 99 15 	call	0x2b32	; 0x2b32 <serial_writechar>
    2bb0:	81 2f       	mov	r24, r17
    2bb2:	f4 cf       	rjmp	.-24     	; 0x2b9c <serial_writestr+0xa>
    2bb4:	df 91       	pop	r29
    2bb6:	cf 91       	pop	r28
    2bb8:	1f 91       	pop	r17
    2bba:	08 95       	ret

00002bbc <serial_writestr_P>:
    2bbc:	1f 93       	push	r17
    2bbe:	cf 93       	push	r28
    2bc0:	df 93       	push	r29
    2bc2:	ec 01       	movw	r28, r24
    2bc4:	80 e0       	ldi	r24, 0x00	; 0
    2bc6:	11 e0       	ldi	r17, 0x01	; 1
    2bc8:	18 0f       	add	r17, r24
    2bca:	fe 01       	movw	r30, r28
    2bcc:	e8 0f       	add	r30, r24
    2bce:	f1 1d       	adc	r31, r1
    2bd0:	84 91       	lpm	r24, Z
    2bd2:	88 23       	and	r24, r24
    2bd4:	21 f0       	breq	.+8      	; 0x2bde <serial_writestr_P+0x22>
    2bd6:	0e 94 99 15 	call	0x2b32	; 0x2b32 <serial_writechar>
    2bda:	81 2f       	mov	r24, r17
    2bdc:	f4 cf       	rjmp	.-24     	; 0x2bc6 <serial_writestr_P+0xa>
    2bde:	df 91       	pop	r29
    2be0:	cf 91       	pop	r28
    2be2:	1f 91       	pop	r17
    2be4:	08 95       	ret

00002be6 <__mulsi3>:
    2be6:	db 01       	movw	r26, r22
    2be8:	8f 93       	push	r24
    2bea:	9f 93       	push	r25
    2bec:	0e 94 81 16 	call	0x2d02	; 0x2d02 <__muluhisi3>
    2bf0:	bf 91       	pop	r27
    2bf2:	af 91       	pop	r26
    2bf4:	a2 9f       	mul	r26, r18
    2bf6:	80 0d       	add	r24, r0
    2bf8:	91 1d       	adc	r25, r1
    2bfa:	a3 9f       	mul	r26, r19
    2bfc:	90 0d       	add	r25, r0
    2bfe:	b2 9f       	mul	r27, r18
    2c00:	90 0d       	add	r25, r0
    2c02:	11 24       	eor	r1, r1
    2c04:	08 95       	ret

00002c06 <__udivmodhi4>:
    2c06:	aa 1b       	sub	r26, r26
    2c08:	bb 1b       	sub	r27, r27
    2c0a:	51 e1       	ldi	r21, 0x11	; 17
    2c0c:	07 c0       	rjmp	.+14     	; 0x2c1c <__udivmodhi4_ep>

00002c0e <__udivmodhi4_loop>:
    2c0e:	aa 1f       	adc	r26, r26
    2c10:	bb 1f       	adc	r27, r27
    2c12:	a6 17       	cp	r26, r22
    2c14:	b7 07       	cpc	r27, r23
    2c16:	10 f0       	brcs	.+4      	; 0x2c1c <__udivmodhi4_ep>
    2c18:	a6 1b       	sub	r26, r22
    2c1a:	b7 0b       	sbc	r27, r23

00002c1c <__udivmodhi4_ep>:
    2c1c:	88 1f       	adc	r24, r24
    2c1e:	99 1f       	adc	r25, r25
    2c20:	5a 95       	dec	r21
    2c22:	a9 f7       	brne	.-22     	; 0x2c0e <__udivmodhi4_loop>
    2c24:	80 95       	com	r24
    2c26:	90 95       	com	r25
    2c28:	bc 01       	movw	r22, r24
    2c2a:	cd 01       	movw	r24, r26
    2c2c:	08 95       	ret

00002c2e <__divmodhi4>:
    2c2e:	97 fb       	bst	r25, 7
    2c30:	07 2e       	mov	r0, r23
    2c32:	16 f4       	brtc	.+4      	; 0x2c38 <__divmodhi4+0xa>
    2c34:	00 94       	com	r0
    2c36:	07 d0       	rcall	.+14     	; 0x2c46 <__divmodhi4_neg1>
    2c38:	77 fd       	sbrc	r23, 7
    2c3a:	09 d0       	rcall	.+18     	; 0x2c4e <__divmodhi4_neg2>
    2c3c:	0e 94 03 16 	call	0x2c06	; 0x2c06 <__udivmodhi4>
    2c40:	07 fc       	sbrc	r0, 7
    2c42:	05 d0       	rcall	.+10     	; 0x2c4e <__divmodhi4_neg2>
    2c44:	3e f4       	brtc	.+14     	; 0x2c54 <__divmodhi4_exit>

00002c46 <__divmodhi4_neg1>:
    2c46:	90 95       	com	r25
    2c48:	81 95       	neg	r24
    2c4a:	9f 4f       	sbci	r25, 0xFF	; 255
    2c4c:	08 95       	ret

00002c4e <__divmodhi4_neg2>:
    2c4e:	70 95       	com	r23
    2c50:	61 95       	neg	r22
    2c52:	7f 4f       	sbci	r23, 0xFF	; 255

00002c54 <__divmodhi4_exit>:
    2c54:	08 95       	ret

00002c56 <__udivmodsi4>:
    2c56:	a1 e2       	ldi	r26, 0x21	; 33
    2c58:	1a 2e       	mov	r1, r26
    2c5a:	aa 1b       	sub	r26, r26
    2c5c:	bb 1b       	sub	r27, r27
    2c5e:	fd 01       	movw	r30, r26
    2c60:	0d c0       	rjmp	.+26     	; 0x2c7c <__udivmodsi4_ep>

00002c62 <__udivmodsi4_loop>:
    2c62:	aa 1f       	adc	r26, r26
    2c64:	bb 1f       	adc	r27, r27
    2c66:	ee 1f       	adc	r30, r30
    2c68:	ff 1f       	adc	r31, r31
    2c6a:	a2 17       	cp	r26, r18
    2c6c:	b3 07       	cpc	r27, r19
    2c6e:	e4 07       	cpc	r30, r20
    2c70:	f5 07       	cpc	r31, r21
    2c72:	20 f0       	brcs	.+8      	; 0x2c7c <__udivmodsi4_ep>
    2c74:	a2 1b       	sub	r26, r18
    2c76:	b3 0b       	sbc	r27, r19
    2c78:	e4 0b       	sbc	r30, r20
    2c7a:	f5 0b       	sbc	r31, r21

00002c7c <__udivmodsi4_ep>:
    2c7c:	66 1f       	adc	r22, r22
    2c7e:	77 1f       	adc	r23, r23
    2c80:	88 1f       	adc	r24, r24
    2c82:	99 1f       	adc	r25, r25
    2c84:	1a 94       	dec	r1
    2c86:	69 f7       	brne	.-38     	; 0x2c62 <__udivmodsi4_loop>
    2c88:	60 95       	com	r22
    2c8a:	70 95       	com	r23
    2c8c:	80 95       	com	r24
    2c8e:	90 95       	com	r25
    2c90:	9b 01       	movw	r18, r22
    2c92:	ac 01       	movw	r20, r24
    2c94:	bd 01       	movw	r22, r26
    2c96:	cf 01       	movw	r24, r30
    2c98:	08 95       	ret

00002c9a <__divmodsi4>:
    2c9a:	05 2e       	mov	r0, r21
    2c9c:	97 fb       	bst	r25, 7
    2c9e:	1e f4       	brtc	.+6      	; 0x2ca6 <__divmodsi4+0xc>
    2ca0:	00 94       	com	r0
    2ca2:	0e 94 64 16 	call	0x2cc8	; 0x2cc8 <__negsi2>
    2ca6:	57 fd       	sbrc	r21, 7
    2ca8:	07 d0       	rcall	.+14     	; 0x2cb8 <__divmodsi4_neg2>
    2caa:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <__udivmodsi4>
    2cae:	07 fc       	sbrc	r0, 7
    2cb0:	03 d0       	rcall	.+6      	; 0x2cb8 <__divmodsi4_neg2>
    2cb2:	4e f4       	brtc	.+18     	; 0x2cc6 <__divmodsi4_exit>
    2cb4:	0c 94 64 16 	jmp	0x2cc8	; 0x2cc8 <__negsi2>

00002cb8 <__divmodsi4_neg2>:
    2cb8:	50 95       	com	r21
    2cba:	40 95       	com	r20
    2cbc:	30 95       	com	r19
    2cbe:	21 95       	neg	r18
    2cc0:	3f 4f       	sbci	r19, 0xFF	; 255
    2cc2:	4f 4f       	sbci	r20, 0xFF	; 255
    2cc4:	5f 4f       	sbci	r21, 0xFF	; 255

00002cc6 <__divmodsi4_exit>:
    2cc6:	08 95       	ret

00002cc8 <__negsi2>:
    2cc8:	90 95       	com	r25
    2cca:	80 95       	com	r24
    2ccc:	70 95       	com	r23
    2cce:	61 95       	neg	r22
    2cd0:	7f 4f       	sbci	r23, 0xFF	; 255
    2cd2:	8f 4f       	sbci	r24, 0xFF	; 255
    2cd4:	9f 4f       	sbci	r25, 0xFF	; 255
    2cd6:	08 95       	ret

00002cd8 <__tablejump2__>:
    2cd8:	ee 0f       	add	r30, r30
    2cda:	ff 1f       	adc	r31, r31
    2cdc:	05 90       	lpm	r0, Z+
    2cde:	f4 91       	lpm	r31, Z
    2ce0:	e0 2d       	mov	r30, r0
    2ce2:	09 94       	ijmp

00002ce4 <__umulhisi3>:
    2ce4:	a2 9f       	mul	r26, r18
    2ce6:	b0 01       	movw	r22, r0
    2ce8:	b3 9f       	mul	r27, r19
    2cea:	c0 01       	movw	r24, r0
    2cec:	a3 9f       	mul	r26, r19
    2cee:	70 0d       	add	r23, r0
    2cf0:	81 1d       	adc	r24, r1
    2cf2:	11 24       	eor	r1, r1
    2cf4:	91 1d       	adc	r25, r1
    2cf6:	b2 9f       	mul	r27, r18
    2cf8:	70 0d       	add	r23, r0
    2cfa:	81 1d       	adc	r24, r1
    2cfc:	11 24       	eor	r1, r1
    2cfe:	91 1d       	adc	r25, r1
    2d00:	08 95       	ret

00002d02 <__muluhisi3>:
    2d02:	0e 94 72 16 	call	0x2ce4	; 0x2ce4 <__umulhisi3>
    2d06:	a5 9f       	mul	r26, r21
    2d08:	90 0d       	add	r25, r0
    2d0a:	b4 9f       	mul	r27, r20
    2d0c:	90 0d       	add	r25, r0
    2d0e:	a4 9f       	mul	r26, r20
    2d10:	80 0d       	add	r24, r0
    2d12:	91 1d       	adc	r25, r1
    2d14:	11 24       	eor	r1, r1
    2d16:	08 95       	ret

00002d18 <strlen>:
    2d18:	fc 01       	movw	r30, r24
    2d1a:	01 90       	ld	r0, Z+
    2d1c:	00 20       	and	r0, r0
    2d1e:	e9 f7       	brne	.-6      	; 0x2d1a <strlen+0x2>
    2d20:	80 95       	com	r24
    2d22:	90 95       	com	r25
    2d24:	8e 0f       	add	r24, r30
    2d26:	9f 1f       	adc	r25, r31
    2d28:	08 95       	ret

00002d2a <_exit>:
    2d2a:	f8 94       	cli

00002d2c <__stop_program>:
    2d2c:	ff cf       	rjmp	.-2      	; 0x2d2c <__stop_program>
