// Seed: 2033261410
module module_0 (
    input supply0 id_0,
    input supply1 id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input logic id_0
    , id_12,
    output tri id_1,
    output supply0 id_2,
    output uwire id_3,
    output tri id_4,
    output uwire id_5,
    output uwire id_6,
    output logic id_7,
    input logic id_8,
    input supply1 id_9,
    output wire id_10
);
  logic id_13 = id_8;
  logic id_14 = id_8;
  id_15 :
  assert property (@(posedge (1)) id_12)
  else $display(id_14);
  assign id_1 = 1;
  wire id_16;
  always @(*) begin : LABEL_0
    id_7 <= id_13;
    `define pp_17 0
    `pp_17[1-:1] <= id_0;
  end
  module_0 modCall_1 (
      id_9,
      id_9
  );
  assign modCall_1.id_0 = 0;
  wire id_18;
endmodule
