\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1afu__dfh}{dummy\+\_\+afu\+::afu\+\_\+dfh}} }{\pageref{uniondummy__afu_1_1afu__dfh}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1busy}{opae\+::fpga\+::types\+::busy}} }{\pageref{classopae_1_1fpga_1_1types_1_1busy}}{}
\item\contentsline{section}{\mbox{\hyperlink{classCSR__MGR}{C\+S\+R\+\_\+\+M\+GR}} }{\pageref{classCSR__MGR}}{}
\item\contentsline{section}{\mbox{\hyperlink{classdummy__afu_1_1ddr__test}{dummy\+\_\+afu\+::ddr\+\_\+test}} }{\pageref{classdummy__afu_1_1ddr__test}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1ddr__test__bank0__stat}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank0\+\_\+stat}} }{\pageref{uniondummy__afu_1_1ddr__test__bank0__stat}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1ddr__test__bank1__stat}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank1\+\_\+stat}} }{\pageref{uniondummy__afu_1_1ddr__test__bank1__stat}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1ddr__test__bank2__stat}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank2\+\_\+stat}} }{\pageref{uniondummy__afu_1_1ddr__test__bank2__stat}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1ddr__test__bank3__stat}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank3\+\_\+stat}} }{\pageref{uniondummy__afu_1_1ddr__test__bank3__stat}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1ddr__test__ctrl}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+ctrl}} }{\pageref{uniondummy__afu_1_1ddr__test__ctrl}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1ddr__test__stat}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+stat}} }{\pageref{uniondummy__afu_1_1ddr__test__stat}}{}
\item\contentsline{section}{\mbox{\hyperlink{classdummy__afu_1_1dummy__afu}{dummy\+\_\+afu\+::dummy\+\_\+afu}} }{\pageref{classdummy__afu_1_1dummy__afu}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1error}{opae\+::fpga\+::types\+::error}} \\*An error object represents an error register for a resource. This is used to read out the raw value in the register. No parsing is done by this class }{\pageref{classopae_1_1fpga_1_1types_1_1error}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1event}{opae\+::fpga\+::types\+::event}} \\*Wraps fpga event routines in O\+P\+AE C }{\pageref{classopae_1_1fpga_1_1types_1_1event}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1except}{opae\+::fpga\+::types\+::except}} }{\pageref{classopae_1_1fpga_1_1types_1_1except}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1exception}{opae\+::fpga\+::types\+::exception}} }{\pageref{classopae_1_1fpga_1_1types_1_1exception}}{}
\item\contentsline{section}{\mbox{\hyperlink{structopae_1_1fpga_1_1types_1_1guid__t}{opae\+::fpga\+::types\+::guid\+\_\+t}} }{\pageref{structopae_1_1fpga_1_1types_1_1guid__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1handle}{opae\+::fpga\+::types\+::handle}} }{\pageref{classopae_1_1fpga_1_1types_1_1handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhssi__100g__cmd}{hssi\+\_\+100g\+\_\+cmd}} }{\pageref{classhssi__100g__cmd}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhssi__10g__cmd}{hssi\+\_\+10g\+\_\+cmd}} }{\pageref{classhssi__10g__cmd}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhssi__afu}{hssi\+\_\+afu}} }{\pageref{classhssi__afu}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhssi__cmd}{hssi\+\_\+cmd}} }{\pageref{classhssi__cmd}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1invalid__param}{opae\+::fpga\+::types\+::invalid\+\_\+param}} }{\pageref{classopae_1_1fpga_1_1types_1_1invalid__param}}{}
\item\contentsline{section}{\mbox{\hyperlink{classdummy__afu_1_1lpbk__test}{dummy\+\_\+afu\+::lpbk\+\_\+test}} }{\pageref{classdummy__afu_1_1lpbk__test}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1mem__test__ctrl}{dummy\+\_\+afu\+::mem\+\_\+test\+\_\+ctrl}} }{\pageref{uniondummy__afu_1_1mem__test__ctrl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classdummy__afu_1_1mmio__test}{dummy\+\_\+afu\+::mmio\+\_\+test}} }{\pageref{classdummy__afu_1_1mmio__test}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1no__access}{opae\+::fpga\+::types\+::no\+\_\+access}} }{\pageref{classopae_1_1fpga_1_1types_1_1no__access}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1no__daemon}{opae\+::fpga\+::types\+::no\+\_\+daemon}} }{\pageref{classopae_1_1fpga_1_1types_1_1no__daemon}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1no__driver}{opae\+::fpga\+::types\+::no\+\_\+driver}} }{\pageref{classopae_1_1fpga_1_1types_1_1no__driver}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1no__memory}{opae\+::fpga\+::types\+::no\+\_\+memory}} }{\pageref{classopae_1_1fpga_1_1types_1_1no__memory}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1not__found}{opae\+::fpga\+::types\+::not\+\_\+found}} }{\pageref{classopae_1_1fpga_1_1types_1_1not__found}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1not__supported}{opae\+::fpga\+::types\+::not\+\_\+supported}} }{\pageref{classopae_1_1fpga_1_1types_1_1not__supported}}{}
\item\contentsline{section}{\mbox{\hyperlink{classOPAE__SVC__WRAPPER}{O\+P\+A\+E\+\_\+\+S\+V\+C\+\_\+\+W\+R\+A\+P\+P\+ER}} }{\pageref{classOPAE__SVC__WRAPPER}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1properties}{opae\+::fpga\+::types\+::properties}} }{\pageref{classopae_1_1fpga_1_1types_1_1properties}}{}
\item\contentsline{section}{\mbox{\hyperlink{structopae_1_1fpga_1_1types_1_1pvalue}{opae\+::fpga\+::types\+::pvalue$<$ T $>$}} \\*Wraps O\+P\+AE properties defined in the O\+P\+AE C A\+PI by associating an {\ttfamily fpga\+\_\+properties} reference with the getters and setters defined for a property }{\pageref{structopae_1_1fpga_1_1types_1_1pvalue}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1reconf__error}{opae\+::fpga\+::types\+::reconf\+\_\+error}} }{\pageref{classopae_1_1fpga_1_1types_1_1reconf__error}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1shared__buffer}{opae\+::fpga\+::types\+::shared\+\_\+buffer}} }{\pageref{classopae_1_1fpga_1_1types_1_1shared__buffer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1src__location}{opae\+::fpga\+::types\+::src\+\_\+location}} \\*Identify a particular line in a source file }{\pageref{classopae_1_1fpga_1_1types_1_1src__location}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1sysobject}{opae\+::fpga\+::types\+::sysobject}} }{\pageref{classopae_1_1fpga_1_1types_1_1sysobject}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1token}{opae\+::fpga\+::types\+::token}} }{\pageref{classopae_1_1fpga_1_1types_1_1token}}{}
\item\contentsline{section}{\mbox{\hyperlink{structopae_1_1fpga_1_1types_1_1event_1_1type__t}{opae\+::fpga\+::types\+::event\+::type\+\_\+t}} \\*C++ struct that is interchangeable with fpga\+\_\+event\+\_\+type enum }{\pageref{structopae_1_1fpga_1_1types_1_1event_1_1type__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1version}{opae\+::fpga\+::types\+::version}} }{\pageref{classopae_1_1fpga_1_1types_1_1version}}{}
\end{DoxyCompactList}
