<div align="center">

# Deeds Simulation: Advance Lift Controller System
<table>
  <thead>
    <tr>
      <th align="center">Group Member</th>
      <th align="center">GitHub Profile</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>Cheng Zhi Min</td>
      <td align="center">me :D</td>
    </tr>
    <tr>
      <td>Lim Li Jing</td>
      <td align="center"><a href="https://github.com/limlijing"><img alt="Static Badge" src="https://img.shields.io/badge/view-blue"></a></td>
    </tr>
    <tr>
      <td>Lim Li Ning</td>
      <td align="center"><a href="https://github.com/limlining"><img alt="Static Badge" src="https://img.shields.io/badge/view-blue"></a></td>
    </tr>
    <tr>
      <td>Ng Xuan Yee</td>
      <td align="center"><a href="https://github.com/XuanYee06"><img alt="Static Badge" src="https://img.shields.io/badge/view-blue"></a></td>
    </tr>
  </tbody>
</table>
</div>
<div align="justify">

## üéØProject Overview
The idea for this project revolves around designing and simulating a practical control system for an 8-storey building ranging from floor 0 to 7. It fills a gap that exists between digital logic ideas, like flip-flop, counter, and comparator circuits, and their physical implementation. The project is tailored to meet new security issues with a password authentication mechanism with 4 digits.

## üõ†Ô∏èTechnical Stack & Skills
- **Software**: Deeds (Digital Citcuit Simulator).
- **Sequential Logic**: Designed a 3-bit synchronous up/down counter using negative-edge triggered D flip-flops for floor tracking.
- **Combinational Logic**: Utilized 3-bit comparators for floor matching and 4-to-16 decoders for password processing.
- **Optimization**: Derived logic expressions using Karnaugh Maps (K-Maps) to ensure efficient hardware implementation.

## üìùProject Requirements
<table>
  <thead>
    <tr>
      <th align="center">Aspect</th>
      <th align="center">Link</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>Report</td>
      <td align="center"><a href="https://drive.google.com/file/d/1V_G3geLNAM8j2k0K-J0jJbf0qcb6c6vp/view?usp=sharing"><img alt="Static Badge" src="https://img.shields.io/badge/view-blue"></a></td>
    </tr>
    <tr>
      <td>Slide Presentation</td>
      <td align="center"><a href="https://www.canva.com/design/DAG9zTIcVQc/R2-Y8wjBEb0-7CbcS4OG-A/view?utm_content=DAG9zTIcVQc&utm_campaign=designshare&utm_medium=link2&utm_source=uniquelinks&utlId=ha223328918"><img alt="Static Badge" src="https://img.shields.io/badge/view-blue"></a></td>
    </tr>
    <tr>
      <td>Video Presentation</td>
      <td align="center"><a href="https://drive.google.com/file/d/1k-7kjdjgd-gKD8ftl0ZkdxR9uVfbl8bB/view?usp=drive_link"><img alt="Static Badge" src="https://img.shields.io/badge/view-blue"></a></td>
    </tr>
    <tr>
      <td>Deeds Design Circuit</td>
      <td align="center"><a href="https://github.com/zhiminnnnn/DL/blob/main/deeds%20design%20circuit.md"><img alt="Static Badge" src="https://img.shields.io/badge/view-blue"></a></td>
    </tr>
    <tr>
      <td>Demo</td>
      <td align="center"><a href="https://drive.google.com/file/d/1uGzXgmPPR2nlKNAhZm3Hz8JlKdmfJj4H/view?usp=drive_link"><img alt="Static Badge" src="https://img.shields.io/badge/view-blue"></a></td>
    </tr>
  </tbody>
</table>

## üí°Reflection
>_Through this project, I was able to gain a deeper insight into the implementation of sequential and combinational logic in a digital system from a technical perspective. The design of a 3-bit up and down synchronous counter using negative edge triggered D flip-flops has helped me use concepts of state diagram, state table, and Karnaugh maps in determining the next state expressions of a system accurately, and also use these expressions in the Deeds simulator software to interpret their effects on the system‚Äôs operations through the Boolean expressions in a theoretical environment._
>
>_One of the most challenging tasks was technically, in relation to making sure that there was proper synchronization between the counter circuit, comparator circuit, and clock enabler circuit. Even the slightest error in this regard resulted in faulty transitions or oscillations between states. After careful debugging and simulation, I was able to learn how to effectively track signal flows in the circuit to ensure proper flip-flop inputs and outputs, and that the clock was enabled when it was supposed to be._
>
>_Moreover, the incorporation of the password authentication process increased my comprehensions about decoders, logic gating, and designing systems with a focus on security. This was the procedure involved in designing the constrained password try routine with the DFF design as the 2-bit down counter that revealed how digital logic can be effectively harnessed to address the concern about limiting unauthorized attempts. Therefore, my experience with this project has reinforced my competency in designing complex digital systems and has encouraged me to further develop something involving advanced digital logical notions._
</div>
