Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  6 02:38:45 2024
| Host         : DESKTOP-JBTK6O5 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 19
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 19         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on HD_INT relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i2c_scl relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i2c_sda relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on rst relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on start relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on HD_CLK relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on HD_DE relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on HD_HSYNC relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on HD_VSYNC relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LD[0] relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LD[1] relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LD[2] relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LD[3] relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LD[4] relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LD[5] relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on LD[6] relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on LD[7] relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on i2c_scl relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on i2c_sda relative to the rising and/or falling clock edge(s) of clk100MHz.
Related violations: <none>


