/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Header providing constants for Rockchip pinctrl bindings.
 *
 * Copyright (c) 2013 MundoReader S.L.
 * Author: Heiko Stuebner <heiko@sntech.de>
 */

#ifndef __DT_BINDINGS_ROCKCHIP_PINCTRL_H__
#define __DT_BINDINGS_ROCKCHIP_PINCTRL_H__

#define RK_PA0		0
#define RK_PA1		1
#define RK_PA2		2
#define RK_PA3		3
#define RK_PA4		4
#define RK_PA5		5
#define RK_PA6		6
#define RK_PA7		7
#define RK_PB0		8
#define RK_PB1		9
#define RK_PB2		10
#define RK_PB3		11
#define RK_PB4		12
#define RK_PB5		13
#define RK_PB6		14
#define RK_PB7		15
#define RK_PC0		16
#define RK_PC1		17
#define RK_PC2		18
#define RK_PC3		19
#define RK_PC4		20
#define RK_PC5		21
#define RK_PC6		22
#define RK_PC7		23
#define RK_PD0		24
#define RK_PD1		25
#define RK_PD2		26
#define RK_PD3		27
#define RK_PD4		28
#define RK_PD5		29
#define RK_PD6		30
#define RK_PD7		31

#define RK_FUNC_GPIO	0

#define RK_GPIO0_A0	0
#define RK_GPIO0_A1	1
#define RK_GPIO0_A2	2
#define RK_GPIO0_A3	3
#define RK_GPIO0_A4	4
#define RK_GPIO0_A5	5
#define RK_GPIO0_A6	6
#define RK_GPIO0_A7	7
#define RK_GPIO0_B0	8
#define RK_GPIO0_B1	9
#define RK_GPIO0_B2	10
#define RK_GPIO0_B3	11
#define RK_GPIO0_B4	12
#define RK_GPIO0_B5	13
#define RK_GPIO0_B6	14
#define RK_GPIO0_B7	15
#define RK_GPIO0_C0	16
#define RK_GPIO0_C1	17
#define RK_GPIO0_C2	18
#define RK_GPIO0_C3	19
#define RK_GPIO0_C4	20
#define RK_GPIO0_C5	21
#define RK_GPIO0_C6	22
#define RK_GPIO0_C7	23
#define RK_GPIO0_D0	24
#define RK_GPIO0_D1	25
#define RK_GPIO0_D2	26
#define RK_GPIO0_D3	27
#define RK_GPIO0_D4	28
#define RK_GPIO0_D5	29
#define RK_GPIO0_D6	30
#define RK_GPIO0_D7	31

#define RK_GPIO1_A0	32
#define RK_GPIO1_A1	33
#define RK_GPIO1_A2	34
#define RK_GPIO1_A3	35
#define RK_GPIO1_A4	36
#define RK_GPIO1_A5	37
#define RK_GPIO1_A6	38
#define RK_GPIO1_A7	39
#define RK_GPIO1_B0	40
#define RK_GPIO1_B1	41
#define RK_GPIO1_B2	42
#define RK_GPIO1_B3	43
#define RK_GPIO1_B4	44
#define RK_GPIO1_B5	45
#define RK_GPIO1_B6	46
#define RK_GPIO1_B7	47
#define RK_GPIO1_C0	48
#define RK_GPIO1_C1	49
#define RK_GPIO1_C2	50
#define RK_GPIO1_C3	51
#define RK_GPIO1_C4	52
#define RK_GPIO1_C5	53
#define RK_GPIO1_C6	54
#define RK_GPIO1_C7	55
#define RK_GPIO1_D0	56
#define RK_GPIO1_D1	57
#define RK_GPIO1_D2	58
#define RK_GPIO1_D3	59
#define RK_GPIO1_D4	60
#define RK_GPIO1_D5	61
#define RK_GPIO1_D6	62
#define RK_GPIO1_D7	63

#define RK_GPIO2_A0	64
#define RK_GPIO2_A1	65
#define RK_GPIO2_A2	66
#define RK_GPIO2_A3	67
#define RK_GPIO2_A4	68
#define RK_GPIO2_A5	69
#define RK_GPIO2_A6	70
#define RK_GPIO2_A7	71
#define RK_GPIO2_B0	72
#define RK_GPIO2_B1	73
#define RK_GPIO2_B2	74
#define RK_GPIO2_B3	75
#define RK_GPIO2_B4	76
#define RK_GPIO2_B5	77
#define RK_GPIO2_B6	78
#define RK_GPIO2_B7	79
#define RK_GPIO2_C0	80
#define RK_GPIO2_C1	81
#define RK_GPIO2_C2	82
#define RK_GPIO2_C3	83
#define RK_GPIO2_C4	84
#define RK_GPIO2_C5	85
#define RK_GPIO2_C6	86
#define RK_GPIO2_C7	87
#define RK_GPIO2_D0	88
#define RK_GPIO2_D1	89
#define RK_GPIO2_D2	90
#define RK_GPIO2_D3	91
#define RK_GPIO2_D4	92
#define RK_GPIO2_D5	93
#define RK_GPIO2_D6	94
#define RK_GPIO2_D7	95

#define RK_GPIO3_A0	96
#define RK_GPIO3_A1	97
#define RK_GPIO3_A2	98
#define RK_GPIO3_A3	99
#define RK_GPIO3_A4	100
#define RK_GPIO3_A5	101
#define RK_GPIO3_A6	102
#define RK_GPIO3_A7	103
#define RK_GPIO3_B0	104
#define RK_GPIO3_B1	105
#define RK_GPIO3_B2	106
#define RK_GPIO3_B3	107
#define RK_GPIO3_B4	108
#define RK_GPIO3_B5	109
#define RK_GPIO3_B6	110
#define RK_GPIO3_B7	111
#define RK_GPIO3_C0	112
#define RK_GPIO3_C1	113
#define RK_GPIO3_C2	114
#define RK_GPIO3_C3	115
#define RK_GPIO3_C4	116
#define RK_GPIO3_C5	117
#define RK_GPIO3_C6	118
#define RK_GPIO3_C7	119
#define RK_GPIO3_D0	120
#define RK_GPIO3_D1	121
#define RK_GPIO3_D2	122
#define RK_GPIO3_D3	123
#define RK_GPIO3_D4	124
#define RK_GPIO3_D5	125
#define RK_GPIO3_D6	126
#define RK_GPIO3_D7	127

#define RK_GPIO4_A0	128
#define RK_GPIO4_A1	129
#define RK_GPIO4_A2	130
#define RK_GPIO4_A3	131
#define RK_GPIO4_A4	132
#define RK_GPIO4_A5	133
#define RK_GPIO4_A6	134
#define RK_GPIO4_A7	135
#define RK_GPIO4_B0	136
#define RK_GPIO4_B1	137
#define RK_GPIO4_B2	138
#define RK_GPIO4_B3	139
#define RK_GPIO4_B4	140
#define RK_GPIO4_B5	141
#define RK_GPIO4_B6	142
#define RK_GPIO4_B7	143
#define RK_GPIO4_C0	144
#define RK_GPIO4_C1	145
#define RK_GPIO4_C2	146
#define RK_GPIO4_C3	147
#define RK_GPIO4_C4	148
#define RK_GPIO4_C5	149
#define RK_GPIO4_C6	150
#define RK_GPIO4_C7	151
#define RK_GPIO4_D0	152
#define RK_GPIO4_D1	153
#define RK_GPIO4_D2	154
#define RK_GPIO4_D3	155
#define RK_GPIO4_D4	156
#define RK_GPIO4_D5	157
#define RK_GPIO4_D6	158
#define RK_GPIO4_D7	159


#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_PINCTRL_ROCKCHIP_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_PINCTRL_ROCKCHIP_H_

/*
 * This file defines macros for Rockchip pinctrl properties
 * used in Device Tree.
 *
 * It is based on common Rockchip pinctrl patterns and Linux kernel bindings,
 * adapted for Zephyr. Users MUST verify values against the specific
 * Rockchip RK3588 datasheet.
 */

/*
 * Rockchip Pinctrl Encoding for 'rockchip,pins' property:
 *
 * The 'rockchip,pins' property in a pinctrl group node is an array of
 * 32-bit integers, where each 32-bit integer encodes the configuration
 * for a single pin.
 *
 * Encoding:
 * [31:10] - Reserved / Bank-specific data
 * [9:5]   - Pin number within the GPIO bank (0-31)
 * [4:0]   - GPIO Bank (e.g., 0 for GPIO0, 1 for GPIO1, etc.)
 *
 * The subsequent values in the 'rockchip,pins' array (after the pin number)
 * encode the function, pull-up/down, and drive strength.
 *
 * Example: <(RK_GPIO_BANK(0) | RK_GPIO_PIN(2)) RK_GPIO_FUNC_UART6 RK_PULL_NONE RK_DRV_DEFAULT>
 * - The first value combines bank and pin.
 * - The second value is the function.
 * - The third value is the pull state.
 * - The fourth value is the drive strength.
 */

/* Pin Number Encoding Helpers (for the first u32 in the group) */
// RK_GPIO_BANK(bank_idx): Extracts bank index from a combined pin value.
// RK_GPIO_PIN(pin_in_bank): Extracts pin number within bank from a combined pin value.
// RK_COMBINE_BANK_PIN(bank_idx, pin_in_bank): Combines bank and pin into a single value.
// Based on Linux's include/dt-bindings/gpio/rockchip.h
#define RK_COMBINE_BANK_PIN(bank, pin)  (((bank) << 5) | (pin))
#define RK_GPIO_BANK(pin_val)           ((pin_val) >> 5)
#define RK_GPIO_PIN(pin_val)            ((pin_val) & 0x1f)


/* GPIO Function Definitions (for the second u32 in the group) */
// These are common Rockchip functions. Specific SoC might have more or less.
// Consult RK3588 datasheet for exact function values for each pin.
#define RK_GPIO_FUNC_GPIO       0   /* General Purpose Input/Output */
#define RK_GPIO_FUNC_1          1   /* Function 1 (e.g., UART, I2C, SPI) */
#define RK_GPIO_FUNC_2          2   /* Function 2 */
#define RK_GPIO_FUNC_3          3   /* Function 3 */
#define RK_GPIO_FUNC_4          4   /* Function 4 */
#define RK_GPIO_FUNC_5          5   /* Function 5 */
#define RK_GPIO_FUNC_6          6   /* Function 6 */
#define RK_GPIO_FUNC_7          7   /* Function 7 */

// Specific example for UART6 (adjust value if RK3588 uses a different func value)
#define RK_GPIO_FUNC_UART6      1   /* Placeholder: Usually Func1 or Func2 for UART */


/* Pull-up/down Definitions (for the third u32 in the group) */
// These are standard across most Rockchip SoCs.
#define RK_PULL_NONE            0   /* No pull-up or pull-down */
#define RK_PULL_UP              1   /* Enable pull-up resistor */
#define RK_PULL_DOWN            2   /* Enable pull-down resistor */
#define RK_PULL_REPEAT          3   /* Repeat mode (sometimes used for high-Z) */


/* Drive Strength Definitions (for the fourth u32 in the group) */
// These are common strength levels. Verify specific mA values for RK3588.
#define RK_DRV_DEFAULT          0   /* Default drive strength (e.g., 2mA or 4mA) */
#define RK_DRV_2MA              0   /* 2mA drive strength */
#define RK_DRV_4MA              1   /* 4mA drive strength */
#define RK_DRV_8MA              2   /* 8mA drive strength */
#define RK_DRV_12MA             3   /* 12mA drive strength */
// More specific values if needed by RK3588 (e.g., 16mA, 24mA)


/* Common Pin Aliases for Rockchip GPIOs (example, customize for RK3588) */
// These are *examples* based on typical Rockchip naming (GPIOx_Py).
// You *MUST* map these to the actual GPIO pins used by UART6 on YOUR RK3588 board.
// For instance, if UART6 uses GPIO2_A2 and GPIO2_A3:
// #define RK_GPIO2_A2  RK_COMBINE_BANK_PIN(2, 2)
// #define RK_GPIO2_A3  RK_COMBINE_BANK_PIN(2, 3)

// Assuming your UART6 is on GPIO0 Bank, pins B2 and B3 (this is just an example!)
#define RK_PB2 RK_COMBINE_BANK_PIN(0, 2) // Example: GPIO0_B2 (pin 2 of GPIO Bank 0)
#define RK_PB3 RK_COMBINE_BANK_PIN(0, 3) // Example: GPIO0_B3 (pin 3 of GPIO Bank 0)

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_PINCTRL_ROCKCHIP_H_ */

#endif