

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Wed Nov 16 11:43:29 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        KentStian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |       15|       15|        11|          5|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     60|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    112|    -|
|Register         |        -|   -|    142|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    142|    172|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_95_p2      |         +|   0|  0|  10|           2|           2|
    |icmp_ln18_fu_83_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln20_fu_89_p2     |      icmp|   0|  0|   8|           2|           1|
    |select_ln20_fu_110_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  60|           8|          38|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |acc_fu_40                         |   9|          2|   32|         64|
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load         |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1              |   9|          2|    2|          4|
    |i_fu_44                           |   9|          2|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 112|         24|   74|        152|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_1_reg_179                     |  32|   0|   32|          0|
    |acc_fu_40                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_44                           |   2|   0|    2|          0|
    |icmp_ln18_reg_155                 |   1|   0|    1|          0|
    |icmp_ln20_reg_159                 |   1|   0|    1|          0|
    |mul_reg_169                       |  32|   0|   32|          0|
    |shift_reg_1                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 142|   0|  142|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_97_p_din0    |  out|   32|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_97_p_din1    |  out|   32|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_97_p_opcode  |  out|    2|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_97_p_dout0   |   in|   32|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_97_p_ce      |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_102_p_din0   |  out|   32|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_102_p_din1   |  out|   32|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_102_p_dout0  |   in|   32|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_102_p_ce     |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|shift_reg_0_load    |   in|   32|     ap_none|              shift_reg_0_load|        scalar|
|acc_out             |  out|   32|      ap_vld|                       acc_out|       pointer|
|acc_out_ap_vld      |  out|    1|      ap_vld|                       acc_out|       pointer|
+--------------------+-----+-----+------------+------------------------------+--------------+

