Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2b686cdb52d848839f1e1c2fee96c72e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_mem_tb_behav xil_defaultlib.data_mem_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Desktop/Nouf-Hanan-ProjectLab-6/Nouf_Hanan/rtl/data_mem.sv" Line 2. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.data_mem_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_mem_tb_behav
