$date
  Wed Aug 19 21:21:54 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux_2to1_tb $end
$var reg 3 ! input[2:0] $end
$var reg 1 " output $end
$scope module uut $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % s $end
$var reg 1 & c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
0"
0#
0$
0%
0&
#10000000
b001 !
1%
#20000000
b010 !
1"
1#
0%
1&
#30000000
b011 !
0"
1%
0&
#40000000
b100 !
0#
1$
0%
#50000000
b101 !
1"
1%
1&
#60000000
b110 !
1#
0%
#70000000
b111 !
1%
#80000000
