Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Sat Dec  9 17:12:08 2017
| Host             : DESKTOP-A1JJ7FI running 64-bit major release  (build 9200)
| Command          : report_power -file display_decoder_power_routed.rpt -pb display_clk_power_summary_routed.pb -rpx display_clk_power_routed.rpx
| Design           : display_decoder
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.070        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.001        |
| Device Static (W)        | 0.068        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.7         |
| Junction Temperature (C) | 25.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |    <0.001 |        3 |       --- |             --- |
| Slice Logic             |    <0.001 |    17584 |       --- |             --- |
|   LUT as Logic          |    <0.001 |     4016 |     20800 |           19.31 |
|   Register              |    <0.001 |     9580 |     41600 |           23.03 |
|   CARRY4                |    <0.001 |      568 |      8150 |            6.97 |
|   Others                |     0.000 |     1088 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |        1 |     32600 |           <0.01 |
|   LUT as Shift Register |     0.000 |      240 |      9600 |            2.50 |
|   BUFG                  |     0.000 |        1 |        32 |            3.13 |
| Signals                 |    <0.001 |    11693 |       --- |             --- |
| I/O                     |    <0.001 |       23 |       106 |           21.70 |
| Static Power            |     0.068 |          |           |                 |
| Total                   |     0.070 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.011 |       0.001 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| display_decoder                 |     0.001 |
|   decoder                       |    <0.001 |
|     deserializer                |    <0.001 |
|       control                   |     0.000 |
|         dreg_done               |     0.000 |
|         dreg_state              |     0.000 |
|       pulse_width               |    <0.001 |
|         dreg_long               |     0.000 |
|         dreg_pwidth             |    <0.001 |
|         dreg_type               |    <0.001 |
|       shift4                    |     0.000 |
|         dreg_0                  |     0.000 |
|         dreg_1                  |     0.000 |
|         dreg_2                  |     0.000 |
|         dreg_3                  |     0.000 |
|     dreg_deser                  |     0.000 |
|     dreg_in                     |     0.000 |
|     dreg_net                    |     0.000 |
|     dreg_out                    |     0.000 |
|     maxindex                    |     0.000 |
|       mam32                     |     0.000 |
|         mam                     |     0.000 |
|         mamn_1                  |     0.000 |
|           mam                   |     0.000 |
|           mamn_1                |     0.000 |
|             mam                 |     0.000 |
|             mamn_1              |     0.000 |
|               mam               |     0.000 |
|               mamn_1            |     0.000 |
|                 mam             |     0.000 |
|               mamn_2            |     0.000 |
|                 mam             |     0.000 |
|             mamn_2              |     0.000 |
|               mam               |     0.000 |
|               mamn_1            |     0.000 |
|                 mam             |     0.000 |
|               mamn_2            |     0.000 |
|                 mam             |     0.000 |
|           mamn_2                |     0.000 |
|             mam                 |     0.000 |
|             mamn_1              |     0.000 |
|               mam               |     0.000 |
|               mamn_1            |     0.000 |
|                 mam             |     0.000 |
|               mamn_2            |     0.000 |
|                 mam             |     0.000 |
|             mamn_2              |     0.000 |
|               mam               |     0.000 |
|               mamn_1            |     0.000 |
|                 mam             |     0.000 |
|               mamn_2            |     0.000 |
|                 mam             |     0.000 |
|         mamn_2                  |     0.000 |
|           mam                   |     0.000 |
|           mamn_1                |     0.000 |
|             mam                 |     0.000 |
|             mamn_1              |     0.000 |
|               mam               |     0.000 |
|               mamn_1            |     0.000 |
|                 mam             |     0.000 |
|               mamn_2            |     0.000 |
|                 mam             |     0.000 |
|             mamn_2              |     0.000 |
|               mam               |     0.000 |
|               mamn_1            |     0.000 |
|                 mam             |     0.000 |
|               mamn_2            |     0.000 |
|                 mam             |     0.000 |
|           mamn_2                |     0.000 |
|             mamn_1              |     0.000 |
|               mamn_1            |     0.000 |
|                 mam             |     0.000 |
|     net                         |     0.000 |
|       i2o                       |     0.000 |
|         reg_out                 |     0.000 |
|         reg_really_ready        |     0.000 |
|         reg_really_really_ready |     0.000 |
|       l0n0                      |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|           dreg_done             |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|           dreg_done             |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|           dreg_done             |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|           dreg_done             |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_ready_3           |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l0n1                      |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l0n2                      |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l0n3                      |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n0                      |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|           dreg_done             |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|           dreg_done             |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|           dreg_done             |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|           dreg_done             |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_ready_3           |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n1                      |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n10                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n11                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n12                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n13                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n14                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n15                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n16                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n17                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n18                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n19                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n2                      |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n20                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n21                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n22                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n23                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n24                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n25                     |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|           dreg_b                |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n3                      |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n4                      |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n5                      |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_ready_3           |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n6                      |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n7                      |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n8                      |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_3                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|       l1n9                      |     0.000 |
|         mult_1                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_2                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_4                  |     0.000 |
|           dreg_a                |     0.000 |
|           dreg_acc              |     0.000 |
|         mult_b                  |     0.000 |
|           dreg_acc              |     0.000 |
|         piped_adder             |     0.000 |
|           reg_carry_0           |     0.000 |
|           reg_carry_1           |     0.000 |
|           reg_carry_2           |     0.000 |
|           reg_in_1              |     0.000 |
|           reg_in_2              |     0.000 |
|           reg_in_3              |     0.000 |
|           reg_sum_3_0           |     0.000 |
|         reg_add                 |     0.000 |
|         reg_mult                |     0.000 |
|   shifty_clk                    |    <0.001 |
|     clk_div                     |    <0.001 |
+---------------------------------+-----------+


