<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Verilog-to-PyG - A framework for Graph Learning on RTL Designs &mdash; verilog-to-pyg v0.1 documentation</title>
      <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="_static/jquery.js"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/doctools.js"></script>
        <script src="_static/sphinx_highlight.js"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="prev" title="Welcome to verilog-to-pyg’s documentation!" href="index.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="index.html" class="icon icon-home">
            verilog-to-pyg
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">Verilog-to-PyG - A framework for Graph Learning on RTL Designs</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#setups">Setups</a></li>
<li class="toctree-l2"><a class="reference internal" href="#toy-example-tutorials">Toy example tutorials</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">verilog-to-pyg</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">Verilog-to-PyG - A framework for Graph Learning on RTL Designs</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/tutorial_toy.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="verilog-to-pyg-a-framework-for-graph-learning-on-rtl-designs">
<h1>Verilog-to-PyG - A framework for Graph Learning on RTL Designs<a class="headerlink" href="#verilog-to-pyg-a-framework-for-graph-learning-on-rtl-designs" title="Permalink to this heading"></a></h1>
<section id="setups">
<h2>Setups<a class="headerlink" href="#setups" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p>Make sure you compile ABC</p></li>
<li><p>Link ABC binary to the working folder (use <code class="docutils literal notranslate"><span class="pre">ln</span> <span class="pre">-s</span></code>)</p></li>
</ul>
</section>
<section id="toy-example-tutorials">
<h2>Toy example tutorials<a class="headerlink" href="#toy-example-tutorials" title="Permalink to this heading"></a></h2>
<p>Welcome to Verilog-to-PyG project! Here’s an outline of what you can
expect to find in this tutorial page.</p>
<ul class="simple">
<li><p><a class="reference external" href="./mult-2b-aig.md">Example 1: Representing behavior RTL in
AIG-to-PyG</a></p></li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// full verilog used in this example can be found at &quot;mult-2b.v&quot;</span>
<span class="k">module</span><span class="w"> </span><span class="n">Multi2</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="n">a0</span><span class="p">,</span><span class="w"> </span><span class="n">a1</span><span class="p">,</span><span class="w"> </span><span class="n">b0</span><span class="p">,</span><span class="w"> </span><span class="n">b1</span><span class="p">,</span>
<span class="w">    </span><span class="n">m0</span><span class="p">,</span><span class="w"> </span><span class="n">m1</span><span class="p">,</span><span class="w"> </span><span class="n">m2</span><span class="p">,</span><span class="w"> </span><span class="n">m3</span><span class="w">  </span><span class="p">);</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="n">a0</span><span class="p">,</span><span class="w"> </span><span class="n">a1</span><span class="p">,</span><span class="w"> </span><span class="n">b0</span><span class="p">,</span><span class="w"> </span><span class="n">b1</span><span class="p">;</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="n">m0</span><span class="p">,</span><span class="w"> </span><span class="n">m1</span><span class="p">,</span><span class="w"> </span><span class="n">m2</span><span class="p">,</span><span class="w"> </span><span class="n">m3</span><span class="p">;</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">\new_Multi2|x0_0_</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">\new_Multi2|x0_1_</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">\new_Multi2|x0_2_</span><span class="w"> </span><span class="p">,</span>
<span class="w">    </span><span class="n">\new_Multi2|x0_3_</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">\new_Multi2|y0_0_</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">\new_Multi2|y0_1_</span><span class="w"> </span><span class="p">,</span>
<span class="w">    </span><span class="n">\new_Multi2|y0_2_</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">\new_Multi2|y0_3_</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">\new_Multi2|y1_0_</span><span class="w"> </span><span class="p">,</span>
<span class="w">    </span><span class="n">\new_Multi2|y1_1_</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">\new_Multi2|y1_2_</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">\new_Multi2|y1_3_</span><span class="w"> </span><span class="p">,</span>
<span class="w">    </span><span class="n">\new_Multi2|ADD4(1)|c_</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">new_n60_</span><span class="p">,</span><span class="w"> </span><span class="n">new_n62_</span><span class="p">,</span><span class="w"> </span><span class="n">new_n64_</span><span class="p">,</span><span class="w">  </span><span class="p">...;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">\new_Multi2|x0_0_</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">\new_Multi2|x0_1_</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">\new_Multi2|x0_2_</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">\new_Multi2|x0_3_</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">\new_Multi2|y0_0_</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">b0</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">a0</span><span class="p">;</span>
<span class="w">  </span><span class="p">...</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">m0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">\new_Multi2|x2_0_</span><span class="w"> </span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">m1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">\new_Multi2|x2_1_</span><span class="w"> </span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">m2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">\new_Multi2|x2_2_</span><span class="w"> </span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">m3</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">\new_Multi2|x2_3_</span><span class="w"> </span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">\new_Multi2|ADD4(1)|c_</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">new_n60_</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">\new_Multi2|x0_0_</span><span class="w">  </span><span class="o">&amp;</span><span class="w"> </span><span class="n">\new_Multi2|y0_0_</span><span class="w"> </span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">new_n62_</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">\new_Multi2|x0_0_</span><span class="w">  </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">\new_Multi2|y0_0_</span><span class="w"> </span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">new_n64_</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">new_n60_</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">new_n62_</span><span class="p">;</span>
<span class="w">  </span><span class="p">...</span>
<span class="w">  </span><span class="p">...</span>
<span class="k">endmodule</span>
</pre></div>
</div>
<ul class="simple">
<li><p><a class="reference external" href="./mult-2b-mapped.md">Example 2: Representing technology mapped design
Circuit-to-PyG</a></p></li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// design is mapped using &quot;7nm_lvt_ff.lib&quot;</span>
<span class="k">module</span><span class="w"> </span><span class="n">Multi2</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="n">a0</span><span class="p">,</span><span class="w"> </span><span class="n">a1</span><span class="p">,</span><span class="w"> </span><span class="n">b0</span><span class="p">,</span><span class="w"> </span><span class="n">b1</span><span class="p">,</span>
<span class="w">    </span><span class="n">m0</span><span class="p">,</span><span class="w"> </span><span class="n">m1</span><span class="p">,</span><span class="w"> </span><span class="n">m2</span><span class="p">,</span><span class="w"> </span><span class="n">m3</span><span class="w">  </span><span class="p">);</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="n">a0</span><span class="p">,</span><span class="w"> </span><span class="n">a1</span><span class="p">,</span><span class="w"> </span><span class="n">b0</span><span class="p">,</span><span class="w"> </span><span class="n">b1</span><span class="p">;</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="n">m0</span><span class="p">,</span><span class="w"> </span><span class="n">m1</span><span class="p">,</span><span class="w"> </span><span class="n">m2</span><span class="p">,</span><span class="w"> </span><span class="n">m3</span><span class="p">;</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">new_n9_</span><span class="p">,</span><span class="w"> </span><span class="n">new_n10_</span><span class="p">,</span><span class="w"> </span><span class="n">new_n12_</span><span class="p">,</span><span class="w"> </span><span class="n">new_n13_</span><span class="p">,</span><span class="w"> </span><span class="n">new_n15_</span><span class="p">,</span><span class="w"> </span><span class="n">new_n16_</span><span class="p">;</span>
<span class="w">  </span><span class="n">INVx1_ASAP7_75t_L</span><span class="w">         </span><span class="n">g0</span><span class="p">(.</span><span class="n">A</span><span class="p">(</span><span class="n">a0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">Y</span><span class="p">(</span><span class="n">new_n9_</span><span class="p">));</span>
<span class="w">  </span><span class="n">INVx1_ASAP7_75t_L</span><span class="w">         </span><span class="n">g1</span><span class="p">(.</span><span class="n">A</span><span class="p">(</span><span class="n">b0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">Y</span><span class="p">(</span><span class="n">new_n10_</span><span class="p">));</span>
<span class="w">  </span><span class="n">NOR2xp33_ASAP7_75t_L</span><span class="w">      </span><span class="n">g2</span><span class="p">(.</span><span class="n">A</span><span class="p">(</span><span class="n">new_n9_</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">B</span><span class="p">(</span><span class="n">new_n10_</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">Y</span><span class="p">(</span><span class="n">m0</span><span class="p">));</span>
<span class="w">  </span><span class="n">AND4x1_ASAP7_75t_L</span><span class="w">        </span><span class="n">g3</span><span class="p">(.</span><span class="n">A</span><span class="p">(</span><span class="n">b0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">B</span><span class="p">(</span><span class="n">a0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">C</span><span class="p">(</span><span class="n">a1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">D</span><span class="p">(</span><span class="n">b1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">Y</span><span class="p">(</span><span class="n">new_n12_</span><span class="p">));</span>
<span class="w">  </span><span class="n">AOI22xp33_ASAP7_75t_L</span><span class="w">     </span><span class="n">g4</span><span class="p">(.</span><span class="n">A1</span><span class="p">(</span><span class="n">a0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">A2</span><span class="p">(</span><span class="n">b1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">B1</span><span class="p">(</span><span class="n">a1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">B2</span><span class="p">(</span><span class="n">b0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">Y</span><span class="p">(</span><span class="n">new_n13_</span><span class="p">));</span>
<span class="w">  </span><span class="n">NOR2xp33_ASAP7_75t_L</span><span class="w">      </span><span class="n">g5</span><span class="p">(.</span><span class="n">A</span><span class="p">(</span><span class="n">new_n13_</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">B</span><span class="p">(</span><span class="n">new_n12_</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">Y</span><span class="p">(</span><span class="n">m1</span><span class="p">));</span>
<span class="w">  </span><span class="n">INVx1_ASAP7_75t_L</span><span class="w">         </span><span class="n">g6</span><span class="p">(.</span><span class="n">A</span><span class="p">(</span><span class="n">a1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">Y</span><span class="p">(</span><span class="n">new_n15_</span><span class="p">));</span>
<span class="w">  </span><span class="n">INVx1_ASAP7_75t_L</span><span class="w">         </span><span class="n">g7</span><span class="p">(.</span><span class="n">A</span><span class="p">(</span><span class="n">b1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">Y</span><span class="p">(</span><span class="n">new_n16_</span><span class="p">));</span>
<span class="w">  </span><span class="n">AOI211xp5_ASAP7_75t_L</span><span class="w">     </span><span class="n">g8</span><span class="p">(.</span><span class="n">A1</span><span class="p">(</span><span class="n">b0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">A2</span><span class="p">(</span><span class="n">a0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">B</span><span class="p">(</span><span class="n">new_n15_</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">C</span><span class="p">(</span><span class="n">new_n16_</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">Y</span><span class="p">(</span><span class="n">m2</span><span class="p">));</span>
<span class="w">  </span><span class="n">NOR4xp25_ASAP7_75t_L</span><span class="w">      </span><span class="n">g9</span><span class="p">(.</span><span class="n">A</span><span class="p">(</span><span class="n">new_n15_</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">B</span><span class="p">(</span><span class="n">new_n9_</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">C</span><span class="p">(</span><span class="n">new_n16_</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">D</span><span class="p">(</span><span class="n">new_n10_</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">Y</span><span class="p">(</span><span class="n">m3</span><span class="p">));</span>
<span class="k">endmodule</span>
</pre></div>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="index.html" class="btn btn-neutral float-left" title="Welcome to verilog-to-pyg’s documentation!" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Cunxi Yu.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>