Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date             : Wed Jan  6 13:49:27 2016
| Host             : xsjpsgv106 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command          : 
| Design           : top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.861 |
| Dynamic (W)              | 1.723 |
| Device Static (W)        | 0.138 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 63.5  |
| Junction Temperature (C) | 46.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.047 |        5 |       --- |             --- |
| Slice Logic              |     0.034 |    34187 |       --- |             --- |
|   LUT as Logic           |     0.028 |    12466 |     17600 |           70.83 |
|   LUT as Distributed RAM |     0.003 |      320 |      6000 |            5.33 |
|   Register               |     0.002 |    14431 |     35200 |           41.00 |
|   CARRY4                 |    <0.001 |      307 |      4400 |            6.98 |
|   F7/F8 Muxes            |    <0.001 |      554 |     17600 |            3.15 |
|   LUT as Shift Register  |    <0.001 |      572 |      6000 |            9.53 |
|   Others                 |    <0.001 |     2409 |       --- |             --- |
| Signals                  |     0.051 |    24599 |       --- |             --- |
| Block RAM                |     0.046 |     32.5 |        60 |           54.17 |
| I/O                      |     0.033 |       52 |       100 |           52.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.511 |        1 |       --- |             --- |
| Static Power             |     0.138 |          |           |                 |
| Total                    |     1.861 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.183 |       0.175 |      0.009 |
| Vccaux    |       1.800 |     0.013 |       0.001 |      0.012 |
| Vcco33    |       3.300 |     0.010 |       0.009 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.004 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.735 |       0.703 |      0.032 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------+-----------------------------------------------------------+-----------------+
| Clock                                     | Domain                                                    | Constraint (ns) |
+-------------------------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                                | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK   | system_i/mdm_1/U0/I                                       |            33.3 |
| system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE | system_i/mdm_1/U0/Ext_JTAG_UPDATE__0                      |            33.3 |
+-------------------------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------+-----------+
| Name                                                                              | Power (W) |
+-----------------------------------------------------------------------------------+-----------+
| top                                                                               |     1.723 |
|   pmodJB_data_iobuf2                                                              |     0.001 |
|   pmodJB_data_iobuf_0                                                             |     0.001 |
|   pmodJB_data_iobuf_1                                                             |     0.001 |
|   pmodJB_data_iobuf_3                                                             |     0.001 |
|   pmodJB_data_iobuf_4                                                             |     0.001 |
|   pmodJB_data_iobuf_5                                                             |     0.001 |
|   pmodJB_data_iobuf_6                                                             |     0.001 |
|   pmodJB_data_iobuf_7                                                             |     0.001 |
|   pmodJC_data_iobuf2                                                              |     0.001 |
|   pmodJC_data_iobuf_0                                                             |     0.001 |
|   pmodJC_data_iobuf_1                                                             |     0.001 |
|   pmodJC_data_iobuf_3                                                             |     0.001 |
|   pmodJC_data_iobuf_4                                                             |     0.001 |
|   pmodJC_data_iobuf_5                                                             |     0.001 |
|   pmodJC_data_iobuf_6                                                             |     0.001 |
|   pmodJC_data_iobuf_7                                                             |     0.001 |
|   pmodJD_data_iobuf2                                                              |     0.001 |
|   pmodJD_data_iobuf_0                                                             |     0.001 |
|   pmodJD_data_iobuf_1                                                             |     0.001 |
|   pmodJD_data_iobuf_3                                                             |     0.001 |
|   pmodJD_data_iobuf_4                                                             |     0.001 |
|   pmodJD_data_iobuf_5                                                             |     0.001 |
|   pmodJD_data_iobuf_6                                                             |     0.001 |
|   pmodJD_data_iobuf_7                                                             |     0.001 |
|   pmodJE_data_iobuf2                                                              |    <0.001 |
|   pmodJE_data_iobuf_0                                                             |    <0.001 |
|   pmodJE_data_iobuf_1                                                             |    <0.001 |
|   pmodJE_data_iobuf_3                                                             |    <0.001 |
|   pmodJE_data_iobuf_4                                                             |    <0.001 |
|   pmodJE_data_iobuf_5                                                             |    <0.001 |
|   pmodJE_data_iobuf_6                                                             |    <0.001 |
|   pmodJE_data_iobuf_7                                                             |    <0.001 |
|   system_i                                                                        |     1.689 |
|     axi_bram_ctrl_1                                                               |     0.002 |
|       U0                                                                          |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                     |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                    |    <0.001 |
|             I_RD_CHNL                                                             |     0.001 |
|               I_WRAP_BRST                                                         |    <0.001 |
|             I_WR_CHNL                                                             |    <0.001 |
|               BID_FIFO                                                            |    <0.001 |
|               I_WRAP_BRST                                                         |    <0.001 |
|     axi_bram_ctrl_2                                                               |     0.002 |
|       U0                                                                          |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                     |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                    |    <0.001 |
|             I_RD_CHNL                                                             |     0.001 |
|               I_WRAP_BRST                                                         |    <0.001 |
|             I_WR_CHNL                                                             |    <0.001 |
|               BID_FIFO                                                            |    <0.001 |
|               I_WRAP_BRST                                                         |    <0.001 |
|     axi_bram_ctrl_3                                                               |     0.002 |
|       U0                                                                          |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                     |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                    |    <0.001 |
|             I_RD_CHNL                                                             |     0.001 |
|               I_WRAP_BRST                                                         |    <0.001 |
|             I_WR_CHNL                                                             |    <0.001 |
|               BID_FIFO                                                            |    <0.001 |
|               I_WRAP_BRST                                                         |    <0.001 |
|     axi_bram_ctrl_4                                                               |     0.002 |
|       U0                                                                          |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                     |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                    |    <0.001 |
|             I_RD_CHNL                                                             |     0.001 |
|               I_WRAP_BRST                                                         |    <0.001 |
|             I_WR_CHNL                                                             |    <0.001 |
|               BID_FIFO                                                            |    <0.001 |
|               I_WRAP_BRST                                                         |    <0.001 |
|     axi_traceBuffer_v1_0_0                                                        |     0.002 |
|       U0                                                                          |     0.002 |
|         axi_traceBuffer_v1_0_S00_AXI_inst                                         |     0.002 |
|           FIFO_SYNC_MACRO_inst                                                    |    <0.001 |
|     bit8_logic_0                                                                  |     0.000 |
|     btns_gpio                                                                     |    <0.001 |
|       U0                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|         gpio_core_1                                                               |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                             |    <0.001 |
|     mb_1_reset                                                                    |     0.000 |
|     mb_2_reset                                                                    |     0.000 |
|     mb_3_reset                                                                    |     0.000 |
|     mb_4_reset                                                                    |     0.000 |
|     mb_JB                                                                         |     0.033 |
|       mb1_PMOD_IO_Switch_IP                                                       |    <0.001 |
|         inst                                                                      |    <0.001 |
|           PMOD_IO_Switch_IP_v1_0_S00_AXI_inst                                     |    <0.001 |
|       mb1_gpio                                                                    |    <0.001 |
|         U0                                                                        |    <0.001 |
|           AXI_LITE_IPIF_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|               I_DECODER                                                           |    <0.001 |
|           gpio_core_1                                                             |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                           |    <0.001 |
|       mb1_iic                                                                     |     0.003 |
|         U0                                                                        |     0.003 |
|           X_IIC                                                                   |     0.003 |
|             DYN_MASTER_I                                                          |    <0.001 |
|             FILTER_I                                                              |    <0.001 |
|               SCL_DEBOUNCE                                                        |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                 |    <0.001 |
|               SDA_DEBOUNCE                                                        |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                 |    <0.001 |
|             IIC_CONTROL_I                                                         |    <0.001 |
|               BITCNT                                                              |    <0.001 |
|               CLKCNT                                                              |    <0.001 |
|               I2CDATA_REG                                                         |    <0.001 |
|               I2CHEADER_REG                                                       |    <0.001 |
|               SETUP_CNT                                                           |    <0.001 |
|             READ_FIFO_I                                                           |    <0.001 |
|             REG_INTERFACE_I                                                       |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                     |    <0.001 |
|             WRITE_FIFO_I                                                          |    <0.001 |
|             X_AXI_IPIF_SSP1                                                       |    <0.001 |
|               AXI_LITE_IPIF_I                                                     |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                |    <0.001 |
|                   I_DECODER                                                       |    <0.001 |
|               X_INTERRUPT_CONTROL                                                 |    <0.001 |
|               X_SOFT_RESET                                                        |    <0.001 |
|       mb1_lmb                                                                     |     0.013 |
|         dlmb_v10                                                                  |     0.000 |
|           U0                                                                      |     0.000 |
|         ilmb_v10                                                                  |     0.000 |
|           U0                                                                      |     0.000 |
|         lmb_bram                                                                  |     0.012 |
|           U0                                                                      |     0.012 |
|             inst_blk_mem_gen                                                      |     0.012 |
|               gnative_mem_map_bmg.native_mem_map_blk_mem_gen                      |     0.012 |
|                 valid.cstr                                                        |     0.012 |
|                   ramloop[0].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[1].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[2].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[3].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[4].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[5].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[6].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[7].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|         lmb_bram_if_cntlr                                                         |    <0.001 |
|           U0                                                                      |    <0.001 |
|             lmb_mux_I                                                             |    <0.001 |
|       mb1_spi                                                                     |     0.003 |
|         U0                                                                        |     0.003 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                      |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|               I_DECODER                                                           |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                |     0.003 |
|             CONTROL_REG_I                                                         |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                               |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                          |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                       |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                      |    <0.001 |
|                 inst_fifo_gen                                                     |    <0.001 |
|                   gconvfifo.rf                                                    |    <0.001 |
|                     grf.rf                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                         gr1.rfwft                                                 |    <0.001 |
|                         gras.rsts                                                 |    <0.001 |
|                         rpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                         gwas.wsts                                                 |    <0.001 |
|                         wpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                       |    <0.001 |
|                         gdm.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                        |    <0.001 |
|                           RAM_reg_0_15_6_7                                        |    <0.001 |
|                       rstblk                                                      |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                      |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                      |    <0.001 |
|                 inst_fifo_gen                                                     |    <0.001 |
|                   gconvfifo.rf                                                    |    <0.001 |
|                     grf.rf                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                         gr1.rfwft                                                 |    <0.001 |
|                         gras.rsts                                                 |    <0.001 |
|                         rpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                         gwas.wsts                                                 |    <0.001 |
|                         wpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                       |    <0.001 |
|                         gdm.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                        |    <0.001 |
|                           RAM_reg_0_15_6_7                                        |    <0.001 |
|                       rstblk                                                      |    <0.001 |
|             INTERRUPT_CONTROL_I                                                   |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                       |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                           |    <0.001 |
|             SOFT_RESET_I                                                          |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                          |    <0.001 |
|       mb_1                                                                        |     0.013 |
|         U0                                                                        |     0.013 |
|           MicroBlaze_Core_I                                                       |     0.013 |
|             Performance.Core                                                      |     0.013 |
|               Data_Flow_I                                                         |     0.005 |
|                 ALU_I                                                             |    <0.001 |
|                   ALL_Bits[0].ALU_Bit_I1                                          |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                          |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                         |    <0.001 |
|                     Last_Bit.MULT_AND_I                                           |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                          |    <0.001 |
|                   ALL_Bits[10].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[11].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[12].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[13].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[14].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[15].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[16].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[17].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[18].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[19].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[1].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[20].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[21].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[22].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[23].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[24].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[25].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[26].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[27].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[28].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[29].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[2].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[30].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[31].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[3].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[4].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[5].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[6].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[7].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[8].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[9].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                 Byte_Doublet_Handle_gti_I                                         |    <0.001 |
|                 Data_Flow_Logic_I                                                 |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                  |    <0.001 |
|                 Operand_Select_I                                                  |     0.001 |
|                   Gen_Bit[0].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                             |    <0.001 |
|                 Register_File_I                                                   |     0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                 Shift_Logic_Module_I                                              |     0.000 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                 |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                              |     0.000 |
|                 Zero_Detect_I                                                     |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                        |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                         |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                         |    <0.001 |
|                 exception_registers_I1                                            |    <0.001 |
|                   CarryIn_MUXCY                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                     |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                    |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                     |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                       |    <0.001 |
|                 msr_reg_i                                                         |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                           |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                           |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                           |    <0.001 |
|               Decode_I                                                            |     0.006 |
|                 PC_Module_I                                                       |     0.002 |
|                   Incr_PC[0].MUXCY_XOR_I                                          |    <0.001 |
|                   Incr_PC[10].MUXCY_XOR_I                                         |    <0.001 |
|                   Incr_PC[11].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[12].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[13].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[14].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[15].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[16].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[17].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[18].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[19].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[1].MUXCY_XOR_I                                          |    <0.001 |
|                   Incr_PC[20].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[21].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[22].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[23].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[24].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[25].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[26].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[27].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[28].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[29].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[2].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[3].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[4].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[5].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[6].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[7].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[8].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[9].MUXCY_XOR_I                                          |     0.000 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                        |    <0.001 |
|                 PreFetch_Buffer_I1                                                |     0.002 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                     |    <0.001 |
|                   Last_Sel_DFF                                                    |    <0.001 |
|                   Mux_Select_Empty_LUT6                                           |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                        |    <0.001 |
|                   OF_Valid_DFF                                                    |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                    |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                     |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                     |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                     |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                        |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                        |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                             |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                 |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                 |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                             |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                           |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                          |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                           |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                  |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                 |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                  |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 if_pc_incr_carry_and_0                                            |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 if_pc_incr_carry_and_3                                            |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 jump_logic_I1                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                |     0.000 |
|                   MUXCY_JUMP_CARRY2                                               |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                               |     0.000 |
|                   MUXCY_JUMP_CARRY4                                               |     0.000 |
|                   MUXCY_JUMP_CARRY5                                               |     0.000 |
|                   MUXCY_JUMP_CARRY6                                               |    <0.001 |
|                 mem_PipeRun_carry_and                                             |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 mem_wait_on_ready_N_carry_or                                      |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|               Use_DBUS.DAXI_Interface_I1                                          |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                              |     0.001 |
|                 SRL16E_1                                                          |    <0.001 |
|                 SRL16E_2                                                          |    <0.001 |
|                 SRL16E_3                                                          |    <0.001 |
|                 SRL16E_4                                                          |    <0.001 |
|                 SRL16E_7                                                          |    <0.001 |
|                 SRL16E_8                                                          |    <0.001 |
|                 The_Cache_Addresses[1].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[2].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[3].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[4].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[5].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[6].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[7].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[8].SRL16E_Cache_I                             |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                 |    <0.001 |
|                   Compare[0].MUXCY_I                                              |    <0.001 |
|                   Compare[0].SRLC16E_I                                            |    <0.001 |
|                   Compare[1].MUXCY_I                                              |     0.000 |
|                   Compare[1].SRLC16E_I                                            |    <0.001 |
|                   Compare[2].MUXCY_I                                              |     0.000 |
|                   Compare[2].SRLC16E_I                                            |    <0.001 |
|                   Compare[3].MUXCY_I                                              |     0.000 |
|                   Compare[3].SRLC16E_I                                            |    <0.001 |
|                   Compare[4].MUXCY_I                                              |    <0.001 |
|                   Compare[4].SRLC16E_I                                            |    <0.001 |
|                   Compare[5].MUXCY_I                                              |     0.000 |
|                   Compare[5].SRLC16E_I                                            |    <0.001 |
|                   Compare[6].MUXCY_I                                              |     0.000 |
|                   Compare[6].SRLC16E_I                                            |    <0.001 |
|                   Compare[7].MUXCY_I                                              |     0.000 |
|                   Compare[7].SRLC16E_I                                            |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                |    <0.001 |
|                 sync_dbg_brk_hit                                                  |    <0.001 |
|                 sync_dbg_hit                                                      |    <0.001 |
|                   sync_bits[0].sync_bit                                           |    <0.001 |
|                 sync_running_clock                                                |    <0.001 |
|                 sync_sample                                                       |    <0.001 |
|                   sync_bits[0].sync_bit                                           |    <0.001 |
|                   sync_bits[1].sync_bit                                           |    <0.001 |
|                   sync_bits[2].sync_bit                                           |    <0.001 |
|                   sync_bits[3].sync_bit                                           |    <0.001 |
|                   sync_bits[4].sync_bit                                           |    <0.001 |
|                   sync_bits[5].sync_bit                                           |    <0.001 |
|                   sync_bits[6].sync_bit                                           |    <0.001 |
|                   sync_bits[7].sync_bit                                           |    <0.001 |
|                 sync_sleep                                                        |    <0.001 |
|                 sync_stop_CPU                                                     |    <0.001 |
|                 sync_trig_out_0                                                   |    <0.001 |
|               instr_mux_I                                                         |    <0.001 |
|                 Mux_LD.LD_inst                                                    |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|               mem_databus_ready_sel_carry_or                                      |     0.000 |
|                 MUXCY_I                                                           |     0.000 |
|             Reset_DFF                                                             |    <0.001 |
|       microblaze_0_axi_periph                                                     |    <0.001 |
|         xbar                                                                      |    <0.001 |
|           inst                                                                    |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                              |    <0.001 |
|               addr_arbiter_inst                                                   |    <0.001 |
|               gen_decerr.decerr_slave_inst                                        |    <0.001 |
|               reg_slice_r                                                         |    <0.001 |
|               splitter_ar                                                         |    <0.001 |
|               splitter_aw                                                         |    <0.001 |
|       rst_clk_wiz_1_100M                                                          |    <0.001 |
|         U0                                                                        |    <0.001 |
|           EXT_LPF                                                                 |    <0.001 |
|             ACTIVE_HIGH_AUX.ACT_HI_AUX                                            |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                             |    <0.001 |
|           SEQ                                                                     |    <0.001 |
|             SEQ_COUNTER                                                           |    <0.001 |
|     mb_JC                                                                         |     0.034 |
|       mb2_PMOD_IO_Switch_IP                                                       |    <0.001 |
|         inst                                                                      |    <0.001 |
|           PMOD_IO_Switch_IP_v1_0_S00_AXI_inst                                     |    <0.001 |
|       mb2_gpio                                                                    |    <0.001 |
|         U0                                                                        |    <0.001 |
|           AXI_LITE_IPIF_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|               I_DECODER                                                           |    <0.001 |
|           gpio_core_1                                                             |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                           |    <0.001 |
|       mb2_iic                                                                     |     0.003 |
|         U0                                                                        |     0.003 |
|           X_IIC                                                                   |     0.003 |
|             DYN_MASTER_I                                                          |    <0.001 |
|             FILTER_I                                                              |    <0.001 |
|               SCL_DEBOUNCE                                                        |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                 |    <0.001 |
|               SDA_DEBOUNCE                                                        |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                 |    <0.001 |
|             IIC_CONTROL_I                                                         |    <0.001 |
|               BITCNT                                                              |    <0.001 |
|               CLKCNT                                                              |    <0.001 |
|               I2CDATA_REG                                                         |    <0.001 |
|               I2CHEADER_REG                                                       |    <0.001 |
|               SETUP_CNT                                                           |    <0.001 |
|             READ_FIFO_I                                                           |    <0.001 |
|             REG_INTERFACE_I                                                       |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                     |    <0.001 |
|             WRITE_FIFO_I                                                          |    <0.001 |
|             X_AXI_IPIF_SSP1                                                       |    <0.001 |
|               AXI_LITE_IPIF_I                                                     |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                |    <0.001 |
|                   I_DECODER                                                       |    <0.001 |
|               X_INTERRUPT_CONTROL                                                 |    <0.001 |
|               X_SOFT_RESET                                                        |    <0.001 |
|       mb2_lmb                                                                     |     0.012 |
|         dlmb_v10                                                                  |     0.000 |
|           U0                                                                      |     0.000 |
|         ilmb_v10                                                                  |     0.000 |
|           U0                                                                      |     0.000 |
|         lmb_bram                                                                  |     0.012 |
|           U0                                                                      |     0.012 |
|             inst_blk_mem_gen                                                      |     0.012 |
|               gnative_mem_map_bmg.native_mem_map_blk_mem_gen                      |     0.012 |
|                 valid.cstr                                                        |     0.012 |
|                   ramloop[0].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[1].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[2].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[3].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[4].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[5].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[6].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[7].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|         lmb_bram_if_cntlr                                                         |    <0.001 |
|           U0                                                                      |    <0.001 |
|             lmb_mux_I                                                             |    <0.001 |
|       mb2_spi                                                                     |     0.004 |
|         U0                                                                        |     0.004 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                      |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|               I_DECODER                                                           |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                |     0.003 |
|             CONTROL_REG_I                                                         |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                               |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                          |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                       |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                      |    <0.001 |
|                 inst_fifo_gen                                                     |    <0.001 |
|                   gconvfifo.rf                                                    |    <0.001 |
|                     grf.rf                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                         gr1.rfwft                                                 |    <0.001 |
|                         gras.rsts                                                 |    <0.001 |
|                         rpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                         gwas.wsts                                                 |    <0.001 |
|                         wpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                       |    <0.001 |
|                         gdm.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                        |    <0.001 |
|                           RAM_reg_0_15_6_7                                        |    <0.001 |
|                       rstblk                                                      |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                      |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                      |    <0.001 |
|                 inst_fifo_gen                                                     |    <0.001 |
|                   gconvfifo.rf                                                    |    <0.001 |
|                     grf.rf                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                         gr1.rfwft                                                 |    <0.001 |
|                         gras.rsts                                                 |    <0.001 |
|                         rpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                         gwas.wsts                                                 |    <0.001 |
|                         wpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                       |    <0.001 |
|                         gdm.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                        |    <0.001 |
|                           RAM_reg_0_15_6_7                                        |    <0.001 |
|                       rstblk                                                      |    <0.001 |
|             INTERRUPT_CONTROL_I                                                   |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                       |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                           |    <0.001 |
|             SOFT_RESET_I                                                          |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                          |    <0.001 |
|       mb_2                                                                        |     0.013 |
|         U0                                                                        |     0.013 |
|           MicroBlaze_Core_I                                                       |     0.013 |
|             Performance.Core                                                      |     0.013 |
|               Data_Flow_I                                                         |     0.006 |
|                 ALU_I                                                             |    <0.001 |
|                   ALL_Bits[0].ALU_Bit_I1                                          |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                          |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                         |    <0.001 |
|                     Last_Bit.MULT_AND_I                                           |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                          |    <0.001 |
|                   ALL_Bits[10].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[11].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[12].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[13].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[14].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[15].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[16].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[17].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[18].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[19].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[1].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[20].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[21].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[22].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[23].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[24].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[25].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[26].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[27].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[28].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[29].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[2].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[30].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[31].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[3].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[4].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[5].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[6].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[7].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[8].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[9].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                 Byte_Doublet_Handle_gti_I                                         |    <0.001 |
|                 Data_Flow_Logic_I                                                 |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                  |    <0.001 |
|                 Operand_Select_I                                                  |     0.001 |
|                   Gen_Bit[0].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                             |    <0.001 |
|                 Register_File_I                                                   |     0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                 Shift_Logic_Module_I                                              |     0.000 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                 |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                              |     0.000 |
|                 Zero_Detect_I                                                     |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                        |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                         |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                         |    <0.001 |
|                 exception_registers_I1                                            |    <0.001 |
|                   CarryIn_MUXCY                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                     |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                    |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                     |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                       |    <0.001 |
|                 msr_reg_i                                                         |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                           |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                           |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                           |    <0.001 |
|               Decode_I                                                            |     0.006 |
|                 PC_Module_I                                                       |     0.002 |
|                   Incr_PC[0].MUXCY_XOR_I                                          |    <0.001 |
|                   Incr_PC[10].MUXCY_XOR_I                                         |    <0.001 |
|                   Incr_PC[11].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[12].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[13].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[14].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[15].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[16].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[17].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[18].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[19].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[1].MUXCY_XOR_I                                          |    <0.001 |
|                   Incr_PC[20].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[21].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[22].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[23].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[24].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[25].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[26].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[27].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[28].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[29].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[2].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[3].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[4].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[5].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[6].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[7].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[8].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[9].MUXCY_XOR_I                                          |     0.000 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                        |    <0.001 |
|                 PreFetch_Buffer_I1                                                |     0.002 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                     |    <0.001 |
|                   Last_Sel_DFF                                                    |    <0.001 |
|                   Mux_Select_Empty_LUT6                                           |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                        |    <0.001 |
|                   OF_Valid_DFF                                                    |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                    |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                     |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                     |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                     |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                        |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                        |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                             |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                 |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                 |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                             |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                           |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                          |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                           |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                  |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                 |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                  |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 if_pc_incr_carry_and_0                                            |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 if_pc_incr_carry_and_3                                            |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 jump_logic_I1                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                |     0.000 |
|                   MUXCY_JUMP_CARRY2                                               |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                               |     0.000 |
|                   MUXCY_JUMP_CARRY4                                               |     0.000 |
|                   MUXCY_JUMP_CARRY5                                               |     0.000 |
|                   MUXCY_JUMP_CARRY6                                               |    <0.001 |
|                 mem_PipeRun_carry_and                                             |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 mem_wait_on_ready_N_carry_or                                      |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|               Use_DBUS.DAXI_Interface_I1                                          |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                              |     0.001 |
|                 SRL16E_1                                                          |    <0.001 |
|                 SRL16E_2                                                          |    <0.001 |
|                 SRL16E_3                                                          |    <0.001 |
|                 SRL16E_4                                                          |    <0.001 |
|                 SRL16E_7                                                          |    <0.001 |
|                 SRL16E_8                                                          |    <0.001 |
|                 The_Cache_Addresses[1].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[2].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[3].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[4].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[5].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[6].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[7].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[8].SRL16E_Cache_I                             |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                 |    <0.001 |
|                   Compare[0].MUXCY_I                                              |    <0.001 |
|                   Compare[0].SRLC16E_I                                            |    <0.001 |
|                   Compare[1].MUXCY_I                                              |     0.000 |
|                   Compare[1].SRLC16E_I                                            |    <0.001 |
|                   Compare[2].MUXCY_I                                              |     0.000 |
|                   Compare[2].SRLC16E_I                                            |    <0.001 |
|                   Compare[3].MUXCY_I                                              |     0.000 |
|                   Compare[3].SRLC16E_I                                            |    <0.001 |
|                   Compare[4].MUXCY_I                                              |    <0.001 |
|                   Compare[4].SRLC16E_I                                            |    <0.001 |
|                   Compare[5].MUXCY_I                                              |     0.000 |
|                   Compare[5].SRLC16E_I                                            |    <0.001 |
|                   Compare[6].MUXCY_I                                              |     0.000 |
|                   Compare[6].SRLC16E_I                                            |    <0.001 |
|                   Compare[7].MUXCY_I                                              |     0.000 |
|                   Compare[7].SRLC16E_I                                            |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                |    <0.001 |
|                 sync_dbg_brk_hit                                                  |    <0.001 |
|                 sync_dbg_hit                                                      |    <0.001 |
|                   sync_bits[0].sync_bit                                           |    <0.001 |
|                 sync_running_clock                                                |    <0.001 |
|                 sync_sample                                                       |    <0.001 |
|                   sync_bits[0].sync_bit                                           |    <0.001 |
|                   sync_bits[1].sync_bit                                           |    <0.001 |
|                   sync_bits[2].sync_bit                                           |    <0.001 |
|                   sync_bits[3].sync_bit                                           |    <0.001 |
|                   sync_bits[4].sync_bit                                           |    <0.001 |
|                   sync_bits[5].sync_bit                                           |    <0.001 |
|                   sync_bits[6].sync_bit                                           |    <0.001 |
|                   sync_bits[7].sync_bit                                           |    <0.001 |
|                 sync_sleep                                                        |    <0.001 |
|                 sync_stop_CPU                                                     |    <0.001 |
|                 sync_trig_out_0                                                   |    <0.001 |
|               instr_mux_I                                                         |    <0.001 |
|                 Mux_LD.LD_inst                                                    |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|               mem_databus_ready_sel_carry_or                                      |     0.000 |
|                 MUXCY_I                                                           |     0.000 |
|             Reset_DFF                                                             |    <0.001 |
|       microblaze_0_axi_periph                                                     |    <0.001 |
|         xbar                                                                      |    <0.001 |
|           inst                                                                    |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                              |    <0.001 |
|               addr_arbiter_inst                                                   |    <0.001 |
|               gen_decerr.decerr_slave_inst                                        |    <0.001 |
|               reg_slice_r                                                         |    <0.001 |
|               splitter_ar                                                         |    <0.001 |
|               splitter_aw                                                         |    <0.001 |
|       rst_clk_wiz_1_100M                                                          |    <0.001 |
|         U0                                                                        |    <0.001 |
|           EXT_LPF                                                                 |    <0.001 |
|             ACTIVE_HIGH_AUX.ACT_HI_AUX                                            |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                             |    <0.001 |
|           SEQ                                                                     |    <0.001 |
|             SEQ_COUNTER                                                           |    <0.001 |
|     mb_JD                                                                         |     0.033 |
|       mb3_PMOD_IO_Switch_IP                                                       |    <0.001 |
|         inst                                                                      |    <0.001 |
|           PMOD_IO_Switch_IP_v1_0_S00_AXI_inst                                     |    <0.001 |
|       mb3_gpio                                                                    |    <0.001 |
|         U0                                                                        |    <0.001 |
|           AXI_LITE_IPIF_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|               I_DECODER                                                           |    <0.001 |
|           gpio_core_1                                                             |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                           |    <0.001 |
|       mb3_iic                                                                     |     0.002 |
|         U0                                                                        |     0.002 |
|           X_IIC                                                                   |     0.002 |
|             DYN_MASTER_I                                                          |    <0.001 |
|             FILTER_I                                                              |    <0.001 |
|               SCL_DEBOUNCE                                                        |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                 |    <0.001 |
|               SDA_DEBOUNCE                                                        |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                 |    <0.001 |
|             IIC_CONTROL_I                                                         |    <0.001 |
|               BITCNT                                                              |    <0.001 |
|               CLKCNT                                                              |    <0.001 |
|               I2CDATA_REG                                                         |    <0.001 |
|               I2CHEADER_REG                                                       |    <0.001 |
|               SETUP_CNT                                                           |    <0.001 |
|             READ_FIFO_I                                                           |    <0.001 |
|             REG_INTERFACE_I                                                       |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                     |    <0.001 |
|             WRITE_FIFO_I                                                          |    <0.001 |
|             X_AXI_IPIF_SSP1                                                       |    <0.001 |
|               AXI_LITE_IPIF_I                                                     |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                |    <0.001 |
|                   I_DECODER                                                       |    <0.001 |
|               X_INTERRUPT_CONTROL                                                 |    <0.001 |
|               X_SOFT_RESET                                                        |    <0.001 |
|       mb3_lmb                                                                     |     0.012 |
|         dlmb_v10                                                                  |     0.000 |
|           U0                                                                      |     0.000 |
|         ilmb_v10                                                                  |     0.000 |
|           U0                                                                      |     0.000 |
|         lmb_bram                                                                  |     0.012 |
|           U0                                                                      |     0.012 |
|             inst_blk_mem_gen                                                      |     0.012 |
|               gnative_mem_map_bmg.native_mem_map_blk_mem_gen                      |     0.012 |
|                 valid.cstr                                                        |     0.012 |
|                   ramloop[0].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[1].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[2].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[3].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[4].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[5].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[6].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|                   ramloop[7].ram.r                                                |     0.001 |
|                     prim_noinit.ram                                               |     0.001 |
|         lmb_bram_if_cntlr                                                         |    <0.001 |
|           U0                                                                      |    <0.001 |
|             lmb_mux_I                                                             |    <0.001 |
|       mb3_spi                                                                     |     0.003 |
|         U0                                                                        |     0.003 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                      |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|               I_DECODER                                                           |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                |     0.003 |
|             CONTROL_REG_I                                                         |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                               |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                          |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                       |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                      |    <0.001 |
|                 inst_fifo_gen                                                     |    <0.001 |
|                   gconvfifo.rf                                                    |    <0.001 |
|                     grf.rf                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                         gr1.rfwft                                                 |    <0.001 |
|                         gras.rsts                                                 |    <0.001 |
|                         rpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                         gwas.wsts                                                 |    <0.001 |
|                         wpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                       |    <0.001 |
|                         gdm.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                        |    <0.001 |
|                           RAM_reg_0_15_6_7                                        |    <0.001 |
|                       rstblk                                                      |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                      |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                      |    <0.001 |
|                 inst_fifo_gen                                                     |    <0.001 |
|                   gconvfifo.rf                                                    |    <0.001 |
|                     grf.rf                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                         gr1.rfwft                                                 |    <0.001 |
|                         gras.rsts                                                 |    <0.001 |
|                         rpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                         gwas.wsts                                                 |    <0.001 |
|                         wpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                       |    <0.001 |
|                         gdm.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                        |    <0.001 |
|                           RAM_reg_0_15_6_7                                        |    <0.001 |
|                       rstblk                                                      |    <0.001 |
|             INTERRUPT_CONTROL_I                                                   |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                       |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                           |    <0.001 |
|             SOFT_RESET_I                                                          |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                          |    <0.001 |
|       mb_3                                                                        |     0.013 |
|         U0                                                                        |     0.013 |
|           MicroBlaze_Core_I                                                       |     0.013 |
|             Performance.Core                                                      |     0.013 |
|               Data_Flow_I                                                         |     0.005 |
|                 ALU_I                                                             |    <0.001 |
|                   ALL_Bits[0].ALU_Bit_I1                                          |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                          |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                         |    <0.001 |
|                     Last_Bit.MULT_AND_I                                           |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                          |    <0.001 |
|                   ALL_Bits[10].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[11].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[12].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[13].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[14].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[15].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[16].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[17].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[18].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[19].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[1].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[20].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[21].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[22].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[23].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[24].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[25].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[26].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[27].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[28].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[29].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[2].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[30].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[31].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[3].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[4].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[5].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[6].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[7].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[8].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[9].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                 Byte_Doublet_Handle_gti_I                                         |    <0.001 |
|                 Data_Flow_Logic_I                                                 |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                  |    <0.001 |
|                 Operand_Select_I                                                  |     0.001 |
|                   Gen_Bit[0].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                             |    <0.001 |
|                 Register_File_I                                                   |     0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                 Shift_Logic_Module_I                                              |     0.000 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                 |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                              |     0.000 |
|                 Zero_Detect_I                                                     |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                        |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                         |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                         |    <0.001 |
|                 exception_registers_I1                                            |    <0.001 |
|                   CarryIn_MUXCY                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                     |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                    |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                     |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                       |    <0.001 |
|                 msr_reg_i                                                         |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                           |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                           |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                           |    <0.001 |
|               Decode_I                                                            |     0.006 |
|                 PC_Module_I                                                       |     0.002 |
|                   Incr_PC[0].MUXCY_XOR_I                                          |    <0.001 |
|                   Incr_PC[10].MUXCY_XOR_I                                         |    <0.001 |
|                   Incr_PC[11].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[12].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[13].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[14].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[15].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[16].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[17].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[18].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[19].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[1].MUXCY_XOR_I                                          |    <0.001 |
|                   Incr_PC[20].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[21].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[22].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[23].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[24].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[25].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[26].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[27].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[28].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[29].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[2].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[3].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[4].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[5].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[6].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[7].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[8].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[9].MUXCY_XOR_I                                          |     0.000 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                        |    <0.001 |
|                 PreFetch_Buffer_I1                                                |     0.002 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                     |    <0.001 |
|                   Last_Sel_DFF                                                    |    <0.001 |
|                   Mux_Select_Empty_LUT6                                           |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                        |    <0.001 |
|                   OF_Valid_DFF                                                    |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                    |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                     |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                     |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                     |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                        |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                        |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                             |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                 |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                 |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                             |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                           |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                          |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                           |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                  |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                 |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                  |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 if_pc_incr_carry_and_0                                            |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 if_pc_incr_carry_and_3                                            |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 jump_logic_I1                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                |     0.000 |
|                   MUXCY_JUMP_CARRY2                                               |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                               |     0.000 |
|                   MUXCY_JUMP_CARRY4                                               |     0.000 |
|                   MUXCY_JUMP_CARRY5                                               |     0.000 |
|                   MUXCY_JUMP_CARRY6                                               |    <0.001 |
|                 mem_PipeRun_carry_and                                             |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 mem_wait_on_ready_N_carry_or                                      |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|               Use_DBUS.DAXI_Interface_I1                                          |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                              |     0.001 |
|                 SRL16E_1                                                          |    <0.001 |
|                 SRL16E_2                                                          |    <0.001 |
|                 SRL16E_3                                                          |    <0.001 |
|                 SRL16E_4                                                          |    <0.001 |
|                 SRL16E_7                                                          |    <0.001 |
|                 SRL16E_8                                                          |    <0.001 |
|                 The_Cache_Addresses[1].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[2].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[3].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[4].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[5].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[6].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[7].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[8].SRL16E_Cache_I                             |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                 |    <0.001 |
|                   Compare[0].MUXCY_I                                              |    <0.001 |
|                   Compare[0].SRLC16E_I                                            |    <0.001 |
|                   Compare[1].MUXCY_I                                              |     0.000 |
|                   Compare[1].SRLC16E_I                                            |    <0.001 |
|                   Compare[2].MUXCY_I                                              |     0.000 |
|                   Compare[2].SRLC16E_I                                            |    <0.001 |
|                   Compare[3].MUXCY_I                                              |     0.000 |
|                   Compare[3].SRLC16E_I                                            |    <0.001 |
|                   Compare[4].MUXCY_I                                              |    <0.001 |
|                   Compare[4].SRLC16E_I                                            |    <0.001 |
|                   Compare[5].MUXCY_I                                              |     0.000 |
|                   Compare[5].SRLC16E_I                                            |    <0.001 |
|                   Compare[6].MUXCY_I                                              |     0.000 |
|                   Compare[6].SRLC16E_I                                            |    <0.001 |
|                   Compare[7].MUXCY_I                                              |     0.000 |
|                   Compare[7].SRLC16E_I                                            |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                |    <0.001 |
|                 sync_dbg_brk_hit                                                  |    <0.001 |
|                 sync_dbg_hit                                                      |    <0.001 |
|                   sync_bits[0].sync_bit                                           |    <0.001 |
|                 sync_running_clock                                                |    <0.001 |
|                 sync_sample                                                       |    <0.001 |
|                   sync_bits[0].sync_bit                                           |    <0.001 |
|                   sync_bits[1].sync_bit                                           |    <0.001 |
|                   sync_bits[2].sync_bit                                           |    <0.001 |
|                   sync_bits[3].sync_bit                                           |    <0.001 |
|                   sync_bits[4].sync_bit                                           |    <0.001 |
|                   sync_bits[5].sync_bit                                           |    <0.001 |
|                   sync_bits[6].sync_bit                                           |    <0.001 |
|                   sync_bits[7].sync_bit                                           |    <0.001 |
|                 sync_sleep                                                        |    <0.001 |
|                 sync_stop_CPU                                                     |    <0.001 |
|                 sync_trig_out_0                                                   |    <0.001 |
|               instr_mux_I                                                         |    <0.001 |
|                 Mux_LD.LD_inst                                                    |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|               mem_databus_ready_sel_carry_or                                      |     0.000 |
|                 MUXCY_I                                                           |     0.000 |
|             Reset_DFF                                                             |    <0.001 |
|       microblaze_0_axi_periph                                                     |    <0.001 |
|         xbar                                                                      |    <0.001 |
|           inst                                                                    |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                              |    <0.001 |
|               addr_arbiter_inst                                                   |    <0.001 |
|               gen_decerr.decerr_slave_inst                                        |    <0.001 |
|               reg_slice_r                                                         |    <0.001 |
|               splitter_ar                                                         |    <0.001 |
|               splitter_aw                                                         |    <0.001 |
|       rst_clk_wiz_1_100M                                                          |    <0.001 |
|         U0                                                                        |    <0.001 |
|           EXT_LPF                                                                 |    <0.001 |
|             ACTIVE_HIGH_AUX.ACT_HI_AUX                                            |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                             |    <0.001 |
|           SEQ                                                                     |    <0.001 |
|             SEQ_COUNTER                                                           |    <0.001 |
|     mb_JE                                                                         |     0.035 |
|       mb4_PMOD_IO_Switch_IP                                                       |    <0.001 |
|         inst                                                                      |    <0.001 |
|           PMOD_IO_Switch_IP_v1_0_S00_AXI_inst                                     |    <0.001 |
|       mb4_gpio                                                                    |    <0.001 |
|         U0                                                                        |    <0.001 |
|           AXI_LITE_IPIF_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|               I_DECODER                                                           |    <0.001 |
|           gpio_core_1                                                             |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                           |    <0.001 |
|       mb4_iic                                                                     |     0.002 |
|         U0                                                                        |     0.002 |
|           X_IIC                                                                   |     0.002 |
|             DYN_MASTER_I                                                          |    <0.001 |
|             FILTER_I                                                              |    <0.001 |
|               SCL_DEBOUNCE                                                        |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                 |    <0.001 |
|               SDA_DEBOUNCE                                                        |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                 |    <0.001 |
|             IIC_CONTROL_I                                                         |    <0.001 |
|               BITCNT                                                              |    <0.001 |
|               CLKCNT                                                              |    <0.001 |
|               I2CDATA_REG                                                         |    <0.001 |
|               I2CHEADER_REG                                                       |    <0.001 |
|               SETUP_CNT                                                           |    <0.001 |
|             READ_FIFO_I                                                           |    <0.001 |
|             REG_INTERFACE_I                                                       |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                     |    <0.001 |
|             WRITE_FIFO_I                                                          |    <0.001 |
|             X_AXI_IPIF_SSP1                                                       |    <0.001 |
|               AXI_LITE_IPIF_I                                                     |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                |    <0.001 |
|                   I_DECODER                                                       |    <0.001 |
|               X_INTERRUPT_CONTROL                                                 |    <0.001 |
|               X_SOFT_RESET                                                        |    <0.001 |
|       mb4_lmb                                                                     |     0.013 |
|         dlmb_v10                                                                  |     0.000 |
|           U0                                                                      |     0.000 |
|         ilmb_v10                                                                  |     0.000 |
|           U0                                                                      |     0.000 |
|         lmb_bram                                                                  |     0.012 |
|           U0                                                                      |     0.012 |
|             inst_blk_mem_gen                                                      |     0.012 |
|               gnative_mem_map_bmg.native_mem_map_blk_mem_gen                      |     0.012 |
|                 valid.cstr                                                        |     0.012 |
|                   ramloop[0].ram.r                                                |     0.002 |
|                     prim_noinit.ram                                               |     0.002 |
|                   ramloop[1].ram.r                                                |     0.002 |
|                     prim_noinit.ram                                               |     0.002 |
|                   ramloop[2].ram.r                                                |     0.002 |
|                     prim_noinit.ram                                               |     0.002 |
|                   ramloop[3].ram.r                                                |     0.002 |
|                     prim_noinit.ram                                               |     0.002 |
|                   ramloop[4].ram.r                                                |     0.002 |
|                     prim_noinit.ram                                               |     0.002 |
|                   ramloop[5].ram.r                                                |     0.002 |
|                     prim_noinit.ram                                               |     0.002 |
|                   ramloop[6].ram.r                                                |     0.002 |
|                     prim_noinit.ram                                               |     0.002 |
|                   ramloop[7].ram.r                                                |     0.002 |
|                     prim_noinit.ram                                               |     0.002 |
|         lmb_bram_if_cntlr                                                         |    <0.001 |
|           U0                                                                      |    <0.001 |
|             lmb_mux_I                                                             |    <0.001 |
|       mb4_spi                                                                     |     0.003 |
|         U0                                                                        |     0.003 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                      |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|               I_DECODER                                                           |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                |     0.003 |
|             CONTROL_REG_I                                                         |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                               |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                          |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                       |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                      |    <0.001 |
|                 inst_fifo_gen                                                     |    <0.001 |
|                   gconvfifo.rf                                                    |    <0.001 |
|                     grf.rf                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                         gr1.rfwft                                                 |    <0.001 |
|                         gras.rsts                                                 |    <0.001 |
|                         rpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                         gwas.wsts                                                 |    <0.001 |
|                         wpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                       |    <0.001 |
|                         gdm.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                        |    <0.001 |
|                           RAM_reg_0_15_6_7                                        |    <0.001 |
|                       rstblk                                                      |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                      |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                      |    <0.001 |
|                 inst_fifo_gen                                                     |    <0.001 |
|                   gconvfifo.rf                                                    |    <0.001 |
|                     grf.rf                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                         gr1.rfwft                                                 |    <0.001 |
|                         gras.rsts                                                 |    <0.001 |
|                         rpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                         gwas.wsts                                                 |    <0.001 |
|                         wpntr                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                       |    <0.001 |
|                         gdm.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                        |    <0.001 |
|                           RAM_reg_0_15_6_7                                        |    <0.001 |
|                       rstblk                                                      |    <0.001 |
|             INTERRUPT_CONTROL_I                                                   |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                       |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                           |    <0.001 |
|             SOFT_RESET_I                                                          |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                          |    <0.001 |
|       mb_4                                                                        |     0.014 |
|         U0                                                                        |     0.014 |
|           MicroBlaze_Core_I                                                       |     0.014 |
|             Performance.Core                                                      |     0.014 |
|               Data_Flow_I                                                         |     0.006 |
|                 ALU_I                                                             |    <0.001 |
|                   ALL_Bits[0].ALU_Bit_I1                                          |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                          |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                         |    <0.001 |
|                     Last_Bit.MULT_AND_I                                           |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                          |    <0.001 |
|                   ALL_Bits[10].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[11].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[12].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[13].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[14].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[15].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[16].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[17].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[18].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[19].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[1].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[20].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[21].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[22].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[23].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[24].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[25].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[26].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[27].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[28].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[29].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[2].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[30].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[31].ALU_Bit_I1                                         |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[3].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[4].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[5].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[6].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[7].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[8].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                   ALL_Bits[9].ALU_Bit_I1                                          |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                       Using_FPGA.Native                                           |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                 Byte_Doublet_Handle_gti_I                                         |    <0.001 |
|                 Data_Flow_Logic_I                                                 |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                 |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                  |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                  |    <0.001 |
|                 Operand_Select_I                                                  |     0.001 |
|                   Gen_Bit[0].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                            |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                             |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                             |    <0.001 |
|                 Register_File_I                                                   |     0.002 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                              |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                               |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                 Shift_Logic_Module_I                                              |     0.000 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                 |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                              |     0.000 |
|                 Zero_Detect_I                                                     |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                        |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                         |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                         |    <0.001 |
|                 exception_registers_I1                                            |    <0.001 |
|                   CarryIn_MUXCY                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                     |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                    |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                     |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                  |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                    |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                   |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                     |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                       |    <0.001 |
|                 msr_reg_i                                                         |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                           |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                           |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                           |    <0.001 |
|               Decode_I                                                            |     0.006 |
|                 PC_Module_I                                                       |     0.002 |
|                   Incr_PC[0].MUXCY_XOR_I                                          |    <0.001 |
|                   Incr_PC[10].MUXCY_XOR_I                                         |    <0.001 |
|                   Incr_PC[11].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[12].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[13].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[14].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[15].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[16].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[17].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[18].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[19].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[1].MUXCY_XOR_I                                          |    <0.001 |
|                   Incr_PC[20].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[21].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[22].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[23].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[24].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[25].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[26].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[27].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[28].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[29].MUXCY_XOR_I                                         |     0.000 |
|                   Incr_PC[2].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[3].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[4].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[5].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[6].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[7].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[8].MUXCY_XOR_I                                          |     0.000 |
|                   Incr_PC[9].MUXCY_XOR_I                                          |     0.000 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                        |    <0.001 |
|                 PreFetch_Buffer_I1                                                |     0.002 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                      |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                    |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                     |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                     |    <0.001 |
|                   Last_Sel_DFF                                                    |    <0.001 |
|                   Mux_Select_Empty_LUT6                                           |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                        |    <0.001 |
|                   OF_Valid_DFF                                                    |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                    |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                     |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                     |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                     |    <0.001 |
|                   MUXCY_I                                                         |    <0.001 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                     |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                        |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                        |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                             |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                 |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                 |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                             |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                           |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                          |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                           |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                  |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                  |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                 |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                 |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                  |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 if_pc_incr_carry_and_0                                            |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 if_pc_incr_carry_and_3                                            |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 jump_logic_I1                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                |     0.000 |
|                   MUXCY_JUMP_CARRY2                                               |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                               |     0.000 |
|                   MUXCY_JUMP_CARRY4                                               |     0.000 |
|                   MUXCY_JUMP_CARRY5                                               |     0.000 |
|                   MUXCY_JUMP_CARRY6                                               |    <0.001 |
|                 mem_PipeRun_carry_and                                             |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|                 mem_wait_on_ready_N_carry_or                                      |     0.000 |
|                   MUXCY_I                                                         |     0.000 |
|               Use_DBUS.DAXI_Interface_I1                                          |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                              |     0.001 |
|                 SRL16E_1                                                          |    <0.001 |
|                 SRL16E_2                                                          |    <0.001 |
|                 SRL16E_3                                                          |    <0.001 |
|                 SRL16E_4                                                          |    <0.001 |
|                 SRL16E_7                                                          |    <0.001 |
|                 SRL16E_8                                                          |    <0.001 |
|                 The_Cache_Addresses[1].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[2].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[3].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[4].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[5].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[6].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[7].SRL16E_Cache_I                             |    <0.001 |
|                 The_Cache_Addresses[8].SRL16E_Cache_I                             |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                 |    <0.001 |
|                   Compare[0].MUXCY_I                                              |    <0.001 |
|                   Compare[0].SRLC16E_I                                            |    <0.001 |
|                   Compare[1].MUXCY_I                                              |     0.000 |
|                   Compare[1].SRLC16E_I                                            |    <0.001 |
|                   Compare[2].MUXCY_I                                              |     0.000 |
|                   Compare[2].SRLC16E_I                                            |    <0.001 |
|                   Compare[3].MUXCY_I                                              |     0.000 |
|                   Compare[3].SRLC16E_I                                            |    <0.001 |
|                   Compare[4].MUXCY_I                                              |    <0.001 |
|                   Compare[4].SRLC16E_I                                            |    <0.001 |
|                   Compare[5].MUXCY_I                                              |     0.000 |
|                   Compare[5].SRLC16E_I                                            |    <0.001 |
|                   Compare[6].MUXCY_I                                              |     0.000 |
|                   Compare[6].SRLC16E_I                                            |    <0.001 |
|                   Compare[7].MUXCY_I                                              |     0.000 |
|                   Compare[7].SRLC16E_I                                            |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                |    <0.001 |
|                 sync_dbg_brk_hit                                                  |    <0.001 |
|                 sync_dbg_hit                                                      |    <0.001 |
|                   sync_bits[0].sync_bit                                           |    <0.001 |
|                 sync_running_clock                                                |    <0.001 |
|                 sync_sample                                                       |    <0.001 |
|                   sync_bits[0].sync_bit                                           |    <0.001 |
|                   sync_bits[1].sync_bit                                           |    <0.001 |
|                   sync_bits[2].sync_bit                                           |    <0.001 |
|                   sync_bits[3].sync_bit                                           |    <0.001 |
|                   sync_bits[4].sync_bit                                           |    <0.001 |
|                   sync_bits[5].sync_bit                                           |    <0.001 |
|                   sync_bits[6].sync_bit                                           |    <0.001 |
|                   sync_bits[7].sync_bit                                           |    <0.001 |
|                 sync_sleep                                                        |    <0.001 |
|                 sync_stop_CPU                                                     |    <0.001 |
|                 sync_trig_out_0                                                   |    <0.001 |
|               instr_mux_I                                                         |    <0.001 |
|                 Mux_LD.LD_inst                                                    |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                          |    <0.001 |
|                     Using_FPGA.Native                                             |    <0.001 |
|               mem_databus_ready_sel_carry_or                                      |     0.000 |
|                 MUXCY_I                                                           |     0.000 |
|             Reset_DFF                                                             |    <0.001 |
|       microblaze_0_axi_periph                                                     |    <0.001 |
|         xbar                                                                      |    <0.001 |
|           inst                                                                    |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                              |    <0.001 |
|               addr_arbiter_inst                                                   |    <0.001 |
|               gen_decerr.decerr_slave_inst                                        |    <0.001 |
|               reg_slice_r                                                         |    <0.001 |
|               splitter_ar                                                         |    <0.001 |
|               splitter_aw                                                         |    <0.001 |
|       rst_clk_wiz_1_100M                                                          |    <0.001 |
|         U0                                                                        |    <0.001 |
|           EXT_LPF                                                                 |    <0.001 |
|             ACTIVE_HIGH_AUX.ACT_HI_AUX                                            |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                             |    <0.001 |
|           SEQ                                                                     |    <0.001 |
|             SEQ_COUNTER                                                           |    <0.001 |
|     mdm_1                                                                         |    <0.001 |
|       U0                                                                          |    <0.001 |
|         MDM_Core_I1                                                               |    <0.001 |
|           JTAG_CONTROL_I                                                          |    <0.001 |
|     processing_system7_0                                                          |     1.512 |
|       inst                                                                        |     1.512 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                                           |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                                           |     0.000 |
|     processing_system7_0_axi_periph                                               |     0.025 |
|       m00_couplers                                                                |     0.004 |
|         auto_pc                                                                   |     0.004 |
|           inst                                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.004 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |     0.001 |
|                 ar_pipe                                                           |    <0.001 |
|                 aw_pipe                                                           |    <0.001 |
|                 b_pipe                                                            |    <0.001 |
|                 r_pipe                                                            |    <0.001 |
|               WR.aw_channel_0                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|       m01_couplers                                                                |     0.004 |
|         auto_pc                                                                   |     0.004 |
|           inst                                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.004 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |     0.001 |
|                 ar_pipe                                                           |    <0.001 |
|                 aw_pipe                                                           |    <0.001 |
|                 b_pipe                                                            |    <0.001 |
|                 r_pipe                                                            |    <0.001 |
|               WR.aw_channel_0                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|       m06_couplers                                                                |     0.004 |
|         auto_pc                                                                   |     0.004 |
|           inst                                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.004 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |     0.001 |
|                 ar_pipe                                                           |    <0.001 |
|                 aw_pipe                                                           |    <0.001 |
|                 b_pipe                                                            |    <0.001 |
|                 r_pipe                                                            |    <0.001 |
|               WR.aw_channel_0                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|       m07_couplers                                                                |     0.004 |
|         auto_pc                                                                   |     0.004 |
|           inst                                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.004 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |     0.001 |
|                 ar_pipe                                                           |    <0.001 |
|                 aw_pipe                                                           |    <0.001 |
|                 b_pipe                                                            |    <0.001 |
|                 r_pipe                                                            |    <0.001 |
|               WR.aw_channel_0                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|       s00_couplers                                                                |     0.000 |
|         auto_pc                                                                   |     0.000 |
|       xbar                                                                        |     0.010 |
|         inst                                                                      |     0.010 |
|           gen_samd.crossbar_samd                                                  |     0.010 |
|             addr_arbiter_ar                                                       |    <0.001 |
|             addr_arbiter_aw                                                       |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                    |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                      |    <0.001 |
|               b_pipe                                                              |    <0.001 |
|               r_pipe                                                              |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                      |    <0.001 |
|               b_pipe                                                              |    <0.001 |
|               r_pipe                                                              |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                      |    <0.001 |
|               b_pipe                                                              |    <0.001 |
|               r_pipe                                                              |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                      |    <0.001 |
|               b_pipe                                                              |    <0.001 |
|               r_pipe                                                              |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                      |    <0.001 |
|               b_pipe                                                              |    <0.001 |
|               r_pipe                                                              |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                      |    <0.001 |
|               b_pipe                                                              |    <0.001 |
|               r_pipe                                                              |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                      |    <0.001 |
|               b_pipe                                                              |    <0.001 |
|               r_pipe                                                              |    <0.001 |
|             gen_master_slots[7].reg_slice_mi                                      |    <0.001 |
|               b_pipe                                                              |    <0.001 |
|               r_pipe                                                              |    <0.001 |
|             gen_master_slots[8].reg_slice_mi                                      |    <0.001 |
|               b_pipe                                                              |    <0.001 |
|               r_pipe                                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                       |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                  |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                              |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                      |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                  |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                              |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                        |    <0.001 |
|               wrouter_aw_fifo                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                    |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                    |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                    |    <0.001 |
|             splitter_aw_mi                                                        |    <0.001 |
|     rst_processing_system7_0_100M                                                 |    <0.001 |
|       U0                                                                          |    <0.001 |
|         EXT_LPF                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                               |    <0.001 |
|         SEQ                                                                       |    <0.001 |
|           SEQ_COUNTER                                                             |    <0.001 |
|     swsleds_gpio                                                                  |    <0.001 |
|       U0                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|         gpio_core_1                                                               |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                 |    <0.001 |
|     tracebuffer_sel                                                               |     0.000 |
|     xadc_wiz_0                                                                    |     0.003 |
|       inst                                                                        |     0.003 |
|         AXI_LITE_IPIF_I                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|         AXI_XADC_CORE_I                                                           |     0.002 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                      |    <0.001 |
|         SOFT_RESET_I                                                              |    <0.001 |
|     xlconcat_0                                                                    |     0.000 |
|     xup_mux_data_in                                                               |    <0.001 |
|       inst                                                                        |    <0.001 |
|     xup_mux_data_out                                                              |    <0.001 |
|       inst                                                                        |    <0.001 |
|     xup_mux_tri_out                                                               |    <0.001 |
|       inst                                                                        |    <0.001 |
+-----------------------------------------------------------------------------------+-----------+


