Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 21 18:11:58 2024
| Host         : ArturoPC running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 70
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 30         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 1          |
| TIMING-9  | Warning          | Unknown CDC Logic             | 1          |
| TIMING-18 | Warning          | Missing input or output delay | 38         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/FSM_sequential_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/ldCode2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/regcode_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/regcode_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/regcode_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/regcode_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/synchronizer.aux1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/timer.count_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/teclado_0/U0/teclado_v1_0_S00_AXI_inst/TeclaDetecInst/xSync_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[0] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[10] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[11] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[12] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[13] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[14] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[15] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[1] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[2] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[3] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[4] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[5] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[6] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[7] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[8] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[9] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on blue_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on green_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[0] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[10] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[11] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[12] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[13] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[14] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[15] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[1] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[2] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[3] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[4] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[5] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[6] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[7] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[8] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[9] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on red_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>


