#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  7 01:49:23 2024
# Process ID: 3340
# Current directory: E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent844 E:\HDA_Lectures\001_Repository\011_DSD\011_DSD_LabCodes\003_Lab1\WP\Camera_Emulation_Project_v2_lab1\Camera_Emulation_Project_v2_lab3\Camera_Emulation_Project_v2_lab3.xpr
# Log file: E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/vivado.log
# Journal file: E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'Dual_Port_BRAM_1' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'Dual_Port_BRAM_1' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'Dual_Port_BRAM' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'Dual_Port_BRAM' (customized with software release 2018.2) has a different revision in the IP Catalog.
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/vga_pll_zedboard/vga_pll_zedboard.xci]
update_compile_order -fileset sources_1
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/vga_pll_zedboard/vga_pll_zedboard.xci

synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/vga_pll_zedboard/vga_pll_zedboard.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/vga_pll_zedboard/vga_pll_zedboard.xci

WARNING: [IP_Flow 19-2162] IP 'vga_pll_zedboard' is locked:
* IP definition 'Clocking Wizard (5.1)' for IP 'vga_pll_zedboard' (customized with software release 2014.2) has a newer major version in the IP Catalog.
Top: Camera_Emulator
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1419.438 ; gain = 204.605
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port reset_n is neither a static name nor a globally static expression [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:154]
WARNING: [Synth 8-1565] actual for formal port rdclock is neither a static name nor a globally static expression [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:173]
WARNING: [Synth 8-1565] actual for formal port wrclock is neither a static name nor a globally static expression [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:175]
INFO: [Synth 8-638] synthesizing module 'Camera_Emulator' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Emulator.vhd:49]
INFO: [Synth 8-3491] module 'Img_Generator' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Img_Generator.vhd:34' bound to instance 'Img_Generator_Inst' of component 'Img_Generator' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Emulator.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Img_Generator' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Img_Generator.vhd:48]
INFO: [Synth 8-3491] module 'Camera_Clock_Generator' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Clock_Generator.vhd:34' bound to instance 'Camera_Clock_Generator_inst' of component 'Camera_Clock_Generator' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Img_Generator.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Camera_Clock_Generator' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Clock_Generator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Camera_Clock_Generator' (1#1) [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Clock_Generator.vhd:40]
INFO: [Synth 8-3491] module 'Pixel_Generator' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Pixel_Generator.vhd:34' bound to instance 'Pixel_Generator_inst' of component 'Pixel_Generator' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Img_Generator.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Pixel_Generator' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Pixel_Generator.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Pixel_Generator' (2#1) [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Pixel_Generator.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Img_Generator' (3#1) [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Img_Generator.vhd:48]
INFO: [Synth 8-3491] module 'HDMI_V1' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:26' bound to instance 'HDMI_V1_Inst' of component 'HDMI_V1' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Emulator.vhd:116]
INFO: [Synth 8-638] synthesizing module 'HDMI_V1' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:53]
INFO: [Synth 8-3491] module 'vga_pll_zedboard' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/.Xil/Vivado-3340-LAPTOP-SOUMYARANJANSABAT/realtime/vga_pll_zedboard_stub.vhdl:5' bound to instance 'vga_pll_inst' of component 'vga_pll_zedboard' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:140]
INFO: [Synth 8-638] synthesizing module 'vga_pll_zedboard' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/.Xil/Vivado-3340-LAPTOP-SOUMYARANJANSABAT/realtime/vga_pll_zedboard_stub.vhdl:14]
INFO: [Synth 8-3491] module 'i2c_sender' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/i2c_sender.vhd:10' bound to instance 'i2c_sender_inst' of component 'i2c_sender' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:145]
INFO: [Synth 8-638] synthesizing module 'i2c_sender' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/i2c_sender.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'i2c_sender' (4#1) [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/i2c_sender.vhd:19]
INFO: [Synth 8-3491] module 'vga_controller' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/vga_controller.vhd:26' bound to instance 'vga_controller_inst' of component 'vga_controller' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:152]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/vga_controller.vhd:48]
	Parameter h_pulse bound to: 96 - type: integer 
	Parameter h_bp bound to: 48 - type: integer 
	Parameter h_pixels bound to: 640 - type: integer 
	Parameter h_fp bound to: 16 - type: integer 
	Parameter h_pol bound to: 1'b0 
	Parameter v_pulse bound to: 2 - type: integer 
	Parameter v_bp bound to: 33 - type: integer 
	Parameter v_pixels bound to: 480 - type: integer 
	Parameter v_fp bound to: 10 - type: integer 
	Parameter v_pol bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (5#1) [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/vga_controller.vhd:48]
INFO: [Synth 8-3491] module 'capture_logic' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/new/capture_logic.vhd:34' bound to instance 'capture_logic_Inst' of component 'capture_logic' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:161]
INFO: [Synth 8-638] synthesizing module 'capture_logic' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/new/capture_logic.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'capture_logic' (6#1) [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/new/capture_logic.vhd:44]
INFO: [Synth 8-3491] module 'frame_buffer' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:26' bound to instance 'frame_buffer_Inst' of component 'frame_buffer' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:170]
INFO: [Synth 8-638] synthesizing module 'frame_buffer' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:40]
WARNING: [Synth 8-614] signal 'data_out2' is read in the process but is not in the sensitivity list [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:81]
INFO: [Synth 8-3491] module 'Dual_Port_BRAM' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/.Xil/Vivado-3340-LAPTOP-SOUMYARANJANSABAT/realtime/Dual_Port_BRAM_stub.vhdl:5' bound to instance 'Dual_Port_BRAM_Inst0' of component 'Dual_Port_BRAM' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Dual_Port_BRAM' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/.Xil/Vivado-3340-LAPTOP-SOUMYARANJANSABAT/realtime/Dual_Port_BRAM_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Dual_Port_BRAM' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/.Xil/Vivado-3340-LAPTOP-SOUMYARANJANSABAT/realtime/Dual_Port_BRAM_stub.vhdl:5' bound to instance 'Dual_Port_BRAM_Inst1' of component 'Dual_Port_BRAM' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:115]
INFO: [Synth 8-3491] module 'Dual_Port_BRAM_1' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/.Xil/Vivado-3340-LAPTOP-SOUMYARANJANSABAT/realtime/Dual_Port_BRAM_1_stub.vhdl:5' bound to instance 'Dual_Port_BRAM_Inst2' of component 'Dual_Port_BRAM_1' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Dual_Port_BRAM_1' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/.Xil/Vivado-3340-LAPTOP-SOUMYARANJANSABAT/realtime/Dual_Port_BRAM_1_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'frame_buffer' (7#1) [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:40]
INFO: [Synth 8-3491] module 'ov7670_controller' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_controller.vhd:12' bound to instance 'ov7670_controller_Inst' of component 'ov7670_controller' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:179]
INFO: [Synth 8-638] synthesizing module 'ov7670_controller' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_controller.vhd:25]
INFO: [Synth 8-3491] module 'i2c_sender_cam' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/i2c_sender_cam.vhd:24' bound to instance 'Inst_i2c_sender_cam' of component 'i2c_sender_cam' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_controller.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i2c_sender_cam' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/i2c_sender_cam.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'i2c_sender_cam' (8#1) [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/i2c_sender_cam.vhd:35]
INFO: [Synth 8-3491] module 'ov7670_registers' declared at 'E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_registers.vhd:24' bound to instance 'Inst_ov7670_registers' of component 'ov7670_registers' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_controller.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ov7670_registers' [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_registers.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ov7670_registers' (9#1) [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_registers.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ov7670_controller' (10#1) [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_controller.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'HDMI_V1' (11#1) [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Camera_Emulator' (12#1) [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Emulator.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1478.340 ; gain = 263.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1478.340 ; gain = 263.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1478.340 ; gain = 263.508
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/vga_pll_zedboard/vga_pll_zedboard.dcp' for cell 'HDMI_V1_Inst/vga_pll_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/Dual_Port_BRAM/Dual_Port_BRAM.dcp' for cell 'HDMI_V1_Inst/frame_buffer_Inst/Dual_Port_BRAM_Inst0'
INFO: [Project 1-454] Reading design checkpoint 'e:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/Dual_Port_BRAM_1/Dual_Port_BRAM_1.dcp' for cell 'HDMI_V1_Inst/frame_buffer_Inst/Dual_Port_BRAM_Inst2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1506.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/vga_pll_zedboard/vga_pll_zedboard_board.xdc] for cell 'HDMI_V1_Inst/vga_pll_inst/U0'
Finished Parsing XDC File [e:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/vga_pll_zedboard/vga_pll_zedboard_board.xdc] for cell 'HDMI_V1_Inst/vga_pll_inst/U0'
Parsing XDC File [e:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/vga_pll_zedboard/vga_pll_zedboard.xdc] for cell 'HDMI_V1_Inst/vga_pll_inst/U0'
Finished Parsing XDC File [e:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/vga_pll_zedboard/vga_pll_zedboard.xdc] for cell 'HDMI_V1_Inst/vga_pll_inst/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/vga_pll_zedboard/vga_pll_zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Camera_Emulator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Camera_Emulator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/constrs_1/imports/Camera_Emulator/video_project_constraints.xdc]
Finished Parsing XDC File [E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/003_Lab1/WP/Camera_Emulation_Project_v2_lab1/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/constrs_1/imports/Camera_Emulator/video_project_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1630.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.766 ; gain = 528.934
53 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1743.766 ; gain = 528.934
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  7 01:58:05 2024...
