Info: Series:GW1N-9C Device:GW1NR-9C Package:QFN88P Speed:C6/I5
Info: Cell dipswitch[4] not found
Info: Cell dipswitch[4] not found

Info: Packing constants..
Info: Packing Shadow RAM..
Info: Packing GSR..
Info: Packing IOs..
Info: Packing diff IOs..
Info: Packing IO logic..
Info: Packing wide LUTs..
Info: Packing LUT5s..
Info: Packing LUT6s..
Info: Packing LUT7s..
Info: Packing LUT8s..
Info: Packing ALUs..
Info: Packing LUT-FFs..
Info: Packing non-LUT FFs..
Info: Packing PLLs..
Info: Checksum: 0x5c517d22

Info: Annotating ports with timing budgets for target frequency 27.00 MHz
Info: Checksum: 0x5c517d22

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	               SLICE:  1276/ 8640    14%
Info: 	                 IOB:    18/  274     6%
Info: 	                ODDR:     0/  274     0%
Info: 	           MUX2_LUT5:   247/ 4320     5%
Info: 	           MUX2_LUT6:   116/ 2160     5%
Info: 	           MUX2_LUT7:    37/ 1080     3%
Info: 	           MUX2_LUT8:    10/ 1056     0%
Info: 	                 GND:     1/    1   100%
Info: 	                RAMW:     0/  270     0%
Info: 	                 GSR:     1/    1   100%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%

Info: Placed 18 cells based on constraints.
Info: Creating initial analytic placement for 445 cells, random placement wirelen = 20683.
Info:     at initial placer iter 0, wirelen = 799
Info:     at initial placer iter 1, wirelen = 605
Info:     at initial placer iter 2, wirelen = 552
Info:     at initial placer iter 3, wirelen = 568
Info: Running main analytical placer, max placement attempts per cell = 364231.
Info:     at iteration #1, type SLICE: wirelen solved = 716, spread = 6312, legal = 6318; time = 0.01s
Info:     at iteration #1, type MUX2_LUT7: wirelen solved = 6243, spread = 6416, legal = 6436; time = 0.00s
Info:     at iteration #1, type MUX2_LUT6: wirelen solved = 6108, spread = 6518, legal = 6527; time = 0.01s
Info:     at iteration #1, type MUX2_LUT8: wirelen solved = 6347, spread = 6350, legal = 6374; time = 0.01s
Info:     at iteration #1, type MUX2_LUT5: wirelen solved = 6129, spread = 6141, legal = 6141; time = 0.00s
Info:     at iteration #1, type VCC: wirelen solved = 6141, spread = 6141, legal = 6141; time = 0.00s
Info:     at iteration #1, type GND: wirelen solved = 6141, spread = 6141, legal = 6141; time = 0.00s
Info:     at iteration #1, type GSR: wirelen solved = 6141, spread = 6141, legal = 6141; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 661, spread = 5977, legal = 5989; time = 0.02s
Info:     at iteration #2, type SLICE: wirelen solved = 2017, spread = 4569, legal = 4824; time = 0.01s
Info:     at iteration #2, type MUX2_LUT7: wirelen solved = 4594, spread = 4627, legal = 4667; time = 0.01s
Info:     at iteration #2, type MUX2_LUT6: wirelen solved = 4183, spread = 4269, legal = 4303; time = 0.01s
Info:     at iteration #2, type MUX2_LUT8: wirelen solved = 4123, spread = 4127, legal = 4211; time = 0.01s
Info:     at iteration #2, type MUX2_LUT5: wirelen solved = 4020, spread = 4028, legal = 4051; time = 0.00s
Info:     at iteration #2, type VCC: wirelen solved = 4051, spread = 4051, legal = 4051; time = 0.00s
Info:     at iteration #2, type GND: wirelen solved = 4051, spread = 4051, legal = 4051; time = 0.00s
Info:     at iteration #2, type GSR: wirelen solved = 4051, spread = 4051, legal = 4051; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 758, spread = 4416, legal = 4559; time = 0.02s
Info:     at iteration #3, type SLICE: wirelen solved = 1925, spread = 3842, legal = 3926; time = 0.01s
Info:     at iteration #3, type MUX2_LUT7: wirelen solved = 3781, spread = 3856, legal = 3871; time = 0.00s
Info:     at iteration #3, type MUX2_LUT6: wirelen solved = 3597, spread = 3698, legal = 3729; time = 0.01s
Info:     at iteration #3, type MUX2_LUT8: wirelen solved = 3680, spread = 3681, legal = 3702; time = 0.01s
Info:     at iteration #3, type MUX2_LUT5: wirelen solved = 3593, spread = 3732, legal = 3737; time = 0.00s
Info:     at iteration #3, type VCC: wirelen solved = 3737, spread = 3737, legal = 3737; time = 0.00s
Info:     at iteration #3, type GND: wirelen solved = 3737, spread = 3737, legal = 3737; time = 0.00s
Info:     at iteration #3, type GSR: wirelen solved = 3737, spread = 3737, legal = 3737; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 857, spread = 3945, legal = 4133; time = 0.02s
Info:     at iteration #4, type SLICE: wirelen solved = 1971, spread = 3965, legal = 4103; time = 0.01s
Info:     at iteration #4, type MUX2_LUT7: wirelen solved = 3933, spread = 3983, legal = 4020; time = 0.01s
Info:     at iteration #4, type MUX2_LUT6: wirelen solved = 3704, spread = 3862, legal = 3871; time = 0.01s
Info:     at iteration #4, type MUX2_LUT8: wirelen solved = 3787, spread = 3787, legal = 3823; time = 0.00s
Info:     at iteration #4, type MUX2_LUT5: wirelen solved = 3573, spread = 3593, legal = 3601; time = 0.00s
Info:     at iteration #4, type VCC: wirelen solved = 3601, spread = 3601, legal = 3601; time = 0.00s
Info:     at iteration #4, type GND: wirelen solved = 3601, spread = 3601, legal = 3601; time = 0.00s
Info:     at iteration #4, type GSR: wirelen solved = 3601, spread = 3601, legal = 3601; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 984, spread = 3929, legal = 4099; time = 0.02s
Info:     at iteration #5, type SLICE: wirelen solved = 2039, spread = 3534, legal = 3686; time = 0.01s
Info:     at iteration #5, type MUX2_LUT7: wirelen solved = 3519, spread = 3666, legal = 3709; time = 0.01s
Info:     at iteration #5, type MUX2_LUT6: wirelen solved = 3455, spread = 3664, legal = 3695; time = 0.01s
Info:     at iteration #5, type MUX2_LUT8: wirelen solved = 3660, spread = 3662, legal = 3694; time = 0.00s
Info:     at iteration #5, type MUX2_LUT5: wirelen solved = 3532, spread = 3590, legal = 3595; time = 0.00s
Info:     at iteration #5, type VCC: wirelen solved = 3595, spread = 3595, legal = 3595; time = 0.00s
Info:     at iteration #5, type GND: wirelen solved = 3595, spread = 3595, legal = 3595; time = 0.00s
Info:     at iteration #5, type GSR: wirelen solved = 3595, spread = 3595, legal = 3595; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 1075, spread = 3810, legal = 4012; time = 0.02s
Info:     at iteration #6, type SLICE: wirelen solved = 2002, spread = 3528, legal = 3731; time = 0.01s
Info:     at iteration #6, type MUX2_LUT7: wirelen solved = 3597, spread = 3698, legal = 3737; time = 0.00s
Info:     at iteration #6, type MUX2_LUT6: wirelen solved = 3451, spread = 3614, legal = 3649; time = 0.01s
Info:     at iteration #6, type MUX2_LUT8: wirelen solved = 3617, spread = 3617, legal = 3653; time = 0.01s
Info:     at iteration #6, type MUX2_LUT5: wirelen solved = 3486, spread = 3486, legal = 3494; time = 0.00s
Info:     at iteration #6, type VCC: wirelen solved = 3494, spread = 3494, legal = 3494; time = 0.00s
Info:     at iteration #6, type GND: wirelen solved = 3494, spread = 3494, legal = 3494; time = 0.00s
Info:     at iteration #6, type GSR: wirelen solved = 3494, spread = 3494, legal = 3494; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 1130, spread = 3986, legal = 4155; time = 0.02s
Info:     at iteration #7, type SLICE: wirelen solved = 2059, spread = 4013, legal = 4100; time = 0.01s
Info:     at iteration #7, type MUX2_LUT7: wirelen solved = 3900, spread = 4083, legal = 4142; time = 0.01s
Info:     at iteration #7, type MUX2_LUT6: wirelen solved = 3787, spread = 3920, legal = 3963; time = 0.00s
Info:     at iteration #7, type MUX2_LUT8: wirelen solved = 3904, spread = 3909, legal = 4005; time = 0.01s
Info:     at iteration #7, type MUX2_LUT5: wirelen solved = 3775, spread = 3794, legal = 3804; time = 0.00s
Info:     at iteration #7, type VCC: wirelen solved = 3804, spread = 3804, legal = 3804; time = 0.00s
Info:     at iteration #7, type GND: wirelen solved = 3804, spread = 3804, legal = 3804; time = 0.00s
Info:     at iteration #7, type GSR: wirelen solved = 3804, spread = 3804, legal = 3804; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 1212, spread = 3913, legal = 4017; time = 0.02s
Info:     at iteration #8, type SLICE: wirelen solved = 2254, spread = 3860, legal = 3971; time = 0.01s
Info:     at iteration #8, type MUX2_LUT7: wirelen solved = 3843, spread = 3942, legal = 3974; time = 0.00s
Info:     at iteration #8, type MUX2_LUT6: wirelen solved = 3558, spread = 3633, legal = 3716; time = 0.01s
Info:     at iteration #8, type MUX2_LUT8: wirelen solved = 3659, spread = 3660, legal = 3700; time = 0.00s
Info:     at iteration #8, type MUX2_LUT5: wirelen solved = 3493, spread = 3563, legal = 3575; time = 0.01s
Info:     at iteration #8, type VCC: wirelen solved = 3575, spread = 3575, legal = 3575; time = 0.00s
Info:     at iteration #8, type GND: wirelen solved = 3575, spread = 3575, legal = 3575; time = 0.00s
Info:     at iteration #8, type GSR: wirelen solved = 3575, spread = 3575, legal = 3575; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 1269, spread = 3436, legal = 3615; time = 0.02s
Info:     at iteration #9, type SLICE: wirelen solved = 2081, spread = 4115, legal = 4254; time = 0.01s
Info:     at iteration #9, type MUX2_LUT7: wirelen solved = 4142, spread = 4236, legal = 4281; time = 0.01s
Info:     at iteration #9, type MUX2_LUT6: wirelen solved = 3937, spread = 4064, legal = 4113; time = 0.01s
Info:     at iteration #9, type MUX2_LUT8: wirelen solved = 4016, spread = 4018, legal = 4035; time = 0.00s
Info:     at iteration #9, type MUX2_LUT5: wirelen solved = 3731, spread = 3731, legal = 3737; time = 0.00s
Info:     at iteration #9, type VCC: wirelen solved = 3737, spread = 3737, legal = 3737; time = 0.00s
Info:     at iteration #9, type GND: wirelen solved = 3737, spread = 3737, legal = 3737; time = 0.00s
Info:     at iteration #9, type GSR: wirelen solved = 3737, spread = 3737, legal = 3737; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 1346, spread = 3723, legal = 3860; time = 0.01s
Info:     at iteration #10, type SLICE: wirelen solved = 2329, spread = 3890, legal = 4028; time = 0.01s
Info:     at iteration #10, type MUX2_LUT7: wirelen solved = 3935, spread = 4025, legal = 4042; time = 0.00s
Info:     at iteration #10, type MUX2_LUT6: wirelen solved = 3549, spread = 3729, legal = 3769; time = 0.01s
Info:     at iteration #10, type MUX2_LUT8: wirelen solved = 3676, spread = 3678, legal = 3741; time = 0.01s
Info:     at iteration #10, type MUX2_LUT5: wirelen solved = 3507, spread = 3535, legal = 3539; time = 0.00s
Info:     at iteration #10, type VCC: wirelen solved = 3539, spread = 3539, legal = 3539; time = 0.00s
Info:     at iteration #10, type GND: wirelen solved = 3539, spread = 3539, legal = 3539; time = 0.00s
Info:     at iteration #10, type GSR: wirelen solved = 3539, spread = 3539, legal = 3539; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 1390, spread = 3466, legal = 3597; time = 0.01s
Info:     at iteration #11, type SLICE: wirelen solved = 2180, spread = 3676, legal = 3799; time = 0.01s
Info:     at iteration #11, type MUX2_LUT7: wirelen solved = 3719, spread = 3811, legal = 3829; time = 0.01s
Info:     at iteration #11, type MUX2_LUT6: wirelen solved = 3575, spread = 3750, legal = 3791; time = 0.00s
Info:     at iteration #11, type MUX2_LUT8: wirelen solved = 3718, spread = 3717, legal = 3763; time = 0.01s
Info:     at iteration #11, type MUX2_LUT5: wirelen solved = 3512, spread = 3512, legal = 3506; time = 0.00s
Info:     at iteration #11, type VCC: wirelen solved = 3506, spread = 3506, legal = 3506; time = 0.00s
Info:     at iteration #11, type GND: wirelen solved = 3506, spread = 3506, legal = 3506; time = 0.00s
Info:     at iteration #11, type GSR: wirelen solved = 3506, spread = 3506, legal = 3506; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 1466, spread = 3495, legal = 3714; time = 0.01s
Info:     at iteration #12, type SLICE: wirelen solved = 2324, spread = 3805, legal = 3886; time = 0.01s
Info:     at iteration #12, type MUX2_LUT7: wirelen solved = 3819, spread = 3886, legal = 3922; time = 0.00s
Info:     at iteration #12, type MUX2_LUT6: wirelen solved = 3642, spread = 3749, legal = 3803; time = 0.01s
Info:     at iteration #12, type MUX2_LUT8: wirelen solved = 3753, spread = 3753, legal = 3778; time = 0.01s
Info:     at iteration #12, type MUX2_LUT5: wirelen solved = 3486, spread = 3508, legal = 3514; time = 0.00s
Info:     at iteration #12, type VCC: wirelen solved = 3514, spread = 3514, legal = 3514; time = 0.00s
Info:     at iteration #12, type GND: wirelen solved = 3514, spread = 3514, legal = 3514; time = 0.00s
Info:     at iteration #12, type GSR: wirelen solved = 3514, spread = 3514, legal = 3514; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 1577, spread = 3565, legal = 3725; time = 0.01s
Info:     at iteration #13, type SLICE: wirelen solved = 2376, spread = 3449, legal = 3563; time = 0.01s
Info:     at iteration #13, type MUX2_LUT7: wirelen solved = 3429, spread = 3456, legal = 3543; time = 0.00s
Info:     at iteration #13, type MUX2_LUT6: wirelen solved = 3240, spread = 3358, legal = 3420; time = 0.01s
Info:     at iteration #13, type MUX2_LUT8: wirelen solved = 3348, spread = 3354, legal = 3403; time = 0.01s
Info:     at iteration #13, type MUX2_LUT5: wirelen solved = 3246, spread = 3256, legal = 3268; time = 0.00s
Info:     at iteration #13, type VCC: wirelen solved = 3268, spread = 3268, legal = 3268; time = 0.00s
Info:     at iteration #13, type GND: wirelen solved = 3268, spread = 3268, legal = 3268; time = 0.00s
Info:     at iteration #13, type GSR: wirelen solved = 3268, spread = 3268, legal = 3268; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 1637, spread = 3453, legal = 3549; time = 0.01s
Info:     at iteration #14, type SLICE: wirelen solved = 2436, spread = 3420, legal = 3609; time = 0.01s
Info:     at iteration #14, type MUX2_LUT7: wirelen solved = 3540, spread = 3607, legal = 3629; time = 0.00s
Info:     at iteration #14, type MUX2_LUT6: wirelen solved = 3312, spread = 3439, legal = 3487; time = 0.01s
Info:     at iteration #14, type MUX2_LUT8: wirelen solved = 3460, spread = 3460, legal = 3488; time = 0.01s
Info:     at iteration #14, type MUX2_LUT5: wirelen solved = 3334, spread = 3340, legal = 3351; time = 0.00s
Info:     at iteration #14, type VCC: wirelen solved = 3351, spread = 3351, legal = 3351; time = 0.00s
Info:     at iteration #14, type GND: wirelen solved = 3351, spread = 3351, legal = 3351; time = 0.00s
Info:     at iteration #14, type GSR: wirelen solved = 3351, spread = 3351, legal = 3351; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 1664, spread = 3344, legal = 3547; time = 0.02s
Info:     at iteration #15, type SLICE: wirelen solved = 2359, spread = 3392, legal = 3461; time = 0.01s
Info:     at iteration #15, type MUX2_LUT7: wirelen solved = 3387, spread = 3403, legal = 3429; time = 0.01s
Info:     at iteration #15, type MUX2_LUT6: wirelen solved = 3252, spread = 3342, legal = 3354; time = 0.01s
Info:     at iteration #15, type MUX2_LUT8: wirelen solved = 3332, spread = 3332, legal = 3368; time = 0.00s
Info:     at iteration #15, type MUX2_LUT5: wirelen solved = 3182, spread = 3237, legal = 3239; time = 0.01s
Info:     at iteration #15, type VCC: wirelen solved = 3239, spread = 3239, legal = 3239; time = 0.00s
Info:     at iteration #15, type GND: wirelen solved = 3239, spread = 3239, legal = 3239; time = 0.00s
Info:     at iteration #15, type GSR: wirelen solved = 3239, spread = 3239, legal = 3239; time = 0.00s
Info:     at iteration #15, type ALL: wirelen solved = 1674, spread = 3465, legal = 3596; time = 0.01s
Info:     at iteration #16, type SLICE: wirelen solved = 2359, spread = 3411, legal = 3590; time = 0.01s
Info:     at iteration #16, type MUX2_LUT7: wirelen solved = 3543, spread = 3592, legal = 3594; time = 0.00s
Info:     at iteration #16, type MUX2_LUT6: wirelen solved = 3369, spread = 3575, legal = 3612; time = 0.01s
Info:     at iteration #16, type MUX2_LUT8: wirelen solved = 3608, spread = 3608, legal = 3630; time = 0.00s
Info:     at iteration #16, type MUX2_LUT5: wirelen solved = 3510, spread = 3535, legal = 3555; time = 0.00s
Info:     at iteration #16, type VCC: wirelen solved = 3555, spread = 3555, legal = 3555; time = 0.00s
Info:     at iteration #16, type GND: wirelen solved = 3555, spread = 3555, legal = 3555; time = 0.00s
Info:     at iteration #16, type GSR: wirelen solved = 3555, spread = 3555, legal = 3555; time = 0.00s
Info:     at iteration #16, type ALL: wirelen solved = 1761, spread = 3750, legal = 3845; time = 0.01s
Info:     at iteration #17, type SLICE: wirelen solved = 2593, spread = 3481, legal = 3717; time = 0.01s
Info:     at iteration #17, type MUX2_LUT7: wirelen solved = 3621, spread = 3708, legal = 3764; time = 0.01s
Info:     at iteration #17, type MUX2_LUT6: wirelen solved = 3460, spread = 3605, legal = 3652; time = 0.01s
Info:     at iteration #17, type MUX2_LUT8: wirelen solved = 3625, spread = 3625, legal = 3707; time = 0.01s
Info:     at iteration #17, type MUX2_LUT5: wirelen solved = 3572, spread = 3616, legal = 3625; time = 0.00s
Info:     at iteration #17, type VCC: wirelen solved = 3625, spread = 3625, legal = 3625; time = 0.00s
Info:     at iteration #17, type GND: wirelen solved = 3625, spread = 3625, legal = 3625; time = 0.00s
Info:     at iteration #17, type GSR: wirelen solved = 3625, spread = 3625, legal = 3625; time = 0.00s
Info:     at iteration #17, type ALL: wirelen solved = 1876, spread = 3266, legal = 3409; time = 0.01s
Info:     at iteration #18, type SLICE: wirelen solved = 2541, spread = 3536, legal = 3662; time = 0.01s
Info:     at iteration #18, type MUX2_LUT7: wirelen solved = 3575, spread = 3578, legal = 3617; time = 0.00s
Info:     at iteration #18, type MUX2_LUT6: wirelen solved = 3443, spread = 3539, legal = 3556; time = 0.01s
Info:     at iteration #18, type MUX2_LUT8: wirelen solved = 3529, spread = 3531, legal = 3544; time = 0.01s
Info:     at iteration #18, type MUX2_LUT5: wirelen solved = 3432, spread = 3462, legal = 3463; time = 0.00s
Info:     at iteration #18, type VCC: wirelen solved = 3463, spread = 3463, legal = 3463; time = 0.00s
Info:     at iteration #18, type GND: wirelen solved = 3463, spread = 3463, legal = 3463; time = 0.00s
Info:     at iteration #18, type GSR: wirelen solved = 3463, spread = 3463, legal = 3463; time = 0.00s
Info:     at iteration #18, type ALL: wirelen solved = 1819, spread = 3299, legal = 3515; time = 0.01s
Info:     at iteration #19, type SLICE: wirelen solved = 2363, spread = 3345, legal = 3501; time = 0.01s
Info:     at iteration #19, type MUX2_LUT7: wirelen solved = 3425, spread = 3506, legal = 3540; time = 0.01s
Info:     at iteration #19, type MUX2_LUT6: wirelen solved = 3392, spread = 3537, legal = 3603; time = 0.01s
Info:     at iteration #19, type MUX2_LUT8: wirelen solved = 3601, spread = 3601, legal = 3607; time = 0.00s
Info:     at iteration #19, type MUX2_LUT5: wirelen solved = 3523, spread = 3604, legal = 3629; time = 0.00s
Info:     at iteration #19, type VCC: wirelen solved = 3629, spread = 3629, legal = 3629; time = 0.00s
Info:     at iteration #19, type GND: wirelen solved = 3629, spread = 3629, legal = 3629; time = 0.00s
Info:     at iteration #19, type GSR: wirelen solved = 3629, spread = 3629, legal = 3629; time = 0.00s
Info:     at iteration #19, type ALL: wirelen solved = 1915, spread = 3346, legal = 3593; time = 0.01s
Info:     at iteration #20, type SLICE: wirelen solved = 2496, spread = 3498, legal = 3601; time = 0.01s
Info:     at iteration #20, type MUX2_LUT7: wirelen solved = 3485, spread = 3627, legal = 3665; time = 0.00s
Info:     at iteration #20, type MUX2_LUT6: wirelen solved = 3486, spread = 3509, legal = 3585; time = 0.01s
Info:     at iteration #20, type MUX2_LUT8: wirelen solved = 3578, spread = 3578, legal = 3598; time = 0.01s
Info:     at iteration #20, type MUX2_LUT5: wirelen solved = 3514, spread = 3538, legal = 3555; time = 0.00s
Info:     at iteration #20, type VCC: wirelen solved = 3555, spread = 3555, legal = 3555; time = 0.00s
Info:     at iteration #20, type GND: wirelen solved = 3555, spread = 3555, legal = 3555; time = 0.00s
Info:     at iteration #20, type GSR: wirelen solved = 3555, spread = 3555, legal = 3555; time = 0.00s
Info:     at iteration #20, type ALL: wirelen solved = 1898, spread = 3304, legal = 3413; time = 0.01s
Info:     at iteration #21, type SLICE: wirelen solved = 2458, spread = 3327, legal = 3522; time = 0.01s
Info:     at iteration #21, type MUX2_LUT7: wirelen solved = 3437, spread = 3442, legal = 3485; time = 0.00s
Info:     at iteration #21, type MUX2_LUT6: wirelen solved = 3325, spread = 3432, legal = 3477; time = 0.01s
Info:     at iteration #21, type MUX2_LUT8: wirelen solved = 3468, spread = 3471, legal = 3497; time = 0.00s
Info:     at iteration #21, type MUX2_LUT5: wirelen solved = 3400, spread = 3431, legal = 3451; time = 0.01s
Info:     at iteration #21, type VCC: wirelen solved = 3451, spread = 3451, legal = 3451; time = 0.00s
Info:     at iteration #21, type GND: wirelen solved = 3451, spread = 3451, legal = 3451; time = 0.00s
Info:     at iteration #21, type GSR: wirelen solved = 3451, spread = 3451, legal = 3451; time = 0.00s
Info:     at iteration #21, type ALL: wirelen solved = 1938, spread = 3311, legal = 3542; time = 0.01s
Info:     at iteration #22, type SLICE: wirelen solved = 2381, spread = 3261, legal = 3418; time = 0.01s
Info:     at iteration #22, type MUX2_LUT7: wirelen solved = 3377, spread = 3390, legal = 3432; time = 0.00s
Info:     at iteration #22, type MUX2_LUT6: wirelen solved = 3348, spread = 3413, legal = 3436; time = 0.00s
Info:     at iteration #22, type MUX2_LUT8: wirelen solved = 3422, spread = 3422, legal = 3436; time = 0.01s
Info:     at iteration #22, type MUX2_LUT5: wirelen solved = 3348, spread = 3410, legal = 3402; time = 0.00s
Info:     at iteration #22, type VCC: wirelen solved = 3402, spread = 3402, legal = 3402; time = 0.00s
Info:     at iteration #22, type GND: wirelen solved = 3402, spread = 3402, legal = 3402; time = 0.00s
Info:     at iteration #22, type GSR: wirelen solved = 3402, spread = 3402, legal = 3402; time = 0.00s
Info:     at iteration #22, type ALL: wirelen solved = 2029, spread = 3367, legal = 3596; time = 0.01s
Info: HeAP Placer Time: 1.26s
Info:   of which solving equations: 0.94s
Info:   of which spreading cells: 0.08s
Info:   of which strict legalisation: 0.13s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 57, wirelen = 3409
Info:   at iteration #5: temp = 0.000000, timing cost = 75, wirelen = 2421
Info:   at iteration #10: temp = 0.000000, timing cost = 64, wirelen = 2265
Info:   at iteration #15: temp = 0.000000, timing cost = 55, wirelen = 2237
Info:   at iteration #19: temp = 0.000000, timing cost = 61, wirelen = 2218 
Info: SA placement time 0.94s

Info: Max frequency for clock 'control_inst.clk': 113.53 MHz (PASS at 27.00 MHz)

Info: Max delay <async>                  -> <async>                 : 15.20 ns
Info: Max delay <async>                  -> posedge control_inst.clk: 17.43 ns
Info: Max delay posedge control_inst.clk -> <async>                 : 78.95 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [-41912, -38007) |+
Info: [-38007, -34102) |*+
Info: [-34102, -30197) |**+
Info: [-30197, -26292) |+
Info: [-26292, -22387) |+
Info: [-22387, -18482) |*+
Info: [-18482, -14577) |*****+
Info: [-14577, -10672) |**********+
Info: [-10672,  -6767) |******+
Info: [ -6767,  -2862) |*******+
Info: [ -2862,   1043) |*****+
Info: [  1043,   4948) |*******+
Info: [  4948,   8853) |***+
Info: [  8853,  12758) |***+
Info: [ 12758,  16663) |***+
Info: [ 16663,  20568) |*****+
Info: [ 20568,  24473) |*********+
Info: [ 24473,  28378) |***********+
Info: [ 28378,  32283) |****************************+
Info: [ 32283,  36188) |************************************************************ 
Info: Checksum: 0x5a0a9f59
Info: Find global nets...
Info: Routing globals...
Info:   Route net control_inst.clk, use clock #0.
Info:   Net control_inst.clk is routed.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 3853 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       77        922 |   77   922 |      2951|       2.91       2.91|
Info:       2000 |       96       1903 |   19   981 |      1973|       5.71       8.62|
Info:       3000 |      131       2868 |   35   965 |      1015|       5.97      14.59|
Info:       4000 |      188       3811 |   57   943 |       135|       6.05      20.64|
Info:       4156 |      202       3954 |   14   143 |         0|       0.86      21.50|
Info: Routing complete.
Info: Router1 time 21.50s
Info: Checksum: 0xb403824f

Info: Critical path report for clock 'control_inst.clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source debouncer_dipswitch[0].u_debouncer.counter_DFFC_Q_15_D_LUT2_F_LC.Q
Info:  0.8  1.3    Net debouncer_dipswitch[0].u_debouncer.counter[0] budget 36.579037 ns (12,4) -> (11,4)
Info:                Sink debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I1_I0_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_LC.A
Info:                Defined in:
Info:                  ../design/module_top.v:18.23-23.14
Info:                  ../design/module_debouncer.v:8.16-8.23
Info:  1.0  2.3  Source debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I1_I0_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_LC.F
Info:  0.4  2.7    Net debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I1_I0_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I0[0] budget 17.740519 ns (11,4) -> (12,4)
Info:                Sink debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I1_I0_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0  3.7  Source debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I1_I0_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3  4.1    Net debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I1_I0_LUT4_F_I0_MUX2_LUT5_O_I1 budget 8.568259 ns (12,4) -> (12,4)
Info:                Sink debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I1_I0_LUT4_F_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2  4.2  Source debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I1_I0_LUT4_F_I0_MUX2_LUT5_O_LC.OF
Info:  1.5  5.8    Net debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I1_I0_LUT4_F_I0[2] budget 8.568259 ns (12,4) -> (12,4)
Info:                Sink debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I1_I0_LUT4_F_LC.C
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8  6.6  Source debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I1_I0_LUT4_F_LC.F
Info:  0.0  6.6    Net debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I1_I0[0] budget 6.690207 ns (12,4) -> (12,4)
Info:                Sink debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I0_LC.C
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8  7.4  Source debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I0_LC.F
Info:  0.9  8.3    Net debouncer_dipswitch[0].u_debouncer.noisy_signal_LUT3_I0_F[0] budget 5.438173 ns (12,4) -> (13,3)
Info:                Sink debouncer_dipswitch[0].u_debouncer.counter_DFFC_Q_3_D_LUT2_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0  8.3  Setup debouncer_dipswitch[0].u_debouncer.counter_DFFC_Q_3_D_LUT2_F_LC.A
Info: 4.3 ns logic, 4.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source debouncer_dipswitch[2].u_debouncer.noisy_signal_IBUF_O$iob.O
Info:  9.1  9.1    Net debouncer_dipswitch[2].u_debouncer.noisy_signal budget 37.037037 ns (22,28) -> (7,6)
Info:                Sink debouncer_dipswitch[2].u_debouncer.noisy_signal_LUT3_I0_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0  9.1  Setup debouncer_dipswitch[2].u_debouncer.noisy_signal_LUT3_I0_LC.A
Info: 0.0 ns logic, 9.1 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge control_inst.clk':
Info: curr total
Info:  0.0  0.0  Source debouncer_dipswitch[2].u_debouncer.noisy_signal_IBUF_O$iob.O
Info:  9.1  9.1    Net debouncer_dipswitch[2].u_debouncer.noisy_signal budget 37.037037 ns (22,28) -> (7,6)
Info:                Sink debouncer_dipswitch[2].u_debouncer.noisy_signal_LUT3_I0_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 10.1  Source debouncer_dipswitch[2].u_debouncer.noisy_signal_LUT3_I0_LC.F
Info:  0.9 11.0    Net debouncer_dipswitch[2].u_debouncer.noisy_signal_LUT3_I0_F[0] budget 5.438173 ns (7,6) -> (6,5)
Info:                Sink debouncer_dipswitch[2].u_debouncer.counter_DFFC_Q_10_D_LUT2_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0 11.0  Setup debouncer_dipswitch[2].u_debouncer.counter_DFFC_Q_10_D_LUT2_F_LC.A
Info: 1.0 ns logic, 10.0 ns routing

Info: Critical path report for cross-domain path 'posedge control_inst.clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source control_inst.acumulador_DFFCE_Q_DFFLC.Q
Info:  1.4  1.8    Net acumulador[11] budget 36.579037 ns (17,11) -> (19,14)
Info:                Sink display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_ALULC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0  2.9  Source display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_ALULC.F
Info:  1.2  4.1    Net display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[2] budget 17.774019 ns (19,14) -> (17,14)
Info:                Sink display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0  5.1  Source display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC.F
Info:  0.3  5.4    Net display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 budget 4.678148 ns (17,14) -> (17,14)
Info:                Sink display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2  5.6  Source display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3  5.9    Net display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 budget 4.678148 ns (17,14) -> (17,14)
Info:                Sink display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4  6.3  Source display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.OF
Info:  0.3  6.6    Net display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 budget 4.678148 ns (17,14) -> (17,14)
Info:                Sink display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5  7.1  Source display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.OF
Info:  0.3  7.5    Net display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1 budget 4.678148 ns (17,14) -> (17,14)
Info:                Sink display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.13-169.15
Info:  0.7  8.2  Source display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_LC.OF
Info:  0.4  8.6    Net display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT3_F_I2_LUT3_I2_F_MUX2_LUT6_O_S0[0] budget 4.678148 ns (17,14) -> (16,14)
Info:                Sink display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0  9.6  Source display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 10.0    Net display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1 budget 3.118504 ns (16,14) -> (16,14)
Info:                Sink display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 10.1  Source display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 10.5    Net display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0 budget 3.118504 ns (16,14) -> (16,14)
Info:                Sink display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 10.8  Source display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_LC.OF
Info:  3.4 14.2    Net display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT3_F_I2[1] budget 3.118504 ns (16,14) -> (23,11)
Info:                Sink display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC.B
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 15.3  Source display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC.F
Info:  0.4 15.7    Net display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT3_F_I2[0] budget 2.735185 ns (23,11) -> (22,11)
Info:                Sink display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT3_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 16.7  Source display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT3_F_LC.F
Info:  0.9 17.6    Net display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1[2] budget 2.193080 ns (22,11) -> (20,10)
Info:                Sink display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_ALULC.B
Info:                Defined in:
Info:                  ../design/module_top.v:45.17-48.6
Info:                  ../design/module_bin_to_bcd.v:13.17-13.30
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v:32.24-32.25
Info:  1.1 18.7  Source display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_ALULC.F
Info:  0.8 19.5    Net display.contador_digitos_MUX2_LUT8_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM[2] budget 1.958003 ns (20,10) -> (20,12)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 20.5  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC.F
Info:  0.3 20.9    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 budget 1.295318 ns (20,12) -> (20,12)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.9-151.11
Info:  0.2 21.0  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 21.4    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 budget 1.295318 ns (20,12) -> (20,12)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 21.7  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.OF
Info:  0.3 22.0    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 budget 1.295318 ns (20,12) -> (20,12)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5 22.6  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.OF
Info:  0.3 22.9    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1 budget 1.295318 ns (20,12) -> (20,12)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.13-169.15
Info:  0.7 23.6  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_LC.OF
Info:  0.9 24.5    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2[2] budget 1.295318 ns (20,12) -> (19,11)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_LC.C
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8 25.3  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_LC.F
Info:  3.2 28.5    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0[1] budget 1.189452 ns (19,11) -> (16,4)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 29.5  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 29.9    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 budget 0.966393 ns (16,4) -> (16,4)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 30.0  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3 30.4    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1 budget 0.966393 ns (16,4) -> (16,4)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 30.7  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC.OF
Info:  1.7 32.4    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[2] budget 0.966393 ns (16,4) -> (17,1)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.C
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8 33.2  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 33.6    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 budget 0.792232 ns (17,1) -> (17,1)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 33.7  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3 34.1    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1 budget 0.792232 ns (17,1) -> (17,1)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 34.4  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC.OF
Info:  1.8 36.3    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0[2] budget 0.792232 ns (17,1) -> (20,2)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT4_F_LC.C
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8 37.1  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 37.4    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1 budget 0.650312 ns (20,2) -> (20,2)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 37.6  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 37.9    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0 budget 0.650312 ns (20,2) -> (20,2)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 38.3  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_LC.OF
Info:  2.7 41.0    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[0] budget 0.650312 ns (20,2) -> (25,5)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 42.0  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 42.4    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1 budget 0.536345 ns (25,5) -> (25,5)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 42.5  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 42.9    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0 budget 0.536345 ns (25,5) -> (25,5)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 43.2  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_LC.OF
Info:  0.4 43.6    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0[4] budget 0.536345 ns (25,5) -> (25,6)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_ALULC.B
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 44.7  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_ALULC.F
Info:  0.9 45.6    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0[3] budget 0.486819 ns (25,6) -> (27,6)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 46.6  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC.F
Info:  0.3 47.0    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 budget 0.349054 ns (27,6) -> (27,6)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:164.41-164.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 47.2  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 47.5    Net display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 budget 0.349054 ns (27,6) -> (27,6)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:164.41-164.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 47.8  Source display.contador_digitos_MUX2_LUT7_S0_I0_MUX2_LUT6_O_LC.OF
Info:  0.3 48.2    Net display.contador_digitos_MUX2_LUT7_S0_I0 budget 0.349054 ns (27,6) -> (27,6)
Info:                Sink display.contador_digitos_MUX2_LUT7_S0_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.9-163.11
Info:  0.5 48.7  Source display.contador_digitos_MUX2_LUT7_S0_LC.OF
Info:  0.3 49.0    Net display.contador_digitos_MUX2_LUT7_S0_O budget 0.349054 ns (27,6) -> (27,6)
Info:                Sink display.contador_digitos_MUX2_LUT8_S0_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.13-169.15
Info:  0.7 49.7  Source display.contador_digitos_MUX2_LUT8_S0_LC.OF
Info:  0.9 50.6    Net display.contador_digitos_MUX2_LUT8_S0_O[2] budget 0.349054 ns (27,6) -> (26,7)
Info:                Sink display.catodo_o_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC.C
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8 51.4  Source display.catodo_o_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC.F
Info:  0.3 51.8    Net display.catodo_o_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 budget 0.270953 ns (26,7) -> (26,7)
Info:                Sink display.catodo_o_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.9-151.11
Info:  0.2 51.9  Source display.catodo_o_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 52.3    Net display.catodo_o_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 budget 0.270953 ns (26,7) -> (26,7)
Info:                Sink display.catodo_o_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 52.6  Source display.catodo_o_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.OF
Info:  0.3 52.9    Net display.catodo_o_LUT4_F_I1_MUX2_LUT7_O_I1 budget 0.270953 ns (26,7) -> (26,7)
Info:                Sink display.catodo_o_LUT4_F_I1_MUX2_LUT7_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5 53.5  Source display.catodo_o_LUT4_F_I1_MUX2_LUT7_O_LC.OF
Info:  3.4 56.8    Net display.catodo_o_LUT4_F_I1[2] budget 0.270953 ns (26,7) -> (36,11)
Info:                Sink display.catodo_o_LUT3_F_LC.C
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8 57.7  Source display.catodo_o_LUT3_F_LC.F
Info:  5.3 62.9    Net display.catodo_o[0] budget 0.245536 ns (36,11) -> (40,28)
Info:                Sink catodo_po_OBUF_O_6$iob.I
Info:                Defined in:
Info:                  ../design/module_top.v:51.23-57.6
Info:                  ../design/module_7_segments.v:8.24-8.32
Info: 25.1 ns logic, 37.8 ns routing

Info: Max frequency for clock 'control_inst.clk': 120.35 MHz (PASS at 27.00 MHz)

Info: Max delay <async>                  -> <async>                 : 9.10 ns
Info: Max delay <async>                  -> posedge control_inst.clk: 11.02 ns
Info: Max delay posedge control_inst.clk -> <async>                 : 62.92 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [-25882, -22758) |+
Info: [-22758, -19634) |**+
Info: [-19634, -16510) |*+
Info: [-16510, -13386) |+
Info: [-13386, -10262) |*+
Info: [-10262,  -7138) |**+
Info: [ -7138,  -4014) |********+
Info: [ -4014,   -890) |**********+
Info: [  -890,   2234) |****+
Info: [  2234,   5358) |******+
Info: [  5358,   8482) |*****+
Info: [  8482,  11606) |********+
Info: [ 11606,  14730) |*+
Info: [ 14730,  17854) |***+
Info: [ 17854,  20978) |***+
Info: [ 20978,  24102) |******+
Info: [ 24102,  27226) |***+
Info: [ 27226,  30350) |*******************+
Info: [ 30350,  33474) |***********************+
Info: [ 33474,  36598) |************************************************************ 

Info: Program finished normally.
