<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=23&amp;t=8432" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2013-08-27T12:05:43-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=23&amp;t=8432</id>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2013-08-27T12:05:43-07:00</updated>
<published>2013-08-27T12:05:43-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117146#p117146</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117146#p117146"/>
<title type="html"><![CDATA[Re: What is the GBA's PPU VRAM access timing?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117146#p117146"><![CDATA[
I'm not too sure myself, but apparently the GBA uses an advanced memory bus which is ridiculously more complex than what is found in the NES or even the SNES.<br /><br />The bus allows variable length wait states, so that one device can &quot;wait&quot; for another to finish the transfer before it uses the bus. Because of this, every cycle can be used for a good use, unlike the NES where there is dead cycles everywhere both on the CPU and PPU side.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Tue Aug 27, 2013 12:05 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[psycopathicteen]]></name></author>
<updated>2013-08-27T10:52:37-07:00</updated>
<published>2013-08-27T10:52:37-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117142#p117142</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117142#p117142"/>
<title type="html"><![CDATA[Re: What is the GBA's PPU VRAM access timing?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117142#p117142"><![CDATA[
I am just interested in how the circuitry works.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4383">psycopathicteen</a> — Tue Aug 27, 2013 10:52 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2013-08-27T09:05:30-07:00</updated>
<published>2013-08-27T09:05:30-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117141#p117141</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117141#p117141"/>
<title type="html"><![CDATA[Re: What is the GBA's PPU VRAM access timing?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117141#p117141"><![CDATA[
However, the background takes up half the sprite memory in bitmap modes. There must be something complicated going on here. What motivated you to investigate this? Are you trying to make a cycle-accurate GBA emulator or a demo that depends on cycle accuracy or pushes the sprite limit?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Tue Aug 27, 2013 9:05 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[psycopathicteen]]></name></author>
<updated>2013-08-27T08:49:31-07:00</updated>
<published>2013-08-27T08:49:31-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117140#p117140</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117140#p117140"/>
<title type="html"><![CDATA[Re: What is the GBA's PPU VRAM access timing?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117140#p117140"><![CDATA[
One of the GBA docs said that it PPU renders sprites the entire scanline, and takes 2 cycles per rotation/scaling pixels.  If that is the case, then the 32kB of sprite patterns must be separate from the 64kb used for backgrounds.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4383">psycopathicteen</a> — Tue Aug 27, 2013 8:49 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2013-08-26T19:59:33-07:00</updated>
<published>2013-08-26T19:59:33-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117118#p117118</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117118#p117118"/>
<title type="html"><![CDATA[Re: What is the GBA's PPU VRAM access timing?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117118#p117118"><![CDATA[
&quot;Less when writing to VRAM&quot; yes. I don't know the exact timings; I never ran into significant overflow in any of my GBA productions.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Mon Aug 26, 2013 7:59 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[psycopathicteen]]></name></author>
<updated>2013-08-26T19:33:09-07:00</updated>
<published>2013-08-26T19:33:09-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117116#p117116</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117116#p117116"/>
<title type="html"><![CDATA[Re: What is the GBA's PPU VRAM access timing?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117116#p117116"><![CDATA[
Does that mean there can only be 240 pixels of rotation/scaling sprites before flicker, and less while writing to VRAM?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4383">psycopathicteen</a> — Mon Aug 26, 2013 7:33 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2013-08-26T18:59:16-07:00</updated>
<published>2013-08-26T18:59:16-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117114#p117114</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117114#p117114"/>
<title type="html"><![CDATA[Re: What is the GBA's PPU VRAM access timing?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117114#p117114"><![CDATA[
Having programmed a mode 1 game myself and watched mode 2 demos work in the VRAM viewer of VBA, I can tell you that the sort of interleave seen in Super NES mode 7 isn't present. The PPU appears to run at four times the dot clock rate, which in mode 2 allows for two map reads and two texture reads per pixel. This leaves the rest of the line for sprite fetches.<br /><br />I've read that VRAM access during active display just takes away from the sprite unit's accesses.<br /><br />The Game Boy delays the processing of the rest of the scanline if it has to do certain kinds of processing. This is because the LCD doesn't need pixels clocked in quite as regularly as a CRT. Speculation: I wonder if this is true of the GBA. If all background fetching happens first, and then sprite pattern fetching, it's possible that VRAM accesses during active picture cause background accesses to be delayed, which in turn causes sprite accesses to be delayed, which in turn may cause dropout.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Mon Aug 26, 2013 6:59 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[psycopathicteen]]></name></author>
<updated>2013-08-26T16:57:47-07:00</updated>
<published>2013-08-26T16:57:47-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117113#p117113</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117113#p117113"/>
<title type="html"><![CDATA[Re: What is the GBA's PPU VRAM access timing?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=117113#p117113"><![CDATA[
Does GBA use the same interweaved pattern/map byte format for so-called &quot;Mode 7&quot; as the SNES does?  I know that it uses bytes for both tile references and pixels, just like the SNES, but I can't find a document that says they are interweaved.  If they are not interweaved, than why are the tile references 8-bit, and how would the CPU still have enough time to write to vram during active display, because it would need to access 4 memory times in one pixel, in order to show 2 layers of &quot;Mode 7.&quot;  I know that on the SNES, there are actually 2 8-bit VRAM banks, that act as a single unit for everything but Mode 7, with one bank being the tile map, the other being the pattern table.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4383">psycopathicteen</a> — Mon Aug 26, 2013 4:57 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2011-12-22T11:49:25-07:00</updated>
<published>2011-12-22T11:49:25-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87839#p87839</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87839#p87839"/>
<title type="html"><![CDATA[What is the GBA's PPU VRAM access timing?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87839#p87839"><![CDATA[
Psyco probably meant "chip" in the sense that CGRAM and OAM are separate "chips" on the NES PPU or the GBA CPU: separate RAM cores on one die.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Thu Dec 22, 2011 11:49 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Dwedit]]></name></author>
<updated>2011-12-22T11:13:23-07:00</updated>
<published>2011-12-22T11:13:23-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87838#p87838</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87838#p87838"/>
<title type="html"><![CDATA[What is the GBA's PPU VRAM access timing?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87838#p87838"><![CDATA[
Aren't the CPU, PPU, IWRAM, and VRAM all on the same chip?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=53">Dwedit</a> — Thu Dec 22, 2011 11:13 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[psycopathicteen]]></name></author>
<updated>2011-12-22T11:06:51-07:00</updated>
<published>2011-12-22T11:06:51-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87837#p87837</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87837#p87837"/>
<title type="html"><![CDATA[What is the GBA's PPU VRAM access timing?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87837#p87837"><![CDATA[
I think I figured out how the PPU might work.  (this is all just an educated guess though.)<br /><br />The 96kB is divided into 3 ram chips.  One with 64kB and two with 16kB.  Each with a 16-bit bus.<br /><br />For modes 0, 1 and 2, the backgrounds use the 64kB and the sprites use the two 16kB.  For modes 3, 4 and 5, the backgrounds use the 64kB and one of the 16kB, while the sprites use the other.<br /><br />Both the backgrounds and sprites are done simaltaneously, with the PPU accessing VRAM once every two cycles.  They have 616 VRAM accesses per line, with 2 access per pixel.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4383">psycopathicteen</a> — Thu Dec 22, 2011 11:06 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2011-12-22T08:31:47-07:00</updated>
<published>2011-12-22T08:31:47-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87833#p87833</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87833#p87833"/>
<title type="html"><![CDATA[What is the GBA's PPU VRAM access timing?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87833#p87833"><![CDATA[
VRAM is the second fastest memory in the GBA, after IWRAM. That's why both acNES and PocketNES put code there.<br /><br />Accesses are every cycle during vblank or slightly slower outside of vblank because the CPU will wait for the PPU to finish. However, there's no second CPU-to-PPU address bus unlike on the Super NES, so the source and destination addresses have to take turns on the main address bus. EWRAM to VRAM copies take 4 cycles per 16 bits, ROM to VRAM copies take 3 cycles per 16 bits, and IWRAM to VRAM copies take 3 cycles per 32 bits.<br /><br />But really, the PPU to VRAM bus is fast enough that you can rewrite all of the sprite pattern table (32 KiB, 0x06010000-0x06017FFE) in each vblank using a DMA copy or even an LDMIA/STMIA copy, as I described in <a href="http://www.pineight.com/gba/managing-sprite-vram.txt" class="postlink">this white paper</a> back in 2002.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Thu Dec 22, 2011 8:31 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[psycopathicteen]]></name></author>
<updated>2011-12-21T19:55:23-07:00</updated>
<published>2011-12-21T19:55:23-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87815#p87815</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87815#p87815"/>
<title type="html"><![CDATA[What is the GBA's PPU VRAM access timing?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8432&amp;p=87815#p87815"><![CDATA[
I've read that there is exactly 1232 PPU cycles per scanline, but how big is the PPU to VRAM bus and are the accesses every cycle or every two cycles?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4383">psycopathicteen</a> — Wed Dec 21, 2011 7:55 pm</p><hr />
]]></content>
</entry>
</feed>