
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.47
 Yosys 0.18+10 (git sha1 8217e4c48, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_otp_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv ast_pkg.sv aes_reg_pkg.sv aes_pkg.sv pwrmgr_pkg.sv sha3_pkg.sv top_pkg.sv tlul_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv pattgen_ctrl_pkg.sv pattgen_reg_pkg.sv pattgen.sv pattgen_chan.sv pattgen_core.sv pattgen_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_otp_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv ast_pkg.sv aes_reg_pkg.sv aes_pkg.sv pwrmgr_pkg.sv sha3_pkg.sv top_pkg.sv tlul_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv pattgen_ctrl_pkg.sv pattgen_reg_pkg.sv pattgen.sv pattgen_chan.sv pattgen_core.sv pattgen_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:17: parameter 'ESC_TX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:20: parameter 'ESC_RX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_otp_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_otp_pkg.sv:9: parameter 'CmdWidth' declared inside package 'prim_otp_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_otp_pkg.sv:10: parameter 'ErrWidth' declared inside package 'prim_otp_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_pkg.sv'
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:15: parameter 'NumAlerts' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:16: parameter 'NumIoRails' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:17: parameter 'AsSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:18: parameter 'CgSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:19: parameter 'GdSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:20: parameter 'TsHiSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:21: parameter 'TsLoSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:22: parameter 'FlaSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:23: parameter 'OtpSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:24: parameter 'Ot0Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:25: parameter 'Ot1Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:26: parameter 'Ot2Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:27: parameter 'Ot3Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:28: parameter 'Ot4Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:29: parameter 'Ot5Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:31: parameter 'Lc2HcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:32: parameter 'Hc2LcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:34: parameter 'EntropyStreams' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:35: parameter 'AdcChannels' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:36: parameter 'AdcDataWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:37: parameter 'UsbCalibWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:38: parameter 'Ast2PadOutWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:39: parameter 'Pad2AstInWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:43: parameter 'LfsrWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:46: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:47: parameter 'RndCnstLfsrPermDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:95: parameter 'AST_RST_DEFAULT' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_reg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_pkg.sv'
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:11: parameter 'NumSharesKey' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:14: parameter 'SliceSizeCtr' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:15: parameter 'NumSlicesCtr' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:16: parameter 'SliceIdxWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:19: parameter 'WidthPRDClearing' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:20: parameter 'NumChunksPRDClearing128' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:21: parameter 'NumChunksPRDClearing256' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:24: parameter 'WidthPRDSBox' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:27: parameter 'WidthPRDData' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:28: parameter 'WidthPRDKey' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:29: parameter 'WidthPRDMasking' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:31: parameter 'ChunkSizePRDMasking' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:36: parameter 'ClearingLfsrWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:39: parameter 'RndCnstClearingLfsrSeedDefault' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:40: parameter 'RndCnstClearingLfsrPermDefault' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:45: parameter 'RndCnstClearingSharePermDefault' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:54: parameter 'MaskingLfsrWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:57: parameter 'RndCnstMaskingLfsrSeedDefault' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:59: parameter 'RndCnstMaskingLfsrPermDefault' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:80: parameter 'AES_OP_WIDTH' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:81: parameter 'AES_MODE_WIDTH' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:82: parameter 'AES_KEYLEN_WIDTH' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:83: parameter 'AES_PRNGRESEEDRATE_WIDTH' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:115: parameter 'BlockCtrWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:151: parameter 'Mux2SelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:173: parameter 'Mux3SelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:196: parameter 'Mux4SelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:220: parameter 'Mux6SelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:232: parameter 'DIPSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:233: parameter 'DIPSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:239: parameter 'SISelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:240: parameter 'SISelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:246: parameter 'AddSISelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:247: parameter 'AddSISelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:253: parameter 'StateSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:254: parameter 'StateSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:261: parameter 'AddRKSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:262: parameter 'AddRKSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:269: parameter 'KeyInitSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:270: parameter 'KeyInitSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:277: parameter 'IVSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:278: parameter 'IVSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:288: parameter 'KeyFullSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:289: parameter 'KeyFullSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:297: parameter 'KeyDecSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:298: parameter 'KeyDecSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:304: parameter 'KeyWordsSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:305: parameter 'KeyWordsSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:313: parameter 'RoundKeySelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:314: parameter 'RoundKeySelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:320: parameter 'AddSOSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:321: parameter 'AddSOSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:329: parameter 'Sp2VNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:330: parameter 'Sp2VWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:337: parameter 'SP2V_LOGIC_HIGH' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:350: parameter 'CTRL_RESET' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha3_pkg.sv'
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:13: parameter 'StateW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:17: parameter 'FnWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:18: parameter 'CsWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:25: parameter 'MaxFnEncodeSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:26: parameter 'MaxCsEncodeSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:28: parameter 'NSRegisterSizePre' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:31: parameter 'NSRegisterSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:37: parameter 'PrefixSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:40: parameter 'PrefixIndexW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:52: parameter 'MsgWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:53: parameter 'MsgStrbW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:85: parameter 'KeccakRate' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:93: parameter 'MaxBlockSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:95: parameter 'KeccakEntries' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:96: parameter 'KeccakMsgAddrW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:98: parameter 'KeccakCountW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_state_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:19: parameter 'LcValueWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:21: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:22: parameter 'LcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:23: parameter 'NumLcStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:24: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:26: parameter 'DecLcStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:27: parameter 'ExtDecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:29: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:30: parameter 'LcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:31: parameter 'NumLcCountStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:32: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:37: parameter 'NumLcIdStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:38: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:40: parameter 'DecLcIdStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:41: parameter 'ExtDecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:91: parameter 'A0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:92: parameter 'B0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:94: parameter 'A1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:95: parameter 'B1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:97: parameter 'A2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:98: parameter 'B2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:100: parameter 'A3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:101: parameter 'B3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:103: parameter 'A4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:104: parameter 'B4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:106: parameter 'A5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:107: parameter 'B5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:109: parameter 'A6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:110: parameter 'B6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:112: parameter 'A7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:113: parameter 'B7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:115: parameter 'A8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:116: parameter 'B8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:118: parameter 'A9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:119: parameter 'B9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:121: parameter 'A10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:122: parameter 'B10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:124: parameter 'A11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:125: parameter 'B11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:127: parameter 'A12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:128: parameter 'B12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:130: parameter 'A13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:131: parameter 'B13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:133: parameter 'A14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:134: parameter 'B14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:136: parameter 'A15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:137: parameter 'B15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:139: parameter 'A16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:140: parameter 'B16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:142: parameter 'A17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:143: parameter 'B17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:145: parameter 'A18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:146: parameter 'B18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:148: parameter 'A19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:149: parameter 'B19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:154: parameter 'C0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:155: parameter 'D0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:157: parameter 'C1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:158: parameter 'D1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:160: parameter 'C2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:161: parameter 'D2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:163: parameter 'C3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:164: parameter 'D3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:166: parameter 'C4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:167: parameter 'D4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:169: parameter 'C5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:170: parameter 'D5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:172: parameter 'C6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:173: parameter 'D6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:175: parameter 'C7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:176: parameter 'D7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:178: parameter 'C8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:179: parameter 'D8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:181: parameter 'C9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:182: parameter 'D9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:184: parameter 'C10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:185: parameter 'D10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:187: parameter 'C11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:188: parameter 'D11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:190: parameter 'C12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:191: parameter 'D12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:193: parameter 'C13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:194: parameter 'D13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:196: parameter 'C14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:197: parameter 'D14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:199: parameter 'C15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:200: parameter 'D15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:202: parameter 'C16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:203: parameter 'D16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:205: parameter 'C17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:206: parameter 'D17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:208: parameter 'C18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:209: parameter 'D18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:211: parameter 'C19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:212: parameter 'D19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:214: parameter 'C20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:215: parameter 'D20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:217: parameter 'C21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:218: parameter 'D21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:220: parameter 'C22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:221: parameter 'D22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:223: parameter 'C23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:224: parameter 'D23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:227: parameter 'ZRO' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:335: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:338: parameter 'AllZeroToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:341: parameter 'RndCnstRawUnlockToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:344: parameter 'AllZeroTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:347: parameter 'RndCnstRawUnlockTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pattgen_ctrl_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pattgen_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:10: parameter 'NumRegsData' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:11: parameter 'NumAlerts' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:14: parameter 'BlockAw' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:131: parameter 'PATTGEN_INTR_STATE_OFFSET' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:132: parameter 'PATTGEN_INTR_ENABLE_OFFSET' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:133: parameter 'PATTGEN_INTR_TEST_OFFSET' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:134: parameter 'PATTGEN_ALERT_TEST_OFFSET' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:135: parameter 'PATTGEN_CTRL_OFFSET' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:136: parameter 'PATTGEN_PREDIV_CH0_OFFSET' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:137: parameter 'PATTGEN_PREDIV_CH1_OFFSET' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:138: parameter 'PATTGEN_DATA_CH0_0_OFFSET' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:139: parameter 'PATTGEN_DATA_CH0_1_OFFSET' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:140: parameter 'PATTGEN_DATA_CH1_0_OFFSET' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:141: parameter 'PATTGEN_DATA_CH1_1_OFFSET' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:142: parameter 'PATTGEN_SIZE_OFFSET' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:145: parameter 'PATTGEN_INTR_TEST_RESVAL' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:146: parameter 'PATTGEN_INTR_TEST_DONE_CH0_RESVAL' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:147: parameter 'PATTGEN_INTR_TEST_DONE_CH1_RESVAL' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:148: parameter 'PATTGEN_ALERT_TEST_RESVAL' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:149: parameter 'PATTGEN_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pattgen_reg_pkg.sv:168: parameter 'PATTGEN_PERMIT' declared inside package 'pattgen_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pattgen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pattgen_chan.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pattgen_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pattgen_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'

yosys> synth_rs -top pattgen -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.57

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top pattgen

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] pattgen.sv:5: compiling module 'pattgen'
VERIFIC-INFO [VERI-1018] pattgen_reg_top.sv:8: compiling module 'pattgen_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=6)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] pattgen_core.sv:7: compiling module 'pattgen_core'
VERIFIC-INFO [VERI-1018] pattgen_chan.sv:5: compiling module 'pattgen_chan'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
Importing module pattgen.
Importing module pattgen_core.
Importing module pattgen_chan.
Importing module pattgen_reg_top.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0).
Importing module prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b0).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module tlul_adapter_reg(RegAw=6).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.3.1. Analyzing design hierarchy..
Top module:  \pattgen
Used module:     \pattgen_core
Used module:         \prim_intr_hw
Used module:         \pattgen_chan
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \pattgen_reg_top
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b0)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.3.2. Analyzing design hierarchy..
Top module:  \pattgen
Used module:     \pattgen_core
Used module:         \prim_intr_hw
Used module:         \pattgen_chan
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \pattgen_reg_top
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b0)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=6).
<suppressed ~11 debug messages>
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module pattgen_reg_top.
<suppressed ~2 debug messages>
Optimizing module pattgen_chan.
<suppressed ~15 debug messages>
Optimizing module pattgen_core.
Optimizing module pattgen.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_err.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_adapter_reg(RegAw=6).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b0).
Deleting now unused module prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_buf.
Deleting now unused module prim_alert_sender.
Deleting now unused module pattgen_reg_top.
Deleting now unused module pattgen_chan.
Deleting now unused module pattgen_core.
<suppressed ~51 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~21 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 191 unused cells and 3644 unused wires.
<suppressed ~610 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module pattgen...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~21 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_224$pattgen_reg_top.sv:830$2902: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1566$1185 $flatten\u_reg.$verific$n1575$1194 $flatten\u_reg.$verific$n1578$1197 $flatten\u_reg.$verific$n1581$1200 $flatten\u_reg.$verific$n1584$1203 $flatten\u_reg.$verific$n1587$1206 $flatten\u_reg.$verific$n1590$1209 $flatten\u_reg.$verific$n1593$1212 $flatten\u_reg.$verific$n1596$1215 $flatten\u_reg.$verific$n1598$1217 }
  Optimizing cells in module \pattgen.
Performed a total of 1 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\u_reg.\u_size_reps_ch1.$verific$q_reg$prim_subreg.sv:72$3222 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_size_reps_ch0.$verific$q_reg$prim_subreg.sv:72$3222 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_size_len_ch1.$verific$q_reg$prim_subreg.sv:72$3241 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_size_len_ch0.$verific$q_reg$prim_subreg.sv:72$3241 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$3344 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$3343 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$3342 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$3352 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$3332 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$3353 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_done_ch1.$verific$q_reg[0]$prim_subreg.sv:72$3203 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_done_ch0.$verific$q_reg[0]$prim_subreg.sv:72$3203 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_done_ch1.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_done_ch0.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$3015 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$3014 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$3016 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_polarity_ch1.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_polarity_ch0.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_enable_ch1.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_enable_ch0.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$pattgen_reg_top.sv:61$1349 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\intr_hw_done_ch1.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$3170 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\intr_hw_done_ch0.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$3170 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan1.$verific$reps_q_reg$pattgen_chan.sv:58$1043 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan1.$verific$rep_cnt_q_reg$pattgen_chan.sv:106$1088 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan1.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan1.$verific$polarity_q_reg$pattgen_chan.sv:58$1039 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan1.$verific$pcl_int_q_reg$pattgen_chan.sv:77$1061 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan1.$verific$len_q_reg$pattgen_chan.sv:58$1042 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan1.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan1.$verific$complete_q_reg$pattgen_chan.sv:121$1096 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan1.$verific$complete_q2_reg$pattgen_chan.sv:121$1097 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan1.$verific$clk_cnt_q_reg$pattgen_chan.sv:77$1062 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan1.$verific$bit_cnt_q_reg$pattgen_chan.sv:92$1077 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan0.$verific$reps_q_reg$pattgen_chan.sv:58$1043 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan0.$verific$rep_cnt_q_reg$pattgen_chan.sv:106$1088 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan0.$verific$polarity_q_reg$pattgen_chan.sv:58$1039 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan0.$verific$pcl_int_q_reg$pattgen_chan.sv:77$1061 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan0.$verific$len_q_reg$pattgen_chan.sv:58$1042 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan0.$verific$complete_q_reg$pattgen_chan.sv:121$1096 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan0.$verific$complete_q2_reg$pattgen_chan.sv:121$1097 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan0.$verific$clk_cnt_q_reg$pattgen_chan.sv:77$1062 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\u_pattgen_core.\chan0.$verific$bit_cnt_q_reg$pattgen_chan.sv:92$1077 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3133 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3133 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3150 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3150 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$3103 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$3104 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$3105 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3133 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3133 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3150 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3150 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$3106 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$3103 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$3104 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$3105 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$3013 ($aldff) from module pattgen.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$3017 ($aldff) from module pattgen.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 6 unused cells and 28 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_size_reps_ch1.$verific$q_reg$prim_subreg.sv:72$3222 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_size_reps_ch0.$verific$q_reg$prim_subreg.sv:72$3222 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_size_len_ch1.$verific$q_reg$prim_subreg.sv:72$3241 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_size_len_ch0.$verific$q_reg$prim_subreg.sv:72$3241 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_done_ch1.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_done_ch0.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_polarity_ch1.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_polarity_ch0.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_enable_ch1.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($adff) from module pattgen (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_enable_ch0.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($adff) from module pattgen (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_enable_ch0.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_enable_ch1.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_polarity_ch0.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_polarity_ch1.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_data_ch0_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_data_ch0_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_data_ch1_0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_data_ch1_1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_done_ch0.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_done_ch1.$verific$q_reg[0]$prim_subreg.sv:72$3186 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prediv_ch0.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prediv_ch1.$verific$q_reg$prim_subreg.sv:72$3260 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_size_len_ch0.$verific$q_reg$prim_subreg.sv:72$3241 ($dlatch) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_size_len_ch0.$verific$q_reg$prim_subreg.sv:72$3241 ($dlatch) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_size_len_ch0.$verific$q_reg$prim_subreg.sv:72$3241 ($dlatch) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_size_len_ch0.$verific$q_reg$prim_subreg.sv:72$3241 ($dlatch) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_size_len_ch0.$verific$q_reg$prim_subreg.sv:72$3241 ($dlatch) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_size_len_ch0.$verific$q_reg$prim_subreg.sv:72$3241 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_size_len_ch1.$verific$q_reg$prim_subreg.sv:72$3241 ($dlatch) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_size_len_ch1.$verific$q_reg$prim_subreg.sv:72$3241 ($dlatch) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_size_len_ch1.$verific$q_reg$prim_subreg.sv:72$3241 ($dlatch) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_size_len_ch1.$verific$q_reg$prim_subreg.sv:72$3241 ($dlatch) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_size_len_ch1.$verific$q_reg$prim_subreg.sv:72$3241 ($dlatch) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_size_len_ch1.$verific$q_reg$prim_subreg.sv:72$3241 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_size_reps_ch0.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_size_reps_ch0.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_size_reps_ch0.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_size_reps_ch0.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_size_reps_ch0.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_size_reps_ch0.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_size_reps_ch0.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_size_reps_ch0.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_size_reps_ch0.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_size_reps_ch0.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_size_reps_ch1.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_size_reps_ch1.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_size_reps_ch1.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_size_reps_ch1.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_size_reps_ch1.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_size_reps_ch1.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_size_reps_ch1.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_size_reps_ch1.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_size_reps_ch1.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_size_reps_ch1.$verific$q_reg$prim_subreg.sv:72$3222 ($dlatch) from module pattgen.

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~40 debug messages>

3.11.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_pattgen_core.\chan0.$verific$i31$pattgen_chan.sv:62$1046.
    dead port 2/2 on $mux $flatten\u_pattgen_core.\chan0.$verific$i31$pattgen_chan.sv:62$1046.
    dead port 1/2 on $mux $flatten\u_pattgen_core.\chan0.$verific$mux_36$pattgen_chan.sv:64$1050.
    dead port 2/2 on $mux $flatten\u_pattgen_core.\chan0.$verific$mux_36$pattgen_chan.sv:64$1050.
    dead port 1/2 on $mux $flatten\u_pattgen_core.\chan0.$verific$mux_63$pattgen_chan.sv:84$1069.
    dead port 2/2 on $mux $flatten\u_pattgen_core.\chan0.$verific$mux_63$pattgen_chan.sv:84$1069.
    dead port 1/2 on $mux $flatten\u_pattgen_core.\chan0.$verific$mux_85$pattgen_chan.sv:99$1083.
    dead port 2/2 on $mux $flatten\u_pattgen_core.\chan0.$verific$mux_85$pattgen_chan.sv:99$1083.
    dead port 1/2 on $mux $flatten\u_pattgen_core.\chan1.$verific$i31$pattgen_chan.sv:62$1046.
    dead port 2/2 on $mux $flatten\u_pattgen_core.\chan1.$verific$i31$pattgen_chan.sv:62$1046.
    dead port 1/2 on $mux $flatten\u_pattgen_core.\chan1.$verific$mux_36$pattgen_chan.sv:64$1050.
    dead port 2/2 on $mux $flatten\u_pattgen_core.\chan1.$verific$mux_36$pattgen_chan.sv:64$1050.
    dead port 1/2 on $mux $flatten\u_pattgen_core.\chan1.$verific$mux_63$pattgen_chan.sv:84$1069.
    dead port 2/2 on $mux $flatten\u_pattgen_core.\chan1.$verific$mux_63$pattgen_chan.sv:84$1069.
    dead port 1/2 on $mux $flatten\u_pattgen_core.\chan1.$verific$mux_85$pattgen_chan.sv:99$1083.
    dead port 2/2 on $mux $flatten\u_pattgen_core.\chan1.$verific$mux_85$pattgen_chan.sv:99$1083.
Removed 16 multiplexer ports.
<suppressed ~43 debug messages>

yosys> opt_reduce

3.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_224$pattgen_reg_top.sv:830$2902: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1598$1217 }
  Optimizing cells in module \pattgen.
Performed a total of 1 changes.

yosys> opt_merge

3.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

yosys> opt_dff -nodffe -nosdff

3.11.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_pattgen_core.\chan0.$verific$bit_cnt_q_reg$pattgen_chan.sv:92$1077 ($adff) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_pattgen_core.\chan0.$verific$bit_cnt_q_reg$pattgen_chan.sv:92$1077 ($adff) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_pattgen_core.\chan0.$verific$bit_cnt_q_reg$pattgen_chan.sv:92$1077 ($adff) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_pattgen_core.\chan0.$verific$bit_cnt_q_reg$pattgen_chan.sv:92$1077 ($adff) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_pattgen_core.\chan0.$verific$bit_cnt_q_reg$pattgen_chan.sv:92$1077 ($adff) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_pattgen_core.\chan0.$verific$bit_cnt_q_reg$pattgen_chan.sv:92$1077 ($adff) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_pattgen_core.\chan0.$verific$complete_q_reg$pattgen_chan.sv:121$1096 ($adff) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 6 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 7 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 8 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 9 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 10 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 11 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 12 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 13 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 14 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 15 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 16 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 17 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 18 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 19 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 20 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 21 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 22 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 23 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 24 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 25 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 26 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 27 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 28 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 29 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 30 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 31 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 32 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 33 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 34 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 35 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 36 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 37 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 38 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 39 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 40 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 41 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 42 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 43 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 44 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 45 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 46 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 47 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 48 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 49 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 50 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 51 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 52 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 53 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 54 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 55 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 56 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 57 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 58 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 59 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 60 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 61 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 62 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 63 on $flatten\u_pattgen_core.\chan0.$verific$data_q_reg$pattgen_chan.sv:58$1041 ($adff) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 6 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 7 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 8 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 9 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 10 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 11 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 12 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 13 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 14 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 15 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 16 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 17 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 18 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 19 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 20 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 21 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 22 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 23 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 24 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 25 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 26 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 27 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 28 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 29 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 30 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 31 on $flatten\u_pattgen_core.\chan0.$verific$prediv_q_reg$pattgen_chan.sv:58$1040 ($adff) from module pattgen.
Setting constant 0-bit at position 0 on $flatten\u_pattgen_core.\chan0.$verific$rep_cnt_q_reg$pattgen_chan.sv:106$1088 ($adff) from module pattgen.
Setting constant 0-bit at position 1 on $flatten\u_pattgen_core.\chan0.$verific$rep_cnt_q_reg$pattgen_chan.sv:106$1088 ($adff) from module pattgen.
Setting constant 0-bit at position 2 on $flatten\u_pattgen_core.\chan0.$verific$rep_cnt_q_reg$pattgen_chan.sv:106$1088 ($adff) from module pattgen.
Setting constant 0-bit at position 3 on $flatten\u_pattgen_core.\chan0.$verific$rep_cnt_q_reg$pattgen_chan.sv:106$1088 ($adff) from module pattgen.
Setting constant 0-bit at position 4 on $flatten\u_pattgen_core.\chan0.$verific$rep_cnt_q_reg$pattgen_chan.sv:106$1088 ($adff) from module pattgen.
Setting constant 0-bit at position 5 on $flatten\u_pattgen_core.\chan0.$verific$rep_cnt_q_reg$pattgen_chan.sv:106$1088 ($adff) from module pattgen.
Setting constant 0-bit at position 6 on $flatten\u_pattgen_core.\chan0.$verific$rep_cnt_q_reg$pattgen_chan.sv:106$1088 ($adff) from module pattgen.
Setting constant 0-bit at position 7 on $flatten\u_pattgen_core.\chan0.$verific$rep_cnt_q_reg$pattgen_chan.sv:106$1088 ($adff) from module pattgen.
Setting constant 0-bit at position 8 on $flatten\u_pattgen_core.\chan0.$verific$rep_cnt_q_reg$pattgen_chan.sv:106$1088 ($adff) from module pattgen.
Setting constant 0-bit at position 9 on $flatten\u_pattgen_core.\chan0.$verific$rep_cnt_q_reg$pattgen_chan.sv:106$1088 ($adff) from module pattgen.

yosys> opt_clean

3.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 33 unused cells and 71 unused wires.
<suppressed ~36 debug messages>

yosys> opt_expr

3.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~7 debug messages>

3.11.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

yosys> opt_reduce

3.11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_dff -nodffe -nosdff

3.11.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_pattgen_core.\chan0.$verific$complete_q2_reg$pattgen_chan.sv:121$1097 ($adff) from module pattgen.

yosys> opt_clean

3.11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 1 unused cells and 7 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.11.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

yosys> opt_reduce

3.11.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.11.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> opt_expr

3.11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.11.37. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$3344 ($adff) from module pattgen (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$3343 ($adff) from module pattgen (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$3342 ($adff) from module pattgen (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$3352 ($adff) from module pattgen (D = $flatten\u_reg.\u_reg_if.$verific$n181$3302, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$3332 ($adff) from module pattgen (D = $flatten\u_reg.\u_reg_if.$verific$n74$3282, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$3353 ($adff) from module pattgen (D = $flatten\u_reg.\u_reg_if.$verific$n247$3284, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_done_ch1.$verific$q_reg[0]$prim_subreg.sv:72$3203 ($adff) from module pattgen (D = \u_pattgen_core.hw2reg.intr_state.done_ch1.d, Q = \u_reg.u_intr_state_done_ch1.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_done_ch0.$verific$q_reg[0]$prim_subreg.sv:72$3203 ($adff) from module pattgen (D = \u_pattgen_core.hw2reg.intr_state.done_ch0.d, Q = \u_reg.u_intr_state_done_ch0.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$pattgen_reg_top.sv:61$1349 ($adff) from module pattgen (D = 1'1, Q = \u_reg.intg_err_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4325 ($adffe) from module pattgen.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4325 ($adffe) from module pattgen.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~2 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell pattgen.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$3312 ($eq).
Removed top 31 bits (of 32) from port A of cell pattgen.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$3961 ($shl).
Removed top 28 bits (of 32) from port Y of cell pattgen.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$3961 ($shl).
Removed top 1 bits (of 4) from port B of cell pattgen.$flatten\u_reg.$verific$equal_33$pattgen_reg_top.sv:686$2770 ($eq).
Removed top 1 bits (of 4) from port B of cell pattgen.$flatten\u_reg.$verific$equal_31$pattgen_reg_top.sv:685$2769 ($eq).
Removed top 1 bits (of 4) from port B of cell pattgen.$flatten\u_reg.$verific$equal_29$pattgen_reg_top.sv:684$2768 ($eq).
Removed top 1 bits (of 4) from port B of cell pattgen.$flatten\u_reg.$verific$equal_27$pattgen_reg_top.sv:683$2767 ($eq).
Removed top 2 bits (of 4) from port B of cell pattgen.$flatten\u_reg.$verific$equal_25$pattgen_reg_top.sv:682$2766 ($eq).
Removed top 2 bits (of 4) from port B of cell pattgen.$flatten\u_reg.$verific$equal_23$pattgen_reg_top.sv:681$2765 ($eq).
Removed top 3 bits (of 4) from port B of cell pattgen.$flatten\u_reg.$verific$equal_21$pattgen_reg_top.sv:680$2764 ($eq).
Removed top 3 bits (of 4) from wire pattgen.$flatten\u_reg.$verific$n932$1221.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module pattgen:
  created 0 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== pattgen ===

   Number of wires:                944
   Number of wire bits:           5694
   Number of public wires:         807
   Number of public wire bits:    5461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                257
     $adff                          20
     $adffe                          9
     $and                           33
     $bmux                          15
     $eq                            13
     $logic_not                      2
     $mux                           35
     $ne                             1
     $not                           36
     $or                            43
     $reduce_and                     3
     $reduce_bool                    1
     $reduce_or                     11
     $reduce_xor                    28
     $shl                            1
     $xor                            6


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.21.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.21.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> memory_share

3.21.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> memory_collect

3.21.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== pattgen ===

   Number of wires:                944
   Number of wire bits:           5694
   Number of public wires:         807
   Number of public wire bits:    5461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                257
     $adff                          20
     $adffe                          9
     $and                           33
     $bmux                          15
     $eq                            13
     $logic_not                      2
     $mux                           35
     $ne                             1
     $not                           36
     $or                            43
     $reduce_and                     3
     $reduce_bool                    1
     $reduce_or                     11
     $reduce_xor                    28
     $shl                            1
     $xor                            6


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> stat

3.24. Printing statistics.

=== pattgen ===

   Number of wires:                944
   Number of wire bits:           5694
   Number of public wires:         807
   Number of public wire bits:    5461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                257
     $adff                          20
     $adffe                          9
     $and                           33
     $bmux                          15
     $eq                            13
     $logic_not                      2
     $mux                           35
     $ne                             1
     $not                           36
     $or                            43
     $reduce_and                     3
     $reduce_bool                    1
     $reduce_or                     11
     $reduce_xor                    28
     $shl                            1
     $xor                            6


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
No more expansions possible.
<suppressed ~511 debug messages>

yosys> stat

3.26. Printing statistics.

=== pattgen ===

   Number of wires:               1193
   Number of wire bits:           8557
   Number of public wires:         807
   Number of public wire bits:    5461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1162
     $_AND_                         44
     $_DFFE_PN0P_                   48
     $_DFF_PN0_                     17
     $_DFF_PN1_                      7
     $_MUX_                        238
     $_NOT_                         58
     $_OR_                         127
     $_XOR_                        623


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~352 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
<suppressed ~687 debug messages>
Removed a total of 229 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$5788 ($_DFF_PN0_) from module pattgen (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [2], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$5786 ($_DFF_PN0_) from module pattgen (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$5787 ($_DFF_PN0_) from module pattgen (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [1]).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 0 unused cells and 169 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~51 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$5721 ($_DFF_PN0_) from module pattgen (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$5774 ($_DFF_PN0_) from module pattgen (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$5720 ($_DFF_PN0_) from module pattgen (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$5775 ($_DFF_PN0_) from module pattgen (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [1]).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 0 unused cells and 54 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~32 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~41 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~3 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$5759 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$5743
        $auto$simplemap.cc:278:simplemap_mux$5739

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$5764 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$5744
        $auto$simplemap.cc:278:simplemap_mux$5740


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~2 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> techmap -map +/techmap.v

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~73 debug messages>

yosys> opt -sat

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.32.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6170, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6130, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5985, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6002, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_pattgen_core.intr_hw_done_ch1.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$4330, arst=!\rst_ni, srst={ }
  189 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\u_pattgen_core.intr_hw_done_ch0.new_event, arst=!\rst_ni, srst={ }

3.33.2. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6170, asynchronously reset by !\rst_ni
Extracted 29 gates and 37 wires to a netlist network with 7 inputs and 4 outputs.

3.33.2.1. Executing ABC.

3.33.3. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6130, asynchronously reset by !\rst_ni
Extracted 23 gates and 29 wires to a netlist network with 5 inputs and 3 outputs.

3.33.3.1. Executing ABC.

3.33.4. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5985, asynchronously reset by !\rst_ni
Extracted 27 gates and 41 wires to a netlist network with 12 inputs and 18 outputs.

3.33.4.1. Executing ABC.

3.33.5. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6002, asynchronously reset by !\rst_ni
Extracted 39 gates and 60 wires to a netlist network with 19 inputs and 12 outputs.

3.33.5.1. Executing ABC.

3.33.6. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 41 gates and 57 wires to a netlist network with 15 inputs and 18 outputs.

3.33.6.1. Executing ABC.

3.33.7. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_pattgen_core.intr_hw_done_ch1.new_event, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.33.7.1. Executing ABC.

3.33.8. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$4330, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.33.8.1. Executing ABC.

3.33.9. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 189 gates and 226 wires to a netlist network with 35 inputs and 28 outputs.

3.33.9.1. Executing ABC.

3.33.10. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.33.10.1. Executing ABC.

3.33.11. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_pattgen_core.intr_hw_done_ch0.new_event, asynchronously reset by !\rst_ni
Extracted 15 gates and 25 wires to a netlist network with 9 inputs and 10 outputs.

3.33.11.1. Executing ABC.

yosys> abc -dff

3.34. Executing ABC pass (technology mapping using ABC).

3.34.1. Summary of detected clock domains:
  225 cells in clk=\clk_i, en=$abc$6667$u_reg.intg_err, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$6408$auto$opt_dff.cc:194:make_patterns_logic$5985, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$6393$auto$opt_dff.cc:219:make_patterns_logic$6130, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$6373$auto$opt_dff.cc:219:make_patterns_logic$6170, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$6431$auto$opt_dff.cc:219:make_patterns_logic$6002, arst=!\rst_ni, srst={ }
  95 cells in clk=\clk_i, en=$abc$6545$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$6538$auto$opt_dff.cc:194:make_patterns_logic$4330, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$6533$u_pattgen_core.intr_hw_done_ch1.new_event, arst=!\rst_ni, srst={ }
  49 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$6894$u_pattgen_core.intr_hw_done_ch0.new_event, arst=!\rst_ni, srst={ }

3.34.2. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6667$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.34.2.1. Executing ABC.

3.34.3. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6408$auto$opt_dff.cc:194:make_patterns_logic$5985, asynchronously reset by !\rst_ni
Extracted 24 gates and 41 wires to a netlist network with 17 inputs and 12 outputs.

3.34.3.1. Executing ABC.

3.34.4. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6393$auto$opt_dff.cc:219:make_patterns_logic$6130, asynchronously reset by !\rst_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.34.4.1. Executing ABC.

3.34.5. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6373$auto$opt_dff.cc:219:make_patterns_logic$6170, asynchronously reset by !\rst_ni
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 6 outputs.

3.34.5.1. Executing ABC.

3.34.6. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6431$auto$opt_dff.cc:219:make_patterns_logic$6002, asynchronously reset by !\rst_ni
Extracted 40 gates and 54 wires to a netlist network with 14 inputs and 15 outputs.

3.34.6.1. Executing ABC.

3.34.7. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6545$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 95 gates and 130 wires to a netlist network with 35 inputs and 26 outputs.

3.34.7.1. Executing ABC.

3.34.8. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6538$auto$opt_dff.cc:194:make_patterns_logic$4330, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.34.8.1. Executing ABC.

3.34.9. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6533$u_pattgen_core.intr_hw_done_ch1.new_event, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.34.9.1. Executing ABC.

3.34.10. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 49 gates and 66 wires to a netlist network with 17 inputs and 15 outputs.

3.34.10.1. Executing ABC.

3.34.11. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6894$u_pattgen_core.intr_hw_done_ch0.new_event, asynchronously reset by !\rst_ni
Extracted 16 gates and 26 wires to a netlist network with 10 inputs and 11 outputs.

3.34.11.1. Executing ABC.

yosys> abc -dff

3.35. Executing ABC pass (technology mapping using ABC).

3.35.1. Summary of detected clock domains:
  224 cells in clk=\clk_i, en=$abc$6910$abc$6667$u_reg.intg_err, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$7136$abc$6408$auto$opt_dff.cc:194:make_patterns_logic$5985, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$7159$abc$6393$auto$opt_dff.cc:219:make_patterns_logic$6130, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$7173$abc$6373$auto$opt_dff.cc:219:make_patterns_logic$6170, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$7191$abc$6431$auto$opt_dff.cc:219:make_patterns_logic$6002, arst=!\rst_ni, srst={ }
  93 cells in clk=\clk_i, en=$abc$7231$abc$6545$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$7350$abc$6538$auto$opt_dff.cc:194:make_patterns_logic$4330, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$7357$abc$6533$u_pattgen_core.intr_hw_done_ch1.new_event, arst=!\rst_ni, srst={ }
  49 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$7424$abc$6894$u_pattgen_core.intr_hw_done_ch0.new_event, arst=!\rst_ni, srst={ }

3.35.2. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6910$abc$6667$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.35.2.1. Executing ABC.

3.35.3. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7136$abc$6408$auto$opt_dff.cc:194:make_patterns_logic$5985, asynchronously reset by !\rst_ni
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 12 outputs.

3.35.3.1. Executing ABC.

3.35.4. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7159$abc$6393$auto$opt_dff.cc:219:make_patterns_logic$6130, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 5 outputs.

3.35.4.1. Executing ABC.

3.35.5. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7173$abc$6373$auto$opt_dff.cc:219:make_patterns_logic$6170, asynchronously reset by !\rst_ni
Extracted 14 gates and 17 wires to a netlist network with 3 inputs and 5 outputs.

3.35.5.1. Executing ABC.

3.35.6. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7191$abc$6431$auto$opt_dff.cc:219:make_patterns_logic$6002, asynchronously reset by !\rst_ni
Extracted 38 gates and 52 wires to a netlist network with 14 inputs and 13 outputs.

3.35.6.1. Executing ABC.

3.35.7. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7231$abc$6545$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 93 gates and 128 wires to a netlist network with 35 inputs and 26 outputs.

3.35.7.1. Executing ABC.

3.35.8. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7350$abc$6538$auto$opt_dff.cc:194:make_patterns_logic$4330, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.35.8.1. Executing ABC.

3.35.9. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7357$abc$6533$u_pattgen_core.intr_hw_done_ch1.new_event, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.35.9.1. Executing ABC.

3.35.10. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 49 gates and 65 wires to a netlist network with 16 inputs and 12 outputs.

3.35.10.1. Executing ABC.

3.35.11. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7424$abc$6894$u_pattgen_core.intr_hw_done_ch0.new_event, asynchronously reset by !\rst_ni
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 11 outputs.

3.35.11.1. Executing ABC.

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  4 cells in clk=\clk_i, en=$abc$7875$abc$7350$abc$6538$auto$opt_dff.cc:194:make_patterns_logic$4330, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$7882$abc$7357$abc$6533$u_pattgen_core.intr_hw_done_ch1.new_event, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$7440$abc$6910$abc$6667$u_reg.intg_err, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$7670$abc$7136$abc$6408$auto$opt_dff.cc:194:make_patterns_logic$5985, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$7689$abc$7159$abc$6393$auto$opt_dff.cc:219:make_patterns_logic$6130, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$7704$abc$7173$abc$6373$auto$opt_dff.cc:219:make_patterns_logic$6170, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=$abc$7720$abc$7191$abc$6431$auto$opt_dff.cc:219:make_patterns_logic$6002, arst=!\rst_ni, srst={ }
  92 cells in clk=\clk_i, en=$abc$7757$abc$7231$abc$6545$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  48 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$7946$abc$7424$abc$6894$u_pattgen_core.intr_hw_done_ch0.new_event, arst=!\rst_ni, srst={ }

3.36.2. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7875$abc$7350$abc$6538$auto$opt_dff.cc:194:make_patterns_logic$4330, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.36.2.1. Executing ABC.

3.36.3. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7882$abc$7357$abc$6533$u_pattgen_core.intr_hw_done_ch1.new_event, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.36.3.1. Executing ABC.

3.36.4. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7440$abc$6910$abc$6667$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.36.4.1. Executing ABC.

3.36.5. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7670$abc$7136$abc$6408$auto$opt_dff.cc:194:make_patterns_logic$5985, asynchronously reset by !\rst_ni
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 12 outputs.

3.36.5.1. Executing ABC.

3.36.6. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7689$abc$7159$abc$6393$auto$opt_dff.cc:219:make_patterns_logic$6130, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 5 outputs.

3.36.6.1. Executing ABC.

3.36.7. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7704$abc$7173$abc$6373$auto$opt_dff.cc:219:make_patterns_logic$6170, asynchronously reset by !\rst_ni
Extracted 14 gates and 17 wires to a netlist network with 3 inputs and 5 outputs.

3.36.7.1. Executing ABC.

3.36.8. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7720$abc$7191$abc$6431$auto$opt_dff.cc:219:make_patterns_logic$6002, asynchronously reset by !\rst_ni
Extracted 34 gates and 49 wires to a netlist network with 15 inputs and 12 outputs.

3.36.8.1. Executing ABC.

3.36.9. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7757$abc$7231$abc$6545$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 92 gates and 127 wires to a netlist network with 35 inputs and 26 outputs.

3.36.9.1. Executing ABC.

3.36.10. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 48 gates and 65 wires to a netlist network with 17 inputs and 13 outputs.

3.36.10.1. Executing ABC.

3.36.11. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7946$abc$7424$abc$6894$u_pattgen_core.intr_hw_done_ch0.new_event, asynchronously reset by !\rst_ni
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 11 outputs.

3.36.11.1. Executing ABC.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.38. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~3 debug messages>

yosys> opt_merge -nomux

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_muxtree

3.38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 0 unused cells and 2778 unused wires.
<suppressed ~96 debug messages>

yosys> opt_expr

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.38.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> opt_expr

3.38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.38.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_PkdWZr/abc_tmp_1.scr

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Extracted 423 gates and 549 wires to a netlist network with 126 inputs and 40 outputs.

3.39.1.1. Executing ABC.
DE:   #PIs = 126  #Luts =   124  Max Lvl =  11  Avg Lvl =   3.88  [   0.11 sec. at Pass 0]
DE:   #PIs = 126  #Luts =   107  Max Lvl =  10  Avg Lvl =   3.72  [   1.58 sec. at Pass 1]
DE:   #PIs = 126  #Luts =   105  Max Lvl =  11  Avg Lvl =   3.95  [   0.40 sec. at Pass 2]
DE:   #PIs = 126  #Luts =   104  Max Lvl =  10  Avg Lvl =   3.72  [   0.73 sec. at Pass 3]
DE:   #PIs = 126  #Luts =   104  Max Lvl =  10  Avg Lvl =   3.72  [   0.67 sec. at Pass 4]
DE:   #PIs = 126  #Luts =   102  Max Lvl =  13  Avg Lvl =   4.55  [   0.83 sec. at Pass 5]
DE:   #PIs = 126  #Luts =   100  Max Lvl =   9  Avg Lvl =   3.45  [   0.79 sec. at Pass 6]
DE:   #PIs = 126  #Luts =   100  Max Lvl =   9  Avg Lvl =   3.45  [   1.14 sec. at Pass 7]
DE:   #PIs = 126  #Luts =    99  Max Lvl =  11  Avg Lvl =   3.78  [   1.21 sec. at Pass 8]
DE:   #PIs = 126  #Luts =    99  Max Lvl =  11  Avg Lvl =   3.78  [   1.06 sec. at Pass 9]
DE:   #PIs = 126  #Luts =    99  Max Lvl =  10  Avg Lvl =   3.53  [   0.94 sec. at Pass 10]
DE:   #PIs = 126  #Luts =    99  Max Lvl =   9  Avg Lvl =   3.25  [   1.35 sec. at Pass 11]
DE:   #PIs = 126  #Luts =    99  Max Lvl =   9  Avg Lvl =   3.25  [   0.92 sec. at Pass 12]
DE:   #PIs = 126  #Luts =    98  Max Lvl =  10  Avg Lvl =   3.47  [   1.20 sec. at Pass 13]
DE:   #PIs = 126  #Luts =    98  Max Lvl =  10  Avg Lvl =   3.47  [   0.86 sec. at Pass 14]
DE:   #PIs = 126  #Luts =    98  Max Lvl =  10  Avg Lvl =   3.47  [   1.13 sec. at Pass 15]
DE:   #PIs = 126  #Luts =    97  Max Lvl =   9  Avg Lvl =   3.22  [   0.81 sec. at Pass 16]
DE:   #PIs = 126  #Luts =    97  Max Lvl =   9  Avg Lvl =   3.22  [   1.19 sec. at Pass 17]
DE:   #PIs = 126  #Luts =    97  Max Lvl =   9  Avg Lvl =   3.22  [   0.93 sec. at Pass 18]
DE:   #PIs = 126  #Luts =    97  Max Lvl =   9  Avg Lvl =   3.22  [   0.96 sec. at Pass 19]
DE:   #PIs = 126  #Luts =    97  Max Lvl =   9  Avg Lvl =   3.22  [   1.13 sec. at Pass 20]
DE:   #PIs = 126  #Luts =    97  Max Lvl =   9  Avg Lvl =   3.22  [   0.30 sec. at Pass 21]

yosys> opt

3.40. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

yosys> opt_merge -nomux

3.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 0 unused cells and 549 unused wires.
<suppressed ~15 debug messages>

yosys> opt_expr

3.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.40.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> opt_expr

3.40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.40.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.41. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> stat

3.42. Printing statistics.

=== pattgen ===

   Number of wires:                806
   Number of wire bits:           5422
   Number of public wires:         698
   Number of public wire bits:    5314
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $_DFFE_PN0P_                   26
     $_DFF_PN0_                     16
     $_DFF_PN1_                      1
     $lut                           96


yosys> shregmap -minlen 8 -maxlen 20

3.43. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.44. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.45. Printing statistics.

=== pattgen ===

   Number of wires:                806
   Number of wire bits:           5422
   Number of public wires:         698
   Number of public wire bits:    5314
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $_DFFE_PN0P_                   26
     $_DFF_PN0_                     16
     $_DFF_PN1_                      1
     $lut                           96


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.46. Executing TECHMAP pass (map to technology primitives).

3.46.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.46.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.46.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
No more expansions possible.
<suppressed ~275 debug messages>

yosys> opt_expr -mux_undef

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~1791 debug messages>

yosys> simplemap

3.48. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
<suppressed ~3165 debug messages>
Removed a total of 1055 cells.

yosys> opt_dff -nodffe -nosdff

3.51. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 0 unused cells and 336 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.53. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.53.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.
<suppressed ~15 debug messages>

yosys> opt_merge -nomux

3.53.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.53.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.53.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.53.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.53.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.53.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.53.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> opt_expr

3.53.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.53.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_PkdWZr/abc_tmp_2.scr

3.54. Executing ABC pass (technology mapping using ABC).

3.54.1. Extracting gate netlist of module `\pattgen' to `<abc-temp-dir>/input.blif'..
Extracted 629 gates and 756 wires to a netlist network with 125 inputs and 39 outputs.

3.54.1.1. Executing ABC.
DE:   #PIs = 125  #Luts =    99  Max Lvl =  11  Avg Lvl =   3.77  [   0.11 sec. at Pass 0]
DE:   #PIs = 125  #Luts =    98  Max Lvl =   9  Avg Lvl =   3.26  [   1.55 sec. at Pass 1]
DE:   #PIs = 125  #Luts =    98  Max Lvl =   9  Avg Lvl =   3.26  [   0.32 sec. at Pass 2]
DE:   #PIs = 125  #Luts =    97  Max Lvl =  10  Avg Lvl =   3.56  [   0.53 sec. at Pass 3]
DE:   #PIs = 125  #Luts =    97  Max Lvl =  10  Avg Lvl =   3.56  [   0.49 sec. at Pass 4]
DE:   #PIs = 125  #Luts =    97  Max Lvl =   9  Avg Lvl =   3.26  [   0.82 sec. at Pass 5]
DE:   #PIs = 125  #Luts =    97  Max Lvl =   9  Avg Lvl =   3.26  [   0.72 sec. at Pass 6]
DE:   #PIs = 125  #Luts =    97  Max Lvl =   9  Avg Lvl =   3.26  [   0.79 sec. at Pass 7]
DE:   #PIs = 125  #Luts =    96  Max Lvl =   9  Avg Lvl =   3.26  [   0.80 sec. at Pass 8]
DE:   #PIs = 125  #Luts =    96  Max Lvl =   9  Avg Lvl =   3.26  [   1.20 sec. at Pass 9]
DE:   #PIs = 125  #Luts =    96  Max Lvl =   9  Avg Lvl =   3.26  [   0.83 sec. at Pass 10]
DE:   #PIs = 125  #Luts =    96  Max Lvl =   9  Avg Lvl =   3.26  [   1.08 sec. at Pass 11]
DE:   #PIs = 125  #Luts =    95  Max Lvl =  10  Avg Lvl =   3.56  [   1.43 sec. at Pass 12]
DE:   #PIs = 125  #Luts =    95  Max Lvl =  10  Avg Lvl =   3.56  [   0.98 sec. at Pass 13]
DE:   #PIs = 125  #Luts =    95  Max Lvl =  10  Avg Lvl =   3.56  [   1.06 sec. at Pass 14]
DE:   #PIs = 125  #Luts =    95  Max Lvl =  10  Avg Lvl =   3.56  [   0.77 sec. at Pass 15]
DE:   #PIs = 125  #Luts =    95  Max Lvl =   9  Avg Lvl =   3.26  [   1.15 sec. at Pass 16]
DE:   #PIs = 125  #Luts =    95  Max Lvl =   9  Avg Lvl =   3.26  [   1.14 sec. at Pass 17]
DE:   #PIs = 125  #Luts =    95  Max Lvl =   9  Avg Lvl =   3.26  [   0.83 sec. at Pass 18]
DE:   #PIs = 125  #Luts =    95  Max Lvl =   9  Avg Lvl =   3.26  [   1.10 sec. at Pass 19]
DE:   #PIs = 125  #Luts =    95  Max Lvl =   9  Avg Lvl =   3.26  [   1.65 sec. at Pass 20]
DE:   #PIs = 125  #Luts =    95  Max Lvl =   9  Avg Lvl =   3.26  [   0.24 sec. at Pass 21]

yosys> opt

3.55. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.55.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

yosys> opt_merge -nomux

3.55.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.55.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.55.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 0 unused cells and 524 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.55.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.55.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.55.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattgen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattgen.
Performed a total of 0 changes.

yosys> opt_merge

3.55.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattgen'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..

yosys> opt_expr

3.55.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattgen.

3.55.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.56. Executing HIERARCHY pass (managing design hierarchy).

3.56.1. Analyzing design hierarchy..
Top module:  \pattgen

3.56.2. Analyzing design hierarchy..
Top module:  \pattgen
Removed 0 unused modules.

yosys> stat

3.57. Printing statistics.

=== pattgen ===

   Number of wires:                804
   Number of wire bits:           5420
   Number of public wires:         698
   Number of public wire bits:    5314
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                138
     $lut                           95
     dffsre                         43


yosys> opt_clean -purge

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattgen..
Removed 0 unused cells and 651 unused wires.
<suppressed ~651 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.59. Executing Verilog backend.
Dumping module `\pattgen'.

Warnings: 460 unique messages, 460 total
End of script. Logfile hash: fbdabc9788, CPU: user 5.15s system 0.30s, MEM: 33.18 MB peak
Yosys 0.18+10 (git sha1 8217e4c48, gcc 9.1.0 -fPIC -Os)
Time spent: 99% 6x abc (729 sec), 0% 43x opt_expr (1 sec), ...
real 65.15
user 636.35
sys 98.03
