##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Modem_UART_IntClock
		4.3::Critical Path Report for Sensors_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Modem_UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Sensors_Clock:R)
		5.3::Critical Path Report for (Modem_UART_IntClock:R vs. Modem_UART_IntClock:R)
		5.4::Critical Path Report for (Sensors_Clock:R vs. Sensors_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK            | Frequency: 69.86 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK         | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 48.00 MHz  | 
Clock: CyXTAL_32kHz         | N/A                   | Target: 0.03 MHz   | 
Clock: Modem_UART_IntClock  | Frequency: 56.28 MHz  | Target: 0.92 MHz   | 
Clock: Sensors_Clock        | Frequency: 60.27 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            Modem_UART_IntClock  20833.3          7574        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Sensors_Clock        20833.3          6520        N/A              N/A         N/A              N/A         N/A              N/A         
Modem_UART_IntClock  Modem_UART_IntClock  1.08333e+006     1065566     N/A              N/A         N/A              N/A         N/A              N/A         
Sensors_Clock        Sensors_Clock        1.30417e+007     13025076    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                Clock to Out  Clock Name:Phase  
-----------------------  ------------  ----------------  
Ultrasonic_1_PWR(0)_PAD  32884         CyBUS_CLK:R       
Ultrasonic_2_PWR(0)_PAD  30636         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 69.86 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 6520p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10804
-------------------------------------   ----- 
End-of-path arrival time (ps)           10804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   6520  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0  macrocell2     2642   4692   6520  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q       macrocell2     3350   8042   6520  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_3   macrocell15    2761  10804   6520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Modem_UART_IntClock
*************************************************
Clock: Modem_UART_IntClock
Frequency: 56.28 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065566p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11577
-------------------------------------   ----- 
End-of-path arrival time (ps)           11577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q                      macrocell27     1250   1250  1065566  RISE       1
\Modem_UART:BUART:counter_load_not\/main_1           macrocell7      4665   5915  1065566  RISE       1
\Modem_UART:BUART:counter_load_not\/q                macrocell7      3350   9265  1065566  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2312  11577  1065566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Sensors_Clock
*******************************************
Clock: Sensors_Clock
Frequency: 60.27 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Sensors_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025076p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q            macrocell17   1250   1250  13025076  RISE       1
\Sensors_UART:BUART:rx_counter_load\/main_2  macrocell1    4332   5582  13025076  RISE       1
\Sensors_UART:BUART:rx_counter_load\/q       macrocell1    3350   8932  13025076  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/load   count7cell    2299  11231  13025076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Modem_UART_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Modem_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7574p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9790
-------------------------------------   ---- 
End-of-path arrival time (ps)           9790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                          synccell        1020   1020   7574  RISE       1
\Modem_UART:BUART:rx_postpoll\/main_2         macrocell11     3162   4182   7574  RISE       1
\Modem_UART:BUART:rx_postpoll\/q              macrocell11     3350   7532   7574  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2258   9790   7574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Sensors_Clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 6520p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10804
-------------------------------------   ----- 
End-of-path arrival time (ps)           10804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   6520  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0  macrocell2     2642   4692   6520  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q       macrocell2     3350   8042   6520  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_3   macrocell15    2761  10804   6520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1


5.3::Critical Path Report for (Modem_UART_IntClock:R vs. Modem_UART_IntClock:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065566p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11577
-------------------------------------   ----- 
End-of-path arrival time (ps)           11577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q                      macrocell27     1250   1250  1065566  RISE       1
\Modem_UART:BUART:counter_load_not\/main_1           macrocell7      4665   5915  1065566  RISE       1
\Modem_UART:BUART:counter_load_not\/q                macrocell7      3350   9265  1065566  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2312  11577  1065566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (Sensors_Clock:R vs. Sensors_Clock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Sensors_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025076p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q            macrocell17   1250   1250  13025076  RISE       1
\Sensors_UART:BUART:rx_counter_load\/main_2  macrocell1    4332   5582  13025076  RISE       1
\Sensors_UART:BUART:rx_counter_load\/q       macrocell1    3350   8932  13025076  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/load   count7cell    2299  11231  13025076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 6520p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10804
-------------------------------------   ----- 
End-of-path arrival time (ps)           10804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   6520  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0  macrocell2     2642   4692   6520  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q       macrocell2     3350   8042   6520  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_3   macrocell15    2761  10804   6520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 6520p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10804
-------------------------------------   ----- 
End-of-path arrival time (ps)           10804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   6520  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0  macrocell2     2642   4692   6520  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q       macrocell2     3350   8042   6520  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_3  macrocell23    2761  10804   6520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6535p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10828
-------------------------------------   ----- 
End-of-path arrival time (ps)           10828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0           controlcell1    2050   2050   6520  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0         macrocell2      2642   4692   6520  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q              macrocell2      3350   8042   6520  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2786  10828   6535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Modem_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7574p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9790
-------------------------------------   ---- 
End-of-path arrival time (ps)           9790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                          synccell        1020   1020   7574  RISE       1
\Modem_UART:BUART:rx_postpoll\/main_2         macrocell11     3162   4182   7574  RISE       1
\Modem_UART:BUART:rx_postpoll\/q              macrocell11     3350   7532   7574  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2258   9790   7574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_2_RX(0)_SYNC/out
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 11329p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_2_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_2_RX(0)_SYNC/out  synccell      1020   1020   7538  RISE       1
MODIN1_0/main_4              macrocell22   4974   5994  11329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 11741p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6520  RISE       1
MODIN1_1/main_0                        macrocell21    3532   5582  11741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 11762p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0   controlcell1   2050   2050   6520  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_0  macrocell18    3511   5561  11762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_2_RX(0)_SYNC/out
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 11873p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_2_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_2_RX(0)_SYNC/out  synccell      1020   1020   7538  RISE       1
MODIN1_1/main_5              macrocell21   4430   5450  11873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 11914p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6520  RISE       1
MODIN1_0/main_0                        macrocell22    3359   5409  11914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_last\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_last\/clock_0
Path slack     : 12631p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6520  RISE       1
\Sensors_UART:BUART:rx_last\/main_0    macrocell24    2642   4692  12631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_last\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_1_RX(0)_SYNC/out
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 12762p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_1_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_1_RX(0)_SYNC/out  synccell      1020   1020   7529  RISE       1
MODIN1_0/main_5              macrocell22   3541   4561  12762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_1_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:rx_state_2\/main_11
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 12775p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_1_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_1_RX(0)_SYNC/out              synccell      1020   1020   7529  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_11  macrocell18   3529   4549  12775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_1_RX(0)_SYNC/out
Path End       : MODIN1_1/main_6
Capture Clock  : MODIN1_1/clock_0
Path slack     : 12906p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_1_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_1_RX(0)_SYNC/out  synccell      1020   1020   7529  RISE       1
MODIN1_1/main_6              macrocell21   3397   4417  12906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_2_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:rx_state_2\/main_10
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 12926p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_2_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_2_RX(0)_SYNC/out              synccell      1020   1020   7538  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_10  macrocell18   3377   4397  12926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:rx_state_0\/main_10
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 13111p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                   synccell      1020   1020   7574  RISE       1
\Modem_UART:BUART:rx_state_0\/main_10  macrocell31   3193   4213  13111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 13111p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                  synccell      1020   1020   7574  RISE       1
\Modem_UART:BUART:rx_state_2\/main_9  macrocell34   3193   4213  13111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:rx_status_3\/main_7
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 13121p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                   synccell      1020   1020   7574  RISE       1
\Modem_UART:BUART:rx_status_3\/main_7  macrocell39   3182   4202  13121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:pollcount_1\/main_4
Capture Clock  : \Modem_UART:BUART:pollcount_1\/clock_0
Path slack     : 13141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                   synccell      1020   1020   7574  RISE       1
\Modem_UART:BUART:pollcount_1\/main_4  macrocell37   3162   4182  13141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:pollcount_0\/main_3
Capture Clock  : \Modem_UART:BUART:pollcount_0\/clock_0
Path slack     : 13141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                   synccell      1020   1020   7574  RISE       1
\Modem_UART:BUART:pollcount_0\/main_3  macrocell38   3162   4182  13141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:rx_last\/main_0
Capture Clock  : \Modem_UART:BUART:rx_last\/clock_0
Path slack     : 13153p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out               synccell      1020   1020   7574  RISE       1
\Modem_UART:BUART:rx_last\/main_0  macrocell40   3150   4170  13153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_last\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_1_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:rx_last\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_last\/clock_0
Path slack     : 13640p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3683
-------------------------------------   ---- 
End-of-path arrival time (ps)           3683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_1_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_1_RX(0)_SYNC/out          synccell      1020   1020   7529  RISE       1
\Sensors_UART:BUART:rx_last\/main_2  macrocell24   2663   3683  13640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_last\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_2_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:rx_last\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_last\/clock_0
Path slack     : 13649p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_2_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_2_RX(0)_SYNC/out          synccell      1020   1020   7538  RISE       1
\Sensors_UART:BUART:rx_last\/main_1  macrocell24   2654   3674  13649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_last\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065566p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11577
-------------------------------------   ----- 
End-of-path arrival time (ps)           11577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q                      macrocell27     1250   1250  1065566  RISE       1
\Modem_UART:BUART:counter_load_not\/main_1           macrocell7      4665   5915  1065566  RISE       1
\Modem_UART:BUART:counter_load_not\/q                macrocell7      3350   9265  1065566  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2312  11577  1065566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Modem_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Modem_UART:BUART:sRX:RxSts\/clock
Path slack     : 1066499p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16334
-------------------------------------   ----- 
End-of-path arrival time (ps)           16334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1066499  RISE       1
\Modem_UART:BUART:rx_status_4\/main_1                 macrocell12     6462  10042  1066499  RISE       1
\Modem_UART:BUART:rx_status_4\/q                      macrocell12     3350  13392  1066499  RISE       1
\Modem_UART:BUART:sRX:RxSts\/status_4                 statusicell3    2942  16334  1066499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Modem_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067286p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10687
-------------------------------------   ----- 
End-of-path arrival time (ps)           10687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q            macrocell31   1250   1250  1067286  RISE       1
\Modem_UART:BUART:rx_counter_load\/main_1  macrocell10   3829   5079  1067286  RISE       1
\Modem_UART:BUART:rx_counter_load\/q       macrocell10   3350   8429  1067286  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/load   count7cell    2258  10687  1067286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_1\/q
Path End       : \Modem_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Modem_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069846p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7478
-------------------------------------   ---- 
End-of-path arrival time (ps)           7478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_1\/q                macrocell26     1250   1250  1067442  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   6228   7478  1069846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_1\/q
Path End       : \Modem_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \Modem_UART:BUART:sTX:TxSts\/clock
Path slack     : 1070399p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12434
-------------------------------------   ----- 
End-of-path arrival time (ps)           12434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_1\/q        macrocell26    1250   1250  1067442  RISE       1
\Modem_UART:BUART:tx_status_0\/main_0  macrocell8     5571   6821  1070399  RISE       1
\Modem_UART:BUART:tx_status_0\/q       macrocell8     3350  10171  1070399  RISE       1
\Modem_UART:BUART:sTX:TxSts\/status_0  statusicell2   2263  12434  1070399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Modem_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071324p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q                macrocell31     1250   1250  1067286  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   4749   5999  1071324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Modem_UART:BUART:txn\/main_3
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1071865p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7958
-------------------------------------   ---- 
End-of-path arrival time (ps)           7958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  1071865  RISE       1
\Modem_UART:BUART:txn\/main_3                macrocell25     3588   7958  1071865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Modem_UART:BUART:tx_state_0\/main_3
Capture Clock  : \Modem_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072249p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1070517  RISE       1
\Modem_UART:BUART:tx_state_0\/main_3                  macrocell27     3994   7574  1072249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_1\/q
Path End       : \Modem_UART:BUART:tx_state_0\/main_0
Capture Clock  : \Modem_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072339p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7484
-------------------------------------   ---- 
End-of-path arrival time (ps)           7484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_1\/q       macrocell26   1250   1250  1067442  RISE       1
\Modem_UART:BUART:tx_state_0\/main_0  macrocell27   6234   7484  1072339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Modem_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Modem_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072872p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068989  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   4262   4452  1072872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_bitclk_enable\/q
Path End       : \Modem_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Modem_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072934p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_bitclk_enable\/q          macrocell35     1250   1250  1072934  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   3139   4389  1072934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_1\/q
Path End       : \Modem_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \Modem_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073002p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_1\/q      macrocell26   1250   1250  1067442  RISE       1
\Modem_UART:BUART:tx_bitclk\/main_0  macrocell29   5571   6821  1073002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_bitclk\/q
Path End       : \Modem_UART:BUART:tx_state_1\/main_5
Capture Clock  : \Modem_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073036p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_bitclk\/q        macrocell29   1250   1250  1073036  RISE       1
\Modem_UART:BUART:tx_state_1\/main_5  macrocell26   5538   6788  1073036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_bitclk\/q
Path End       : \Modem_UART:BUART:tx_state_2\/main_5
Capture Clock  : \Modem_UART:BUART:tx_state_2\/clock_0
Path slack     : 1073036p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_bitclk\/q        macrocell29   1250   1250  1073036  RISE       1
\Modem_UART:BUART:tx_state_2\/main_5  macrocell28   5538   6788  1073036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Modem_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073071p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q                macrocell27     1250   1250  1065566  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3002   4252  1073071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Modem_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073079p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q         macrocell30     1250   1250  1068132  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   2995   4245  1073079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_bitclk\/q
Path End       : \Modem_UART:BUART:txn\/main_6
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1073599p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_bitclk\/q  macrocell29   1250   1250  1073036  RISE       1
\Modem_UART:BUART:txn\/main_6   macrocell25   4974   6224  1073599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:txn\/main_2
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1073894p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q  macrocell27   1250   1250  1065566  RISE       1
\Modem_UART:BUART:txn\/main_2    macrocell25   4679   5929  1073894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:tx_state_1\/main_1
Capture Clock  : \Modem_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073909p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q       macrocell27   1250   1250  1065566  RISE       1
\Modem_UART:BUART:tx_state_1\/main_1  macrocell26   4665   5915  1073909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:tx_state_2\/main_1
Capture Clock  : \Modem_UART:BUART:tx_state_2\/clock_0
Path slack     : 1073909p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q       macrocell27   1250   1250  1065566  RISE       1
\Modem_UART:BUART:tx_state_2\/main_1  macrocell28   4665   5915  1073909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_1\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074122p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_1\/q       macrocell37   1250   1250  1069088  RISE       1
\Modem_UART:BUART:rx_status_3\/main_5  macrocell39   4452   5702  1074122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_bitclk_enable\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074136p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1072934  RISE       1
\Modem_UART:BUART:rx_state_0\/main_2   macrocell31   4437   5687  1074136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_bitclk_enable\/q
Path End       : \Modem_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074136p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1072934  RISE       1
\Modem_UART:BUART:rx_state_3\/main_2   macrocell33   4437   5687  1074136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_bitclk_enable\/q
Path End       : \Modem_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074136p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1072934  RISE       1
\Modem_UART:BUART:rx_state_2\/main_2   macrocell34   4437   5687  1074136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_2\/q
Path End       : \Modem_UART:BUART:tx_state_0\/main_4
Capture Clock  : \Modem_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074159p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_2\/q       macrocell28   1250   1250  1067627  RISE       1
\Modem_UART:BUART:tx_state_0\/main_4  macrocell27   4414   5664  1074159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_2\/q
Path End       : \Modem_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \Modem_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074169p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_2\/q      macrocell28   1250   1250  1067627  RISE       1
\Modem_UART:BUART:tx_bitclk\/main_3  macrocell29   4405   5655  1074169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_status_3\/q
Path End       : \Modem_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Modem_UART:BUART:sRX:RxSts\/clock
Path slack     : 1074286p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8548
-------------------------------------   ---- 
End-of-path arrival time (ps)           8548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_status_3\/q       macrocell39    1250   1250  1074286  RISE       1
\Modem_UART:BUART:sRX:RxSts\/status_3  statusicell3   7298   8548  1074286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_1\/q
Path End       : \Modem_UART:BUART:pollcount_1\/main_2
Capture Clock  : \Modem_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074655p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_1\/q       macrocell37   1250   1250  1069088  RISE       1
\Modem_UART:BUART:pollcount_1\/main_2  macrocell37   3918   5168  1074655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_bitclk_enable\/q
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074661p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_bitclk_enable\/q   macrocell35   1250   1250  1072934  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_2  macrocell32   3912   5162  1074661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_bitclk_enable\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074661p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1072934  RISE       1
\Modem_UART:BUART:rx_status_3\/main_2  macrocell39   3912   5162  1074661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074744p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q         macrocell31   1250   1250  1067286  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_1  macrocell32   3829   5079  1074744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Modem_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074744p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q               macrocell31   1250   1250  1067286  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/main_1  macrocell36   3829   5079  1074744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell36         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074744p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q        macrocell31   1250   1250  1067286  RISE       1
\Modem_UART:BUART:rx_status_3\/main_1  macrocell39   3829   5079  1074744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Modem_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075157  RISE       1
\Modem_UART:BUART:rx_state_0\/main_5         macrocell31   2726   4666  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Modem_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075157  RISE       1
\Modem_UART:BUART:rx_state_3\/main_5         macrocell33   2726   4666  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Modem_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075157  RISE       1
\Modem_UART:BUART:rx_state_2\/main_5         macrocell34   2726   4666  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Modem_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075176  RISE       1
\Modem_UART:BUART:rx_state_0\/main_7         macrocell31   2707   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Modem_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075176  RISE       1
\Modem_UART:BUART:rx_state_3\/main_7         macrocell33   2707   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Modem_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075176  RISE       1
\Modem_UART:BUART:rx_state_2\/main_7         macrocell34   2707   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075178p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075176  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_7       macrocell32   2706   4646  1075178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Modem_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075180p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075180  RISE       1
\Modem_UART:BUART:rx_state_0\/main_6         macrocell31   2703   4643  1075180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Modem_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075180p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075180  RISE       1
\Modem_UART:BUART:rx_state_3\/main_6         macrocell33   2703   4643  1075180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Modem_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075180p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075180  RISE       1
\Modem_UART:BUART:rx_state_2\/main_6         macrocell34   2703   4643  1075180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075191p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075180  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_6       macrocell32   2692   4632  1075191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075194p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075157  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_5       macrocell32   2689   4629  1075194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_load_fifo\/q
Path End       : \Modem_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Modem_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075200p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_load_fifo\/q            macrocell32     1250   1250  1068229  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   3754   5004  1075200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075277p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4546
-------------------------------------   ---- 
End-of-path arrival time (ps)           4546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q       macrocell31   1250   1250  1067286  RISE       1
\Modem_UART:BUART:rx_state_0\/main_1  macrocell31   3296   4546  1075277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075277p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4546
-------------------------------------   ---- 
End-of-path arrival time (ps)           4546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q       macrocell31   1250   1250  1067286  RISE       1
\Modem_UART:BUART:rx_state_3\/main_1  macrocell33   3296   4546  1075277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075277p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4546
-------------------------------------   ---- 
End-of-path arrival time (ps)           4546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q       macrocell31   1250   1250  1067286  RISE       1
\Modem_UART:BUART:rx_state_2\/main_1  macrocell34   3296   4546  1075277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Modem_UART:BUART:tx_state_0\/main_2
Capture Clock  : \Modem_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075354p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068989  RISE       1
\Modem_UART:BUART:tx_state_0\/main_2               macrocell27     4280   4470  1075354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Modem_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \Modem_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075361p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068989  RISE       1
\Modem_UART:BUART:tx_bitclk\/main_2                macrocell29     4272   4462  1075361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Modem_UART:BUART:txn\/main_5
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1075401  RISE       1
\Modem_UART:BUART:txn\/main_5                      macrocell25     4233   4423  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_0\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_6
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075415p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_0\/q       macrocell38   1250   1250  1069859  RISE       1
\Modem_UART:BUART:rx_status_3\/main_6  macrocell39   3158   4408  1075415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_1\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075416p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_1\/q      macrocell37   1250   1250  1069088  RISE       1
\Modem_UART:BUART:rx_state_0\/main_8  macrocell31   3157   4407  1075416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_0\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_9
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075424p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_0\/q      macrocell38   1250   1250  1069859  RISE       1
\Modem_UART:BUART:rx_state_0\/main_9  macrocell31   3149   4399  1075424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_0\/q
Path End       : \Modem_UART:BUART:pollcount_1\/main_3
Capture Clock  : \Modem_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075426p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_0\/q       macrocell38   1250   1250  1069859  RISE       1
\Modem_UART:BUART:pollcount_1\/main_3  macrocell37   3147   4397  1075426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_0\/q
Path End       : \Modem_UART:BUART:pollcount_0\/main_2
Capture Clock  : \Modem_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075426p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_0\/q       macrocell38   1250   1250  1069859  RISE       1
\Modem_UART:BUART:pollcount_0\/main_2  macrocell38   3147   4397  1075426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:tx_state_0\/main_1
Capture Clock  : \Modem_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075580p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q       macrocell27   1250   1250  1065566  RISE       1
\Modem_UART:BUART:tx_state_0\/main_1  macrocell27   2993   4243  1075580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075590p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1068132  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_0  macrocell32   2983   4233  1075590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Modem_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075590p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q        macrocell30   1250   1250  1068132  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/main_0  macrocell36   2983   4233  1075590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell36         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075590p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1068132  RISE       1
\Modem_UART:BUART:rx_status_3\/main_0   macrocell39   2983   4233  1075590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Modem_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Modem_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075610p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075610  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/main_0   macrocell35   2273   4213  1075610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Modem_UART:BUART:pollcount_1\/main_0
Capture Clock  : \Modem_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075610p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075610  RISE       1
\Modem_UART:BUART:pollcount_1\/main_0        macrocell37   2273   4213  1075610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Modem_UART:BUART:pollcount_0\/main_0
Capture Clock  : \Modem_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075610p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075610  RISE       1
\Modem_UART:BUART:pollcount_0\/main_0        macrocell38   2273   4213  1075610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Modem_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Modem_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075612  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/main_1   macrocell35   2271   4211  1075612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Modem_UART:BUART:pollcount_1\/main_1
Capture Clock  : \Modem_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075612  RISE       1
\Modem_UART:BUART:pollcount_1\/main_1        macrocell37   2271   4211  1075612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Modem_UART:BUART:pollcount_0\/main_1
Capture Clock  : \Modem_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075612  RISE       1
\Modem_UART:BUART:pollcount_0\/main_1        macrocell38   2271   4211  1075612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Modem_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Modem_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075624p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075624  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/main_2   macrocell35   2260   4200  1075624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \Modem_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075716p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q      macrocell27   1250   1250  1065566  RISE       1
\Modem_UART:BUART:tx_bitclk\/main_1  macrocell29   2858   4108  1075716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075743p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1068132  RISE       1
\Modem_UART:BUART:rx_state_0\/main_0    macrocell31   2830   4080  1075743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075743p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1068132  RISE       1
\Modem_UART:BUART:rx_state_3\/main_0    macrocell33   2830   4080  1075743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075743p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1068132  RISE       1
\Modem_UART:BUART:rx_state_2\/main_0    macrocell34   2830   4080  1075743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_1\/q
Path End       : \Modem_UART:BUART:tx_state_1\/main_0
Capture Clock  : \Modem_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_1\/q       macrocell26   1250   1250  1067442  RISE       1
\Modem_UART:BUART:tx_state_1\/main_0  macrocell26   2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_1\/q
Path End       : \Modem_UART:BUART:tx_state_2\/main_0
Capture Clock  : \Modem_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_1\/q       macrocell26   1250   1250  1067442  RISE       1
\Modem_UART:BUART:tx_state_2\/main_0  macrocell28   2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_1\/q
Path End       : \Modem_UART:BUART:txn\/main_1
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_1\/q  macrocell26   1250   1250  1067442  RISE       1
\Modem_UART:BUART:txn\/main_1    macrocell25   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_2\/q
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075857p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_2\/q         macrocell34   1250   1250  1068399  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_4  macrocell32   2717   3967  1075857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_2\/q
Path End       : \Modem_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Modem_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075857p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_2\/q               macrocell34   1250   1250  1068399  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/main_3  macrocell36   2717   3967  1075857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell36         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_2\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075857p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_2\/q        macrocell34   1250   1250  1068399  RISE       1
\Modem_UART:BUART:rx_status_3\/main_4  macrocell39   2717   3967  1075857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_2\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075876p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_2\/q       macrocell34   1250   1250  1068399  RISE       1
\Modem_UART:BUART:rx_state_0\/main_4  macrocell31   2697   3947  1075876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_2\/q
Path End       : \Modem_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075876p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_2\/q       macrocell34   1250   1250  1068399  RISE       1
\Modem_UART:BUART:rx_state_3\/main_4  macrocell33   2697   3947  1075876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_2\/q
Path End       : \Modem_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075876p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_2\/q       macrocell34   1250   1250  1068399  RISE       1
\Modem_UART:BUART:rx_state_2\/main_4  macrocell34   2697   3947  1075876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_3\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075877p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_3\/q       macrocell33   1250   1250  1068423  RISE       1
\Modem_UART:BUART:rx_state_0\/main_3  macrocell31   2696   3946  1075877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_3\/q
Path End       : \Modem_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075877p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_3\/q       macrocell33   1250   1250  1068423  RISE       1
\Modem_UART:BUART:rx_state_3\/main_3  macrocell33   2696   3946  1075877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_3\/q
Path End       : \Modem_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075877p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_3\/q       macrocell33   1250   1250  1068423  RISE       1
\Modem_UART:BUART:rx_state_2\/main_3  macrocell34   2696   3946  1075877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_3\/q
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_3\/q         macrocell33   1250   1250  1068423  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_3  macrocell32   2693   3943  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_3\/q
Path End       : \Modem_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Modem_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_3\/q               macrocell33   1250   1250  1068423  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/main_2  macrocell36   2693   3943  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell36         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_3\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_3\/q        macrocell33   1250   1250  1068423  RISE       1
\Modem_UART:BUART:rx_status_3\/main_3  macrocell39   2693   3943  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_2\/q
Path End       : \Modem_UART:BUART:txn\/main_4
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_2\/q  macrocell28   1250   1250  1067627  RISE       1
\Modem_UART:BUART:txn\/main_4    macrocell25   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_2\/q
Path End       : \Modem_UART:BUART:tx_state_1\/main_3
Capture Clock  : \Modem_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075969p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_2\/q       macrocell28   1250   1250  1067627  RISE       1
\Modem_UART:BUART:tx_state_1\/main_3  macrocell26   2604   3854  1075969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_2\/q
Path End       : \Modem_UART:BUART:tx_state_2\/main_3
Capture Clock  : \Modem_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075969p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_2\/q       macrocell28   1250   1250  1067627  RISE       1
\Modem_UART:BUART:tx_state_2\/main_3  macrocell28   2604   3854  1075969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Modem_UART:BUART:tx_state_1\/main_4
Capture Clock  : \Modem_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1075401  RISE       1
\Modem_UART:BUART:tx_state_1\/main_4               macrocell26     3656   3846  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Modem_UART:BUART:tx_state_2\/main_4
Capture Clock  : \Modem_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1075401  RISE       1
\Modem_UART:BUART:tx_state_2\/main_4               macrocell28     3656   3846  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_bitclk\/q
Path End       : \Modem_UART:BUART:tx_state_0\/main_5
Capture Clock  : \Modem_UART:BUART:tx_state_0\/clock_0
Path slack     : 1076057p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_bitclk\/q        macrocell29   1250   1250  1073036  RISE       1
\Modem_UART:BUART:tx_state_0\/main_5  macrocell27   2517   3767  1076057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:txn\/q
Path End       : \Modem_UART:BUART:txn\/main_0
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:txn\/q       macrocell25   1250   1250  1076276  RISE       1
\Modem_UART:BUART:txn\/main_0  macrocell25   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_last\/q
Path End       : \Modem_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076332p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_last\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_last\/q          macrocell40   1250   1250  1076332  RISE       1
\Modem_UART:BUART:rx_state_2\/main_8  macrocell34   2241   3491  1076332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Modem_UART:BUART:tx_state_1\/main_2
Capture Clock  : \Modem_UART:BUART:tx_state_1\/clock_0
Path slack     : 1077331p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068989  RISE       1
\Modem_UART:BUART:tx_state_1\/main_2               macrocell26     2302   2492  1077331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Modem_UART:BUART:tx_state_2\/main_2
Capture Clock  : \Modem_UART:BUART:tx_state_2\/clock_0
Path slack     : 1077331p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068989  RISE       1
\Modem_UART:BUART:tx_state_2\/main_2               macrocell28     2302   2492  1077331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Sensors_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025076p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q            macrocell17   1250   1250  13025076  RISE       1
\Sensors_UART:BUART:rx_counter_load\/main_2  macrocell1    4332   5582  13025076  RISE       1
\Sensors_UART:BUART:rx_counter_load\/q       macrocell1    3350   8932  13025076  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/load   count7cell    2299  11231  13025076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Sensors_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Sensors_UART:BUART:sRX:RxSts\/clock
Path slack     : 13027151p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14016
-------------------------------------   ----- 
End-of-path arrival time (ps)           14016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027151  RISE       1
\Sensors_UART:BUART:rx_status_4\/main_1                 macrocell3      2895   6475  13027151  RISE       1
\Sensors_UART:BUART:rx_status_4\/q                      macrocell3      3350   9825  13027151  RISE       1
\Sensors_UART:BUART:sRX:RxSts\/status_4                 statusicell1    4191  14016  13027151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030751p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  13030751  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3655   4905  13030751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031312p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q                macrocell14     1250   1250  13026479  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   3095   4345  13031312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031450p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q                macrocell15     1250   1250  13026321  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   2957   4207  13031450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031595p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q         macrocell18   1250   1250  13025565  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_4  macrocell16   5312   6562  13031595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031595p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  13025565  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_4  macrocell17   5312   6562  13031595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031595p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  13025565  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_5  macrocell18   5312   6562  13031595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Sensors_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13031883p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6274
-------------------------------------   ---- 
End-of-path arrival time (ps)           6274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031883  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/main_0   macrocell19   4334   6274  13031883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell19         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13031883p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6274
-------------------------------------   ---- 
End-of-path arrival time (ps)           6274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031883  RISE       1
MODIN1_0/main_1                                macrocell22   4334   6274  13031883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Sensors_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13031891p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031891  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/main_1   macrocell19   4326   6266  13031891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell19         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13031891p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031891  RISE       1
MODIN1_0/main_2                                macrocell22   4326   6266  13031891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031937p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  13030751  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_2  macrocell16   4970   6220  13031937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031937p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030751  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_2   macrocell17   4970   6220  13031937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031937p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030751  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_3   macrocell18   4970   6220  13031937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032020p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q               macrocell17   1250   1250  13025076  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/main_2  macrocell20   4887   6137  13032020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell20         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13032426p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031883  RISE       1
MODIN1_1/main_1                                macrocell21   3791   5731  13032426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13032427p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031891  RISE       1
MODIN1_1/main_2                                macrocell21   3790   5730  13032427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032492p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q               macrocell18   1250   1250  13025565  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/main_3  macrocell20   4415   5665  13032492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell20         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032575p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  13025076  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_4  macrocell15   4332   5582  13032575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032575p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q        macrocell17   1250   1250  13025076  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_4  macrocell23   4332   5582  13032575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_load_fifo\/q
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032787p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_load_fifo\/q            macrocell16     1250   1250  13029219  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4499   5749  13032787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032848p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032848  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_7       macrocell16   3368   5308  13032848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Sensors_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032848p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032848  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_7         macrocell17   3368   5308  13032848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Sensors_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032848p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032848  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_9         macrocell18   3368   5308  13032848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032859p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032859  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_6       macrocell16   3358   5298  13032859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Sensors_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032859p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032859  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_6         macrocell17   3358   5298  13032859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Sensors_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032859p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032859  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_8         macrocell18   3358   5298  13032859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032916p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q         macrocell14   1250   1250  13026479  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_0  macrocell16   3991   5241  13032916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032916p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q       macrocell14   1250   1250  13026479  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_0  macrocell17   3991   5241  13032916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032916p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q       macrocell14   1250   1250  13026479  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_1  macrocell18   3991   5241  13032916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032920p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q         macrocell15   1250   1250  13026321  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_1  macrocell16   3987   5237  13032920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032920p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  13026321  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_1  macrocell17   3987   5237  13032920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032920p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  13026321  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_2  macrocell18   3987   5237  13032920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033040p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033040  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_5       macrocell16   3177   5117  13033040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Sensors_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033040p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033040  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_5         macrocell17   3177   5117  13033040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Sensors_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033040p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033040  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_7         macrocell18   3177   5117  13033040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033064p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5093
-------------------------------------   ---- 
End-of-path arrival time (ps)           5093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  13025565  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_5  macrocell15   3843   5093  13033064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033064p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5093
-------------------------------------   ---- 
End-of-path arrival time (ps)           5093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q        macrocell18   1250   1250  13025565  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_5  macrocell23   3843   5093  13033064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Sensors_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033323p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033323  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/main_2   macrocell19   2894   4834  13033323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell19         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033540p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030751  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_2   macrocell15   3367   4617  13033540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033540p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030751  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_2  macrocell23   3367   4617  13033540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Sensors_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033572p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032859  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_7         macrocell15   2645   4585  13033572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Sensors_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033579p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032848  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_8         macrocell15   2638   4578  13033579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033820p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q               macrocell15   1250   1250  13026321  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/main_1  macrocell20   3087   4337  13033820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell20         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033820p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  13026321  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_1  macrocell15   3087   4337  13033820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033820p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q        macrocell15   1250   1250  13026321  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_1  macrocell23   3087   4337  13033820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033823p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q               macrocell14   1250   1250  13026479  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/main_0  macrocell20   3083   4333  13033823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell20         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Sensors_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033904p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033040  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_6         macrocell15   2313   4253  13033904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q       macrocell14   1250   1250  13026479  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_0  macrocell15   2928   4178  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q        macrocell14   1250   1250  13026479  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_0  macrocell23   2928   4178  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_last\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034001p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_last\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_last\/q          macrocell24   1250   1250  13034001  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_6  macrocell18   2906   4156  13034001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034277p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q         macrocell17   1250   1250  13025076  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_3  macrocell16   2630   3880  13034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034277p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  13025076  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_3  macrocell17   2630   3880  13034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034277p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  13025076  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_4  macrocell18   2630   3880  13034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034381p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell22   1250   1250  13027374  RISE       1
MODIN1_0/main_3  macrocell22   2526   3776  13034381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034382p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell22   1250   1250  13027374  RISE       1
MODIN1_1/main_4  macrocell21   2525   3775  13034382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell21         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell21   1250   1250  13027653  RISE       1
MODIN1_1/main_3  macrocell21   2247   3497  13034660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_status_3\/q
Path End       : \Sensors_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Sensors_UART:BUART:sRX:RxSts\/clock
Path slack     : 13036971p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_status_3\/q       macrocell23    1250   1250  13036971  RISE       1
\Sensors_UART:BUART:sRX:RxSts\/status_3  statusicell1   2946   4196  13036971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxSts\/clock                       statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

