Warning (10268): Verilog HDL information at ula.v(22): always construct contains both blocking and non-blocking assignments File: C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ula.v Line: 22
Warning (10268): Verilog HDL information at regfile.v(22): always construct contains both blocking and non-blocking assignments File: C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/regfile.v Line: 22
