fdls:0.0425033642986
assertions:0.0382525155948
ros:0.0206039294136
sched:0.0196138299724
synthesis:0.0164790197867
rbag:0.016009900223
og:0.0115948471467
unsched:0.0115271281605
mbag:0.0113342304796
scheduler:0.011071604497
schedule:0.0104696804961
func:0.0104364050055
formal:0.00991196491365
op:0.00957286649314
rtl:0.00929596530826
verification:0.00898951112286
pvs:0.00886519155709
bag:0.0087903795949
scheduling:0.00816084813012
proj:0.00689514898885
exercise:0.00650227302959
specification:0.00624475564409
assertion:0.00610928731923
ready:0.00546756980998
fbase:0.00495872583484
card:0.00474842358782
assert:0.00467687587436
dss:0.00465552075555
dependency:0.00464728236094
dep:0.00433903266364
formal assertions:0.0458089759779
sched func:0.0310569328664
fdls algorithm:0.0295040862231
the fdls:0.0295040862231
op node:0.0170813130765
program assertions:0.0155860942093
level synthesis:0.0148128181056
specification model:0.0147305516693
unsched nodes:0.0139756197899
synthesis system:0.0121001566443
base assertions:0.0116463498249
the formal:0.0111689667834
assertions in:0.0111246756924
the scheduler:0.011124366925
the synthesis:0.0104465898969
new unsched:0.0100935031816
final sched:0.0100935031816
rtl design:0.0100303108423
the scheduling:0.00854728231625
ready set:0.00854065653826
assertions approach:0.00854065653826
init sched:0.00854065653826
e rbag:0.00854065653826
high level:0.00793809854241
scheduling stage:0.00779304710464
base specification:0.0077642332166
ros card:0.0077642332166
delete ros:0.0077642332166
the ready:0.00771459180843
scheduling task:0.00768550521875
the fdls algorithm:0.0220387784257
the formal assertions:0.0179575231617
of the fdls:0.0171412721089
high level synthesis:0.0165088969651
of formal assertions:0.0106112636864
new unsched nodes:0.0106112636864
final sched func:0.0106112636864
formal assertions approach:0.00897876158083
init sched func:0.00897876158083
the synthesis system:0.00823120919878
the ready set:0.00816251052803
base specification model:0.00816251052803
n e rbag:0.00816251052803
the scheduling stage:0.00816251052803
delete ros card:0.00816251052803
of the scheduler:0.00780923774682
the input specification:0.00680308738123
og op graph:0.00653000842242
the base assertions:0.00653000842242
level synthesis system:0.00612278279777
higher order logic:0.00612278279777
force directed list:0.00571375736962
an incorrect schedule:0.00571375736962
finite set op:0.00571375736962
directed list scheduling:0.00571375736962
base formal assertions:0.00571375736962
set op node:0.00571375736962
formal assertions in:0.00571375736962
program assertions in:0.00571375736962
the scheduler implementation:0.00571375736962
