Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Apr 25 18:30:27 2019
| Host         : max-linux-PC running 64-bit Linux Mint 19.1 Tessa
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: U1/clk_track_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.592        0.000                      0                   33        0.248        0.000                      0                   33        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.592        0.000                      0                   33        0.248        0.000                      0                   33        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 U1/r_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        6.467ns  (logic 4.079ns (63.071%)  route 2.388ns (36.929%))
  Logic Levels:           17  (CARRY4=14 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 17.422 - 12.000 ) 
    Source Clock Delay      (SCD):    5.904ns = ( 9.904 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     9.904    U1/CLK
    SLICE_X2Y33          FDRE                                         r  U1/r_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.524    10.428 r  U1/r_reg_reg[2]/Q
                         net (fo=2, routed)           0.462    10.890    U1/r_reg_reg[2]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.564 r  U1/r_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000    11.564    U1/r_nxt_carry_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.678 r  U1/r_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.678    U1/r_nxt_carry__0_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.792 r  U1/r_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.792    U1/r_nxt_carry__1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.906 r  U1/r_nxt_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.906    U1/r_nxt_carry__2_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.020 r  U1/r_nxt_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.020    U1/r_nxt_carry__3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.333 r  U1/r_nxt_carry__4/O[3]
                         net (fo=1, routed)           0.807    13.140    U1/r_nxt[24]
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.306    13.446 r  U1/clk_track_i_8/O
                         net (fo=1, routed)           0.417    13.863    U1/clk_track_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.124    13.987 f  U1/clk_track_i_4/O
                         net (fo=34, routed)          0.702    14.689    U1/clk_track_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.124    14.813 r  U1/r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    14.813    U1/r_reg[0]_i_5_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.346 r  U1/r_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.346    U1/r_reg_reg[0]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.463 r  U1/r_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.463    U1/r_reg_reg[4]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.580 r  U1/r_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.580    U1/r_reg_reg[8]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.697 r  U1/r_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.697    U1/r_reg_reg[12]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  U1/r_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.814    U1/r_reg_reg[16]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.931 r  U1/r_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.931    U1/r_reg_reg[20]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.048 r  U1/r_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.048    U1/r_reg_reg[24]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.371 r  U1/r_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.371    U1/r_reg_reg[28]_i_1_n_6
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    H16                                               0.000    12.000 f  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.380 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.764 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.657    17.422    U1/CLK
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.463    17.885    
                         clock uncertainty           -0.035    17.849    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.114    17.963    U1/r_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         17.963    
                         arrival time                         -16.371    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 U1/r_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        6.459ns  (logic 4.071ns (63.026%)  route 2.388ns (36.974%))
  Logic Levels:           17  (CARRY4=14 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 17.422 - 12.000 ) 
    Source Clock Delay      (SCD):    5.904ns = ( 9.904 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     9.904    U1/CLK
    SLICE_X2Y33          FDRE                                         r  U1/r_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.524    10.428 r  U1/r_reg_reg[2]/Q
                         net (fo=2, routed)           0.462    10.890    U1/r_reg_reg[2]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.564 r  U1/r_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000    11.564    U1/r_nxt_carry_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.678 r  U1/r_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.678    U1/r_nxt_carry__0_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.792 r  U1/r_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.792    U1/r_nxt_carry__1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.906 r  U1/r_nxt_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.906    U1/r_nxt_carry__2_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.020 r  U1/r_nxt_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.020    U1/r_nxt_carry__3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.333 r  U1/r_nxt_carry__4/O[3]
                         net (fo=1, routed)           0.807    13.140    U1/r_nxt[24]
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.306    13.446 r  U1/clk_track_i_8/O
                         net (fo=1, routed)           0.417    13.863    U1/clk_track_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.124    13.987 f  U1/clk_track_i_4/O
                         net (fo=34, routed)          0.702    14.689    U1/clk_track_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.124    14.813 r  U1/r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    14.813    U1/r_reg[0]_i_5_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.346 r  U1/r_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.346    U1/r_reg_reg[0]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.463 r  U1/r_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.463    U1/r_reg_reg[4]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.580 r  U1/r_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.580    U1/r_reg_reg[8]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.697 r  U1/r_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.697    U1/r_reg_reg[12]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  U1/r_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.814    U1/r_reg_reg[16]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.931 r  U1/r_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.931    U1/r_reg_reg[20]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.048 r  U1/r_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.048    U1/r_reg_reg[24]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.363 r  U1/r_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.363    U1/r_reg_reg[28]_i_1_n_4
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    H16                                               0.000    12.000 f  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.380 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.764 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.657    17.422    U1/CLK
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.463    17.885    
                         clock uncertainty           -0.035    17.849    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.114    17.963    U1/r_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         17.963    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 U1/r_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        6.383ns  (logic 3.995ns (62.585%)  route 2.388ns (37.415%))
  Logic Levels:           17  (CARRY4=14 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 17.422 - 12.000 ) 
    Source Clock Delay      (SCD):    5.904ns = ( 9.904 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     9.904    U1/CLK
    SLICE_X2Y33          FDRE                                         r  U1/r_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.524    10.428 r  U1/r_reg_reg[2]/Q
                         net (fo=2, routed)           0.462    10.890    U1/r_reg_reg[2]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.564 r  U1/r_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000    11.564    U1/r_nxt_carry_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.678 r  U1/r_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.678    U1/r_nxt_carry__0_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.792 r  U1/r_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.792    U1/r_nxt_carry__1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.906 r  U1/r_nxt_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.906    U1/r_nxt_carry__2_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.020 r  U1/r_nxt_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.020    U1/r_nxt_carry__3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.333 r  U1/r_nxt_carry__4/O[3]
                         net (fo=1, routed)           0.807    13.140    U1/r_nxt[24]
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.306    13.446 r  U1/clk_track_i_8/O
                         net (fo=1, routed)           0.417    13.863    U1/clk_track_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.124    13.987 f  U1/clk_track_i_4/O
                         net (fo=34, routed)          0.702    14.689    U1/clk_track_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.124    14.813 r  U1/r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    14.813    U1/r_reg[0]_i_5_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.346 r  U1/r_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.346    U1/r_reg_reg[0]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.463 r  U1/r_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.463    U1/r_reg_reg[4]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.580 r  U1/r_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.580    U1/r_reg_reg[8]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.697 r  U1/r_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.697    U1/r_reg_reg[12]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  U1/r_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.814    U1/r_reg_reg[16]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.931 r  U1/r_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.931    U1/r_reg_reg[20]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.048 r  U1/r_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.048    U1/r_reg_reg[24]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.287 r  U1/r_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.287    U1/r_reg_reg[28]_i_1_n_5
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    H16                                               0.000    12.000 f  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.380 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.764 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.657    17.422    U1/CLK
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.463    17.885    
                         clock uncertainty           -0.035    17.849    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.114    17.963    U1/r_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         17.963    
                         arrival time                         -16.287    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 U1/r_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        6.363ns  (logic 3.975ns (62.468%)  route 2.388ns (37.532%))
  Logic Levels:           17  (CARRY4=14 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 17.422 - 12.000 ) 
    Source Clock Delay      (SCD):    5.904ns = ( 9.904 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     9.904    U1/CLK
    SLICE_X2Y33          FDRE                                         r  U1/r_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.524    10.428 r  U1/r_reg_reg[2]/Q
                         net (fo=2, routed)           0.462    10.890    U1/r_reg_reg[2]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.564 r  U1/r_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000    11.564    U1/r_nxt_carry_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.678 r  U1/r_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.678    U1/r_nxt_carry__0_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.792 r  U1/r_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.792    U1/r_nxt_carry__1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.906 r  U1/r_nxt_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.906    U1/r_nxt_carry__2_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.020 r  U1/r_nxt_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.020    U1/r_nxt_carry__3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.333 r  U1/r_nxt_carry__4/O[3]
                         net (fo=1, routed)           0.807    13.140    U1/r_nxt[24]
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.306    13.446 r  U1/clk_track_i_8/O
                         net (fo=1, routed)           0.417    13.863    U1/clk_track_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.124    13.987 f  U1/clk_track_i_4/O
                         net (fo=34, routed)          0.702    14.689    U1/clk_track_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.124    14.813 r  U1/r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    14.813    U1/r_reg[0]_i_5_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.346 r  U1/r_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.346    U1/r_reg_reg[0]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.463 r  U1/r_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.463    U1/r_reg_reg[4]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.580 r  U1/r_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.580    U1/r_reg_reg[8]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.697 r  U1/r_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.697    U1/r_reg_reg[12]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  U1/r_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.814    U1/r_reg_reg[16]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.931 r  U1/r_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.931    U1/r_reg_reg[20]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.048 r  U1/r_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.048    U1/r_reg_reg[24]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.267 r  U1/r_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.267    U1/r_reg_reg[28]_i_1_n_7
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    H16                                               0.000    12.000 f  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.380 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.764 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.657    17.422    U1/CLK
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.463    17.885    
                         clock uncertainty           -0.035    17.849    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.114    17.963    U1/r_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         17.963    
                         arrival time                         -16.267    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 U1/r_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        6.350ns  (logic 3.962ns (62.391%)  route 2.388ns (37.609%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 17.422 - 12.000 ) 
    Source Clock Delay      (SCD):    5.904ns = ( 9.904 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     9.904    U1/CLK
    SLICE_X2Y33          FDRE                                         r  U1/r_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.524    10.428 r  U1/r_reg_reg[2]/Q
                         net (fo=2, routed)           0.462    10.890    U1/r_reg_reg[2]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.564 r  U1/r_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000    11.564    U1/r_nxt_carry_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.678 r  U1/r_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.678    U1/r_nxt_carry__0_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.792 r  U1/r_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.792    U1/r_nxt_carry__1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.906 r  U1/r_nxt_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.906    U1/r_nxt_carry__2_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.020 r  U1/r_nxt_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.020    U1/r_nxt_carry__3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.333 r  U1/r_nxt_carry__4/O[3]
                         net (fo=1, routed)           0.807    13.140    U1/r_nxt[24]
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.306    13.446 r  U1/clk_track_i_8/O
                         net (fo=1, routed)           0.417    13.863    U1/clk_track_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.124    13.987 f  U1/clk_track_i_4/O
                         net (fo=34, routed)          0.702    14.689    U1/clk_track_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.124    14.813 r  U1/r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    14.813    U1/r_reg[0]_i_5_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.346 r  U1/r_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.346    U1/r_reg_reg[0]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.463 r  U1/r_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.463    U1/r_reg_reg[4]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.580 r  U1/r_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.580    U1/r_reg_reg[8]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.697 r  U1/r_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.697    U1/r_reg_reg[12]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  U1/r_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.814    U1/r_reg_reg[16]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.931 r  U1/r_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.931    U1/r_reg_reg[20]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.254 r  U1/r_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.254    U1/r_reg_reg[24]_i_1_n_6
    SLICE_X2Y39          FDRE                                         r  U1/r_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    H16                                               0.000    12.000 f  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.380 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.764 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.657    17.422    U1/CLK
    SLICE_X2Y39          FDRE                                         r  U1/r_reg_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.463    17.885    
                         clock uncertainty           -0.035    17.849    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.114    17.963    U1/r_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         17.963    
                         arrival time                         -16.254    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 U1/r_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        6.342ns  (logic 3.954ns (62.344%)  route 2.388ns (37.656%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 17.422 - 12.000 ) 
    Source Clock Delay      (SCD):    5.904ns = ( 9.904 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     9.904    U1/CLK
    SLICE_X2Y33          FDRE                                         r  U1/r_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.524    10.428 r  U1/r_reg_reg[2]/Q
                         net (fo=2, routed)           0.462    10.890    U1/r_reg_reg[2]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.564 r  U1/r_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000    11.564    U1/r_nxt_carry_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.678 r  U1/r_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.678    U1/r_nxt_carry__0_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.792 r  U1/r_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.792    U1/r_nxt_carry__1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.906 r  U1/r_nxt_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.906    U1/r_nxt_carry__2_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.020 r  U1/r_nxt_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.020    U1/r_nxt_carry__3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.333 r  U1/r_nxt_carry__4/O[3]
                         net (fo=1, routed)           0.807    13.140    U1/r_nxt[24]
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.306    13.446 r  U1/clk_track_i_8/O
                         net (fo=1, routed)           0.417    13.863    U1/clk_track_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.124    13.987 f  U1/clk_track_i_4/O
                         net (fo=34, routed)          0.702    14.689    U1/clk_track_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.124    14.813 r  U1/r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    14.813    U1/r_reg[0]_i_5_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.346 r  U1/r_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.346    U1/r_reg_reg[0]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.463 r  U1/r_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.463    U1/r_reg_reg[4]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.580 r  U1/r_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.580    U1/r_reg_reg[8]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.697 r  U1/r_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.697    U1/r_reg_reg[12]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  U1/r_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.814    U1/r_reg_reg[16]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.931 r  U1/r_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.931    U1/r_reg_reg[20]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.246 r  U1/r_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.246    U1/r_reg_reg[24]_i_1_n_4
    SLICE_X2Y39          FDRE                                         r  U1/r_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    H16                                               0.000    12.000 f  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.380 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.764 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.657    17.422    U1/CLK
    SLICE_X2Y39          FDRE                                         r  U1/r_reg_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.463    17.885    
                         clock uncertainty           -0.035    17.849    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.114    17.963    U1/r_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         17.963    
                         arrival time                         -16.246    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 U1/r_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        6.266ns  (logic 3.878ns (61.887%)  route 2.388ns (38.113%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 17.422 - 12.000 ) 
    Source Clock Delay      (SCD):    5.904ns = ( 9.904 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     9.904    U1/CLK
    SLICE_X2Y33          FDRE                                         r  U1/r_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.524    10.428 r  U1/r_reg_reg[2]/Q
                         net (fo=2, routed)           0.462    10.890    U1/r_reg_reg[2]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.564 r  U1/r_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000    11.564    U1/r_nxt_carry_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.678 r  U1/r_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.678    U1/r_nxt_carry__0_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.792 r  U1/r_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.792    U1/r_nxt_carry__1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.906 r  U1/r_nxt_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.906    U1/r_nxt_carry__2_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.020 r  U1/r_nxt_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.020    U1/r_nxt_carry__3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.333 r  U1/r_nxt_carry__4/O[3]
                         net (fo=1, routed)           0.807    13.140    U1/r_nxt[24]
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.306    13.446 r  U1/clk_track_i_8/O
                         net (fo=1, routed)           0.417    13.863    U1/clk_track_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.124    13.987 f  U1/clk_track_i_4/O
                         net (fo=34, routed)          0.702    14.689    U1/clk_track_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.124    14.813 r  U1/r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    14.813    U1/r_reg[0]_i_5_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.346 r  U1/r_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.346    U1/r_reg_reg[0]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.463 r  U1/r_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.463    U1/r_reg_reg[4]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.580 r  U1/r_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.580    U1/r_reg_reg[8]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.697 r  U1/r_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.697    U1/r_reg_reg[12]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  U1/r_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.814    U1/r_reg_reg[16]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.931 r  U1/r_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.931    U1/r_reg_reg[20]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.170 r  U1/r_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.170    U1/r_reg_reg[24]_i_1_n_5
    SLICE_X2Y39          FDRE                                         r  U1/r_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    H16                                               0.000    12.000 f  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.380 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.764 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.657    17.422    U1/CLK
    SLICE_X2Y39          FDRE                                         r  U1/r_reg_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.463    17.885    
                         clock uncertainty           -0.035    17.849    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.114    17.963    U1/r_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         17.963    
                         arrival time                         -16.170    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 U1/r_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        6.246ns  (logic 3.858ns (61.765%)  route 2.388ns (38.235%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 17.422 - 12.000 ) 
    Source Clock Delay      (SCD):    5.904ns = ( 9.904 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     9.904    U1/CLK
    SLICE_X2Y33          FDRE                                         r  U1/r_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.524    10.428 r  U1/r_reg_reg[2]/Q
                         net (fo=2, routed)           0.462    10.890    U1/r_reg_reg[2]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.564 r  U1/r_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000    11.564    U1/r_nxt_carry_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.678 r  U1/r_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.678    U1/r_nxt_carry__0_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.792 r  U1/r_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.792    U1/r_nxt_carry__1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.906 r  U1/r_nxt_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.906    U1/r_nxt_carry__2_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.020 r  U1/r_nxt_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.020    U1/r_nxt_carry__3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.333 r  U1/r_nxt_carry__4/O[3]
                         net (fo=1, routed)           0.807    13.140    U1/r_nxt[24]
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.306    13.446 r  U1/clk_track_i_8/O
                         net (fo=1, routed)           0.417    13.863    U1/clk_track_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.124    13.987 f  U1/clk_track_i_4/O
                         net (fo=34, routed)          0.702    14.689    U1/clk_track_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.124    14.813 r  U1/r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    14.813    U1/r_reg[0]_i_5_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.346 r  U1/r_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.346    U1/r_reg_reg[0]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.463 r  U1/r_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.463    U1/r_reg_reg[4]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.580 r  U1/r_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.580    U1/r_reg_reg[8]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.697 r  U1/r_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.697    U1/r_reg_reg[12]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  U1/r_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.814    U1/r_reg_reg[16]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.931 r  U1/r_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.931    U1/r_reg_reg[20]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.150 r  U1/r_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.150    U1/r_reg_reg[24]_i_1_n_7
    SLICE_X2Y39          FDRE                                         r  U1/r_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    H16                                               0.000    12.000 f  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.380 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.764 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.657    17.422    U1/CLK
    SLICE_X2Y39          FDRE                                         r  U1/r_reg_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.463    17.885    
                         clock uncertainty           -0.035    17.849    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.114    17.963    U1/r_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         17.963    
                         arrival time                         -16.150    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 U1/r_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        6.233ns  (logic 3.845ns (61.685%)  route 2.388ns (38.315%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 17.421 - 12.000 ) 
    Source Clock Delay      (SCD):    5.904ns = ( 9.904 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     9.904    U1/CLK
    SLICE_X2Y33          FDRE                                         r  U1/r_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.524    10.428 r  U1/r_reg_reg[2]/Q
                         net (fo=2, routed)           0.462    10.890    U1/r_reg_reg[2]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.564 r  U1/r_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000    11.564    U1/r_nxt_carry_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.678 r  U1/r_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.678    U1/r_nxt_carry__0_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.792 r  U1/r_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.792    U1/r_nxt_carry__1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.906 r  U1/r_nxt_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.906    U1/r_nxt_carry__2_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.020 r  U1/r_nxt_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.020    U1/r_nxt_carry__3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.333 r  U1/r_nxt_carry__4/O[3]
                         net (fo=1, routed)           0.807    13.140    U1/r_nxt[24]
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.306    13.446 r  U1/clk_track_i_8/O
                         net (fo=1, routed)           0.417    13.863    U1/clk_track_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.124    13.987 f  U1/clk_track_i_4/O
                         net (fo=34, routed)          0.702    14.689    U1/clk_track_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.124    14.813 r  U1/r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    14.813    U1/r_reg[0]_i_5_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.346 r  U1/r_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.346    U1/r_reg_reg[0]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.463 r  U1/r_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.463    U1/r_reg_reg[4]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.580 r  U1/r_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.580    U1/r_reg_reg[8]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.697 r  U1/r_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.697    U1/r_reg_reg[12]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  U1/r_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.814    U1/r_reg_reg[16]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.137 r  U1/r_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.137    U1/r_reg_reg[20]_i_1_n_6
    SLICE_X2Y38          FDRE                                         r  U1/r_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    H16                                               0.000    12.000 f  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.380 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.764 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.656    17.421    U1/CLK
    SLICE_X2Y38          FDRE                                         r  U1/r_reg_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.463    17.884    
                         clock uncertainty           -0.035    17.848    
    SLICE_X2Y38          FDRE (Setup_fdre_C_D)        0.114    17.962    U1/r_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         17.962    
                         arrival time                         -16.137    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 U1/r_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        6.225ns  (logic 3.837ns (61.636%)  route 2.388ns (38.364%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 17.421 - 12.000 ) 
    Source Clock Delay      (SCD):    5.904ns = ( 9.904 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     9.904    U1/CLK
    SLICE_X2Y33          FDRE                                         r  U1/r_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.524    10.428 r  U1/r_reg_reg[2]/Q
                         net (fo=2, routed)           0.462    10.890    U1/r_reg_reg[2]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.564 r  U1/r_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000    11.564    U1/r_nxt_carry_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.678 r  U1/r_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.678    U1/r_nxt_carry__0_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.792 r  U1/r_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.792    U1/r_nxt_carry__1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.906 r  U1/r_nxt_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.906    U1/r_nxt_carry__2_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.020 r  U1/r_nxt_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.020    U1/r_nxt_carry__3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.333 r  U1/r_nxt_carry__4/O[3]
                         net (fo=1, routed)           0.807    13.140    U1/r_nxt[24]
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.306    13.446 r  U1/clk_track_i_8/O
                         net (fo=1, routed)           0.417    13.863    U1/clk_track_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.124    13.987 f  U1/clk_track_i_4/O
                         net (fo=34, routed)          0.702    14.689    U1/clk_track_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.124    14.813 r  U1/r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    14.813    U1/r_reg[0]_i_5_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.346 r  U1/r_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.346    U1/r_reg_reg[0]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.463 r  U1/r_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.463    U1/r_reg_reg[4]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.580 r  U1/r_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.580    U1/r_reg_reg[8]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.697 r  U1/r_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.697    U1/r_reg_reg[12]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  U1/r_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.814    U1/r_reg_reg[16]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.129 r  U1/r_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.129    U1/r_reg_reg[20]_i_1_n_4
    SLICE_X2Y38          FDRE                                         r  U1/r_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    H16                                               0.000    12.000 f  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.380 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.764 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.656    17.421    U1/CLK
    SLICE_X2Y38          FDRE                                         r  U1/r_reg_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.463    17.884    
                         clock uncertainty           -0.035    17.848    
    SLICE_X2Y38          FDRE (Setup_fdre_C_D)        0.114    17.962    U1/r_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         17.962    
                         arrival time                         -16.129    
  -------------------------------------------------------------------
                         slack                                  1.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U1/clk_track_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/clk_track_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.385ns  (logic 0.210ns (54.503%)  route 0.175ns (45.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 6.233 - 4.000 ) 
    Source Clock Delay      (SCD):    1.708ns = ( 5.708 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.622     5.708    U1/CLK
    SLICE_X0Y37          FDRE                                         r  U1/clk_track_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.167     5.875 r  U1/clk_track_reg/Q
                         net (fo=12, routed)          0.175     6.050    U1/clock
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.043     6.093 r  U1/clk_track_i_1/O
                         net (fo=1, routed)           0.000     6.093    U1/clk_track_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  U1/clk_track_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.891     6.233    U1/CLK
    SLICE_X0Y37          FDRE                                         r  U1/clk_track_reg/C  (IS_INVERTED)
                         clock pessimism             -0.525     5.708    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.137     5.845    U1/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -5.845    
                         arrival time                           6.093    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U1/r_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.276ns (64.905%)  route 0.149ns (35.095%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 6.232 - 4.000 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 5.707 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.621     5.707    U1/CLK
    SLICE_X2Y35          FDRE                                         r  U1/r_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.167     5.874 r  U1/r_reg_reg[11]/Q
                         net (fo=2, routed)           0.149     6.023    U1/r_reg_reg[11]
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.045     6.068 r  U1/r_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     6.068    U1/r_reg[8]_i_2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     6.132 r  U1/r_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.132    U1/r_reg_reg[8]_i_1_n_4
    SLICE_X2Y35          FDRE                                         r  U1/r_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.890     6.232    U1/CLK
    SLICE_X2Y35          FDRE                                         r  U1/r_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.525     5.707    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.138     5.845    U1/r_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.845    
                         arrival time                           6.132    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U1/r_reg_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.276ns (64.905%)  route 0.149ns (35.095%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 6.232 - 4.000 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 5.707 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.621     5.707    U1/CLK
    SLICE_X2Y36          FDRE                                         r  U1/r_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.167     5.874 r  U1/r_reg_reg[15]/Q
                         net (fo=2, routed)           0.149     6.023    U1/r_reg_reg[15]
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.045     6.068 r  U1/r_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     6.068    U1/r_reg[12]_i_2_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     6.132 r  U1/r_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.132    U1/r_reg_reg[12]_i_1_n_4
    SLICE_X2Y36          FDRE                                         r  U1/r_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.890     6.232    U1/CLK
    SLICE_X2Y36          FDRE                                         r  U1/r_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.525     5.707    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.138     5.845    U1/r_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.845    
                         arrival time                           6.132    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U1/r_reg_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.276ns (64.905%)  route 0.149ns (35.095%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 6.233 - 4.000 ) 
    Source Clock Delay      (SCD):    1.708ns = ( 5.708 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.622     5.708    U1/CLK
    SLICE_X2Y37          FDRE                                         r  U1/r_reg_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.167     5.875 r  U1/r_reg_reg[19]/Q
                         net (fo=2, routed)           0.149     6.024    U1/r_reg_reg[19]
    SLICE_X2Y37          LUT5 (Prop_lut5_I0_O)        0.045     6.069 r  U1/r_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     6.069    U1/r_reg[16]_i_2_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     6.133 r  U1/r_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.133    U1/r_reg_reg[16]_i_1_n_4
    SLICE_X2Y37          FDRE                                         r  U1/r_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.891     6.233    U1/CLK
    SLICE_X2Y37          FDRE                                         r  U1/r_reg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.525     5.708    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.138     5.846    U1/r_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.846    
                         arrival time                           6.133    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U1/r_reg_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.276ns (64.905%)  route 0.149ns (35.095%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 6.236 - 4.000 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 5.710 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     5.710    U1/CLK
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.167     5.877 r  U1/r_reg_reg[31]/Q
                         net (fo=2, routed)           0.149     6.026    U1/r_reg_reg[31]
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.045     6.071 r  U1/r_reg[28]_i_2/O
                         net (fo=1, routed)           0.000     6.071    U1/r_reg[28]_i_2_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     6.135 r  U1/r_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.135    U1/r_reg_reg[28]_i_1_n_4
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.894     6.236    U1/CLK
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.526     5.710    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.138     5.848    U1/r_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.848    
                         arrival time                           6.135    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U1/r_reg_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.276ns (64.905%)  route 0.149ns (35.095%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 6.235 - 4.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 5.709 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.623     5.709    U1/CLK
    SLICE_X2Y38          FDRE                                         r  U1/r_reg_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.167     5.876 r  U1/r_reg_reg[23]/Q
                         net (fo=2, routed)           0.149     6.025    U1/r_reg_reg[23]
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.045     6.070 r  U1/r_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     6.070    U1/r_reg[20]_i_2_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     6.134 r  U1/r_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.134    U1/r_reg_reg[20]_i_1_n_4
    SLICE_X2Y38          FDRE                                         r  U1/r_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.893     6.235    U1/CLK
    SLICE_X2Y38          FDRE                                         r  U1/r_reg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.526     5.709    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.138     5.847    U1/r_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.847    
                         arrival time                           6.134    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U1/r_reg_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.276ns (64.905%)  route 0.149ns (35.095%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 6.235 - 4.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 5.709 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.623     5.709    U1/CLK
    SLICE_X2Y39          FDRE                                         r  U1/r_reg_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.167     5.876 r  U1/r_reg_reg[27]/Q
                         net (fo=2, routed)           0.149     6.025    U1/r_reg_reg[27]
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.045     6.070 r  U1/r_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     6.070    U1/r_reg[24]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     6.134 r  U1/r_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.134    U1/r_reg_reg[24]_i_1_n_4
    SLICE_X2Y39          FDRE                                         r  U1/r_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.893     6.235    U1/CLK
    SLICE_X2Y39          FDRE                                         r  U1/r_reg_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.526     5.709    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.138     5.847    U1/r_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.847    
                         arrival time                           6.134    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U1/r_reg_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.457ns  (logic 0.282ns (61.675%)  route 0.175ns (38.325%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 6.233 - 4.000 ) 
    Source Clock Delay      (SCD):    1.708ns = ( 5.708 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.622     5.708    U1/CLK
    SLICE_X2Y37          FDRE                                         r  U1/r_reg_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.167     5.875 r  U1/r_reg_reg[16]/Q
                         net (fo=2, routed)           0.175     6.050    U1/r_reg_reg[16]
    SLICE_X2Y37          LUT5 (Prop_lut5_I0_O)        0.045     6.095 r  U1/r_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     6.095    U1/r_reg[16]_i_5_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.165 r  U1/r_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.165    U1/r_reg_reg[16]_i_1_n_7
    SLICE_X2Y37          FDRE                                         r  U1/r_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.891     6.233    U1/CLK
    SLICE_X2Y37          FDRE                                         r  U1/r_reg_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.525     5.708    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.138     5.846    U1/r_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.846    
                         arrival time                           6.165    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U1/r_reg_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.457ns  (logic 0.282ns (61.675%)  route 0.175ns (38.325%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 6.236 - 4.000 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 5.710 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     5.710    U1/CLK
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.167     5.877 r  U1/r_reg_reg[28]/Q
                         net (fo=2, routed)           0.175     6.052    U1/r_reg_reg[28]
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.045     6.097 r  U1/r_reg[28]_i_5/O
                         net (fo=1, routed)           0.000     6.097    U1/r_reg[28]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.167 r  U1/r_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.167    U1/r_reg_reg[28]_i_1_n_7
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.894     6.236    U1/CLK
    SLICE_X2Y40          FDRE                                         r  U1/r_reg_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.526     5.710    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.138     5.848    U1/r_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.848    
                         arrival time                           6.167    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U1/r_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/r_reg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.457ns  (logic 0.282ns (61.675%)  route 0.175ns (38.325%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 6.231 - 4.000 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 5.707 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.621     5.707    U1/CLK
    SLICE_X2Y34          FDRE                                         r  U1/r_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.167     5.874 r  U1/r_reg_reg[4]/Q
                         net (fo=2, routed)           0.175     6.049    U1/r_reg_reg[4]
    SLICE_X2Y34          LUT5 (Prop_lut5_I0_O)        0.045     6.094 r  U1/r_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.094    U1/r_reg[4]_i_5_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.164 r  U1/r_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.164    U1/r_reg_reg[4]_i_1_n_7
    SLICE_X2Y34          FDRE                                         r  U1/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.889     6.231    U1/CLK
    SLICE_X2Y34          FDRE                                         r  U1/r_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.524     5.707    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.138     5.845    U1/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.845    
                         arrival time                           6.164    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y37     U1/clk_track_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y33     U1/r_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y35     U1/r_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y35     U1/r_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y36     U1/r_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y36     U1/r_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y36     U1/r_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y36     U1/r_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y37     U1/r_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y37     U1/clk_track_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y37     U1/clk_track_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y33     U1/r_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35     U1/r_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35     U1/r_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y36     U1/r_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y36     U1/r_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y36     U1/r_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y36     U1/r_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y37     U1/r_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y33     U1/r_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y33     U1/r_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y33     U1/r_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y33     U1/r_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35     U1/r_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35     U1/r_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y36     U1/r_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y36     U1/r_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y36     U1/r_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y36     U1/r_reg_reg[15]/C



