// Seed: 1848528233
module module_0 (
    input wire void id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor id_4,
    input wand id_5,
    output wand id_6
    , id_15,
    input wand id_7,
    input supply1 id_8,
    output wire id_9,
    input wor id_10,
    input uwire id_11,
    input wor id_12,
    output wire id_13
);
  assign id_9 = $signed(79);
  ;
  logic id_16 = id_0;
  wire  id_17;
  initial if (1) @(posedge id_15);
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output wor id_2,
    input supply0 id_3,
    input supply0 id_4
);
  assign id_1.id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_2,
      id_4,
      id_3,
      id_2,
      id_4,
      id_4,
      id_3,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule : SymbolIdentifier
