

Implementation tool: Xilinx Vivado v.2017.4
Project:             DMATDCZynq
Solution:            solution1
Device target:       xc7z030fbg676-2
Report date:         Fri Dec 29 07:59:31 +0100 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1316
FF:            1997
DSP:              0
BRAM:            19
SRL:             37
#=== Final timing ===
CP required:    8.000
CP achieved post-synthesis:    3.779
Timing met
