Analysis & Synthesis report for xzv
Mon Jun 02 09:46:13 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |CPU|controller:a3|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: controller:a3
 13. Port Connectivity Checks: "ALU:b2"
 14. Port Connectivity Checks: "muxA:b1"
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 02 09:46:13 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; xzv                                             ;
; Top-level Entity Name              ; CPU                                             ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 36                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; CPU                ; xzv                ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                      ;
+----------------------------------+-----------------+------------------------+-------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path        ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------+---------+
; RegC.v                           ; yes             ; User Verilog HDL File  ; D:/VLSI/New folder (2)/RegC.v       ;         ;
; RegB.v                           ; yes             ; User Verilog HDL File  ; D:/VLSI/New folder (2)/RegB.v       ;         ;
; RegA.v                           ; yes             ; User Verilog HDL File  ; D:/VLSI/New folder (2)/RegA.v       ;         ;
; PC.v                             ; yes             ; User Verilog HDL File  ; D:/VLSI/New folder (2)/PC.v         ;         ;
; MuxB.v                           ; yes             ; User Verilog HDL File  ; D:/VLSI/New folder (2)/MuxB.v       ;         ;
; Mux.v                            ; yes             ; User Verilog HDL File  ; D:/VLSI/New folder (2)/Mux.v        ;         ;
; InstReg.v                        ; yes             ; User Verilog HDL File  ; D:/VLSI/New folder (2)/InstReg.v    ;         ;
; InstMemory.v                     ; yes             ; User Verilog HDL File  ; D:/VLSI/New folder (2)/InstMemory.v ;         ;
; DataMemory.v                     ; yes             ; User Verilog HDL File  ; D:/VLSI/New folder (2)/DataMemory.v ;         ;
; CPU.v                            ; yes             ; User Verilog HDL File  ; D:/VLSI/New folder (2)/CPU.v        ;         ;
; Controller.v                     ; yes             ; User Verilog HDL File  ; D:/VLSI/New folder (2)/Controller.v ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; D:/VLSI/New folder (2)/ALU.v        ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 36               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; we_IM            ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 36               ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |CPU                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 36   ; 0            ; |CPU                ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |CPU|controller:a3|state                 ;
+---------------+-------------+---------------+------------+
; Name          ; state.reset ; state.execute ; state.load ;
+---------------+-------------+---------------+------------+
; state.reset   ; 0           ; 0             ; 0          ;
; state.load    ; 1           ; 0             ; 1          ;
; state.execute ; 1           ; 1             ; 0          ;
+---------------+-------------+---------------+------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; controller:a3|state.reset             ; Lost fanout        ;
; controller:a3|state.execute           ; Lost fanout        ;
; controller:a3|state~5                 ; Lost fanout        ;
; controller:a3|state.load              ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                               ;
+-----------------------------+--------------------+----------------------------------------+
; Register name               ; Reason for Removal ; Registers Removed due to This Register ;
+-----------------------------+--------------------+----------------------------------------+
; controller:a3|state.execute ; Lost Fanouts       ; controller:a3|state.load               ;
+-----------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:a3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; reset          ; 000   ; Unsigned Binary                   ;
; load           ; 010   ; Unsigned Binary                   ;
; execute        ; 100   ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:b2"                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; za   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "muxA:b1"           ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; in2[15..12] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun 02 09:46:12 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xzv -c xzv
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 2 entities, in source file regc.v
    Info (12023): Found entity 1: regC
    Info (12023): Found entity 2: tb_regC
Info (12021): Found 2 design units, including 2 entities, in source file regb.v
    Info (12023): Found entity 1: regB
    Info (12023): Found entity 2: tb_regB
Info (12021): Found 2 design units, including 2 entities, in source file rega.v
    Info (12023): Found entity 1: regA
    Info (12023): Found entity 2: tb_regA
Info (12021): Found 2 design units, including 2 entities, in source file pc.v
    Info (12023): Found entity 1: PC
    Info (12023): Found entity 2: tb_PC
Info (12021): Found 1 design units, including 1 entities, in source file muxb.v
    Info (12023): Found entity 1: muxB
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: muxA
Warning (10463): Verilog HDL Declaration warning at LogicUnit.v(6): "logic" is SystemVerilog-2005 keyword
Info (12021): Found 2 design units, including 2 entities, in source file logicunit.v
    Info (12023): Found entity 1: logic
    Info (12023): Found entity 2: tb_logic
Info (12021): Found 1 design units, including 1 entities, in source file instreg.v
    Info (12023): Found entity 1: insReg
Info (12021): Found 2 design units, including 2 entities, in source file instmemory.v
    Info (12023): Found entity 1: instmem
    Info (12023): Found entity 2: tb_instmem
Info (12021): Found 2 design units, including 2 entities, in source file encoder16-4.v
    Info (12023): Found entity 1: encode164
    Info (12023): Found entity 2: tb_encode
Info (12021): Found 2 design units, including 2 entities, in source file datamemory.v
    Info (12023): Found entity 1: datamem
    Info (12023): Found entity 2: tb_datamem
Warning (10229): Verilog HDL Expression warning at CPU.v(121): truncated literal to match 16 bits
Info (12021): Found 2 design units, including 2 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU
    Info (12023): Found entity 2: tb_CPU
Info (12021): Found 2 design units, including 2 entities, in source file counter.v
    Info (12023): Found entity 1: counter4b
    Info (12023): Found entity 2: tb_counter4b
Info (12021): Found 2 design units, including 2 entities, in source file controller.v
    Info (12023): Found entity 1: controller
    Info (12023): Found entity 2: tb_controller
Warning (12018): Entity "dff" will be ignored because it conflicts with Quartus II primitive name
Info (12021): Found 2 design units, including 2 entities, in source file basics.v
    Info (12023): Found entity 1: tb_dff
Info (12021): Found 2 design units, including 2 entities, in source file arithunit.v
    Info (12023): Found entity 1: arith
    Info (12023): Found entity 2: tb_arith
Info (12021): Found 2 design units, including 2 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
    Info (12023): Found entity 2: tb_ALU
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (10034): Output port "za" at CPU.v(10) has no driver
Warning (10034): Output port "zb" at CPU.v(11) has no driver
Warning (10034): Output port "eq" at CPU.v(12) has no driver
Warning (10034): Output port "gt" at CPU.v(13) has no driver
Warning (10034): Output port "lt" at CPU.v(14) has no driver
Info (12128): Elaborating entity "instmem" for hierarchy "instmem:a1"
Info (12128): Elaborating entity "insReg" for hierarchy "insReg:a2"
Warning (10036): Verilog HDL or VHDL warning at InstReg.v(13): object "temp" assigned a value but never read
Info (12128): Elaborating entity "controller" for hierarchy "controller:a3"
Info (12128): Elaborating entity "PC" for hierarchy "PC:a4"
Info (12128): Elaborating entity "muxB" for hierarchy "muxB:a5"
Info (12128): Elaborating entity "regA" for hierarchy "regA:a6"
Info (12128): Elaborating entity "regB" for hierarchy "regB:a7"
Info (12128): Elaborating entity "regC" for hierarchy "regC:a8"
Info (12128): Elaborating entity "datamem" for hierarchy "datamem:a9"
Info (12128): Elaborating entity "muxA" for hierarchy "muxA:b1"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:b2"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "za" is stuck at GND
    Warning (13410): Pin "zb" is stuck at GND
    Warning (13410): Pin "eq" is stuck at GND
    Warning (13410): Pin "gt" is stuck at GND
    Warning (13410): Pin "lt" is stuck at GND
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 31 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "we_IM"
    Warning (15610): No output dependent on input pin "codein[0]"
    Warning (15610): No output dependent on input pin "codein[1]"
    Warning (15610): No output dependent on input pin "codein[2]"
    Warning (15610): No output dependent on input pin "codein[3]"
    Warning (15610): No output dependent on input pin "codein[4]"
    Warning (15610): No output dependent on input pin "codein[5]"
    Warning (15610): No output dependent on input pin "codein[6]"
    Warning (15610): No output dependent on input pin "codein[7]"
    Warning (15610): No output dependent on input pin "codein[8]"
    Warning (15610): No output dependent on input pin "codein[9]"
    Warning (15610): No output dependent on input pin "codein[10]"
    Warning (15610): No output dependent on input pin "codein[11]"
    Warning (15610): No output dependent on input pin "codein[12]"
    Warning (15610): No output dependent on input pin "codein[13]"
    Warning (15610): No output dependent on input pin "codein[14]"
    Warning (15610): No output dependent on input pin "codein[15]"
    Warning (15610): No output dependent on input pin "immd[0]"
    Warning (15610): No output dependent on input pin "immd[1]"
    Warning (15610): No output dependent on input pin "immd[2]"
    Warning (15610): No output dependent on input pin "immd[3]"
    Warning (15610): No output dependent on input pin "immd[4]"
    Warning (15610): No output dependent on input pin "immd[5]"
    Warning (15610): No output dependent on input pin "immd[6]"
    Warning (15610): No output dependent on input pin "immd[7]"
    Warning (15610): No output dependent on input pin "immd[8]"
    Warning (15610): No output dependent on input pin "immd[9]"
    Warning (15610): No output dependent on input pin "immd[10]"
    Warning (15610): No output dependent on input pin "immd[11]"
    Warning (15610): No output dependent on input pin "en"
    Warning (15610): No output dependent on input pin "clk"
Info (21057): Implemented 36 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 5 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 4653 megabytes
    Info: Processing ended: Mon Jun 02 09:46:13 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


