[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BlackBoxMod/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 126
LIB: work
FILE: ${SURELOG_DIR}/tests/BlackBox/dut.sv
n<> u<125> t<Top_level_rule> c<1> l<5:1> el<34:10>
  n<> u<1> t<Null_rule> p<125> s<2> l<5:1> el<5:1>
  n<//`include "defines.svh"> u<2> t<LINE_COMMENT> p<125> s<3> l<1:1> el<1:25>
  n<//import defines::*;> u<3> t<LINE_COMMENT> p<125> s<124> l<3:1> el<3:21>
  n<> u<124> t<Source_text> p<125> c<24> l<5:1> el<34:10>
    n<> u<24> t<Description> p<124> c<23> s<80> l<5:1> el<9:10>
      n<> u<23> t<Module_declaration> p<24> c<8> l<5:1> el<9:10>
        n<> u<8> t<Module_nonansi_header> p<23> c<4> s<21> l<5:1> el<5:16>
          n<module> u<4> t<Module_keyword> p<8> s<5> l<5:1> el<5:7>
          n<core> u<5> t<STRING_CONST> p<8> s<6> l<5:8> el<5:12>
          n<> u<6> t<Package_import_declaration_list> p<8> s<7> l<5:13> el<5:13>
          n<> u<7> t<Port_list> p<8> l<5:13> el<5:15>
        n<> u<21> t<Module_item> p<23> c<20> s<22> l<7:1> el<7:21>
          n<> u<20> t<Non_port_module_item> p<21> c<19> l<7:1> el<7:21>
            n<> u<19> t<Module_or_generate_item> p<20> c<18> l<7:1> el<7:21>
              n<> u<18> t<Module_common_item> p<19> c<17> l<7:1> el<7:21>
                n<> u<17> t<Module_or_generate_item_declaration> p<18> c<16> l<7:1> el<7:21>
                  n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<7:1> el<7:21>
                    n<> u<15> t<Data_declaration> p<16> c<14> l<7:1> el<7:21>
                      n<> u<14> t<Variable_declaration> p<15> c<10> l<7:1> el<7:21>
                        n<> u<10> t<Data_type> p<14> c<9> s<13> l<7:1> el<7:4>
                          n<> u<9> t<IntegerAtomType_Int> p<10> l<7:1> el<7:4>
                        n<> u<13> t<Variable_decl_assignment_list> p<14> c<12> l<7:5> el<7:20>
                          n<> u<12> t<Variable_decl_assignment> p<13> c<11> l<7:5> el<7:20>
                            n<wb_writeback_en> u<11> t<STRING_CONST> p<12> l<7:5> el<7:20>
        n<> u<22> t<ENDMODULE> p<23> l<9:1> el<9:10>
    n<> u<80> t<Description> p<124> c<79> s<123> l<12:1> el<21:10>
      n<> u<79> t<Module_declaration> p<80> c<29> l<12:1> el<21:10>
        n<> u<29> t<Module_nonansi_header> p<79> c<25> s<37> l<12:1> el<12:16>
          n<module> u<25> t<Module_keyword> p<29> s<26> l<12:1> el<12:7>
          n<nyuzi> u<26> t<STRING_CONST> p<29> s<27> l<12:8> el<12:13>
          n<> u<27> t<Package_import_declaration_list> p<29> s<28> l<12:13> el<12:13>
          n<> u<28> t<Port_list> p<29> l<12:13> el<12:15>
        n<> u<37> t<Module_item> p<79> c<36> s<77> l<14:5> el<14:21>
          n<> u<36> t<Non_port_module_item> p<37> c<35> l<14:5> el<14:21>
            n<> u<35> t<Module_or_generate_item> p<36> c<34> l<14:5> el<14:21>
              n<> u<34> t<Module_common_item> p<35> c<33> l<14:5> el<14:21>
                n<> u<33> t<Module_or_generate_item_declaration> p<34> c<32> l<14:5> el<14:21>
                  n<> u<32> t<Genvar_declaration> p<33> c<31> l<14:5> el<14:21>
                    n<> u<31> t<Identifier_list> p<32> c<30> l<14:12> el<14:20>
                      n<core_idx> u<30> t<STRING_CONST> p<31> l<14:12> el<14:20>
        n<> u<77> t<Module_item> p<79> c<76> s<78> l<15:5> el<20:16>
          n<> u<76> t<Non_port_module_item> p<77> c<75> l<15:5> el<20:16>
            n<> u<75> t<Generate_region> p<76> c<73> l<15:5> el<20:16>
              n<> u<73> t<Generate_item> p<75> c<72> s<74> l<16:9> el<19:12>
                n<> u<72> t<Module_or_generate_item> p<73> c<71> l<16:9> el<19:12>
                  n<> u<71> t<Module_common_item> p<72> c<70> l<16:9> el<19:12>
                    n<> u<70> t<Loop_generate_construct> p<71> c<43> l<16:9> el<19:12>
                      n<> u<43> t<Genvar_initialization> p<70> c<38> s<53> l<16:14> el<16:26>
                        n<core_idx> u<38> t<STRING_CONST> p<43> s<42> l<16:14> el<16:22>
                        n<> u<42> t<Constant_expression> p<43> c<41> l<16:25> el<16:26>
                          n<> u<41> t<Constant_primary> p<42> c<40> l<16:25> el<16:26>
                            n<> u<40> t<Primary_literal> p<41> c<39> l<16:25> el<16:26>
                              n<0> u<39> t<INT_CONST> p<40> l<16:25> el<16:26>
                      n<> u<53> t<Constant_expression> p<70> c<47> s<56> l<16:28> el<16:40>
                        n<> u<47> t<Constant_expression> p<53> c<46> s<52> l<16:28> el<16:36>
                          n<> u<46> t<Constant_primary> p<47> c<45> l<16:28> el<16:36>
                            n<> u<45> t<Primary_literal> p<46> c<44> l<16:28> el<16:36>
                              n<core_idx> u<44> t<STRING_CONST> p<45> l<16:28> el<16:36>
                        n<> u<52> t<BinOp_Less> p<53> s<51> l<16:37> el<16:38>
                        n<> u<51> t<Constant_expression> p<53> c<50> l<16:39> el<16:40>
                          n<> u<50> t<Constant_primary> p<51> c<49> l<16:39> el<16:40>
                            n<> u<49> t<Primary_literal> p<50> c<48> l<16:39> el<16:40>
                              n<1> u<48> t<INT_CONST> p<49> l<16:39> el<16:40>
                      n<> u<56> t<Genvar_iteration> p<70> c<54> s<69> l<16:42> el<16:52>
                        n<core_idx> u<54> t<STRING_CONST> p<56> s<55> l<16:42> el<16:50>
                        n<> u<55> t<IncDec_PlusPlus> p<56> l<16:50> el<16:52>
                      n<> u<69> t<Generate_item> p<70> c<68> l<17:9> el<19:12>
                        n<> u<68> t<Generate_begin_end_block> p<69> c<57> l<17:9> el<19:12>
                          n<core_gen> u<57> t<STRING_CONST> p<68> s<66> l<17:17> el<17:25>
                          n<> u<66> t<Generate_item> p<68> c<65> s<67> l<18:13> el<18:26>
                            n<> u<65> t<Module_or_generate_item> p<66> c<64> l<18:13> el<18:26>
                              n<> u<64> t<Module_instantiation> p<65> c<58> l<18:13> el<18:26>
                                n<core> u<58> t<STRING_CONST> p<64> s<63> l<18:13> el<18:17>
                                n<> u<63> t<Hierarchical_instance> p<64> c<60> l<18:19> el<18:25>
                                  n<> u<60> t<Name_of_instance> p<63> c<59> s<62> l<18:19> el<18:23>
                                    n<core> u<59> t<STRING_CONST> p<60> l<18:19> el<18:23>
                                  n<> u<62> t<Port_connection_list> p<63> c<61> l<18:24> el<18:24>
                                    n<> u<61> t<Ordered_port_connection> p<62> l<18:24> el<18:24>
                          n<> u<67> t<END> p<68> l<19:9> el<19:12>
              n<> u<74> t<ENDGENERATE> p<75> l<20:5> el<20:16>
        n<> u<78> t<ENDMODULE> p<79> l<21:1> el<21:10>
    n<> u<123> t<Description> p<124> c<122> l<25:1> el<34:10>
      n<> u<122> t<Module_declaration> p<123> c<85> l<25:1> el<34:10>
        n<> u<85> t<Module_nonansi_header> p<122> c<81> s<95> l<25:1> el<25:14>
          n<module> u<81> t<Module_keyword> p<85> s<82> l<25:1> el<25:7>
          n<top> u<82> t<STRING_CONST> p<85> s<83> l<25:8> el<25:11>
          n<> u<83> t<Package_import_declaration_list> p<85> s<84> l<25:11> el<25:11>
          n<> u<84> t<Port_list> p<85> l<25:11> el<25:13>
        n<> u<95> t<Module_item> p<122> c<94> s<120> l<29:1> el<29:16>
          n<> u<94> t<Non_port_module_item> p<95> c<93> l<29:1> el<29:16>
            n<> u<93> t<Module_or_generate_item> p<94> c<92> l<29:1> el<29:16>
              n<> u<92> t<Module_instantiation> p<93> c<86> l<29:1> el<29:16>
                n<nyuzi> u<86> t<STRING_CONST> p<92> s<91> l<29:1> el<29:6>
                n<> u<91> t<Hierarchical_instance> p<92> c<88> l<29:8> el<29:15>
                  n<> u<88> t<Name_of_instance> p<91> c<87> s<90> l<29:8> el<29:13>
                    n<nyuzi> u<87> t<STRING_CONST> p<88> l<29:8> el<29:13>
                  n<> u<90> t<Port_connection_list> p<91> c<89> l<29:14> el<29:14>
                    n<> u<89> t<Ordered_port_connection> p<90> l<29:14> el<29:14>
        n<> u<120> t<Module_item> p<122> c<119> s<121> l<31:5> el<31:39>
          n<> u<119> t<Non_port_module_item> p<120> c<118> l<31:5> el<31:39>
            n<> u<118> t<Module_or_generate_item> p<119> c<117> l<31:5> el<31:39>
              n<> u<117> t<Module_common_item> p<118> c<116> l<31:5> el<31:39>
                n<> u<116> t<Continuous_assign> p<117> c<115> l<31:5> el<31:39>
                  n<> u<115> t<Net_assignment_list> p<116> c<114> l<31:12> el<31:38>
                    n<> u<114> t<Net_assignment> p<115> c<100> l<31:12> el<31:38>
                      n<> u<100> t<Net_lvalue> p<114> c<97> s<113> l<31:12> el<31:13>
                        n<> u<97> t<Ps_or_hierarchical_identifier> p<100> c<96> s<99> l<31:12> el<31:13>
                          n<o> u<96> t<STRING_CONST> p<97> l<31:12> el<31:13>
                        n<> u<99> t<Constant_select> p<100> c<98> l<31:14> el<31:14>
                          n<> u<98> t<Constant_bit_select> p<99> l<31:14> el<31:14>
                      n<> u<113> t<Expression> p<114> c<112> l<31:16> el<31:38>
                        n<> u<112> t<Primary> p<113> c<111> l<31:16> el<31:38>
                          n<> u<111> t<Complex_func_call> p<112> c<101> l<31:16> el<31:38>
                            n<nyuzi> u<101> t<STRING_CONST> p<111> s<102> l<27:15> el<27:20>
                            n<core_gen> u<102> t<STRING_CONST> p<111> s<106> l<27:21> el<27:29>
                            n<> u<106> t<Constant_expression> p<111> c<105> s<107> l<27:30> el<27:31>
                              n<> u<105> t<Constant_primary> p<106> c<104> l<27:30> el<27:31>
                                n<> u<104> t<Primary_literal> p<105> c<103> l<27:30> el<27:31>
                                  n<0> u<103> t<INT_CONST> p<104> l<27:30> el<27:31>
                            n<core> u<107> t<STRING_CONST> p<111> s<108> l<27:33> el<27:37>
                            n<wb_writeback_en> u<108> t<STRING_CONST> p<111> s<110> l<31:23> el<31:38>
                            n<> u<110> t<Select> p<111> c<109> l<31:38> el<31:38>
                              n<> u<109> t<Bit_select> p<110> l<31:38> el<31:38>
        n<> u<121> t<ENDMODULE> p<122> l<34:1> el<34:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BlackBox/dut.sv:5:1: No timescale set for "core".
[WRN:PA0205] ${SURELOG_DIR}/tests/BlackBox/dut.sv:12:1: No timescale set for "nyuzi".
[WRN:PA0205] ${SURELOG_DIR}/tests/BlackBox/dut.sv:25:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BlackBox/dut.sv:5:1: Compile module "work@core".
[INF:CP0303] ${SURELOG_DIR}/tests/BlackBox/dut.sv:12:1: Compile module "work@nyuzi".
[INF:CP0342] ${SURELOG_DIR}/tests/BlackBox/dut.sv:25:1: Skipping blackboxed module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  2
Constant                                               2
Design                                                 1
GenFor                                                 1
GenRegion                                              1
Identifier                                             4
IntTypespec                                            1
Module                                                 3
ModuleTypespec                                         3
Operation                                              2
PreprocMacroDefinition                                 1
PreprocMacroInstance                                   1
RefModule                                              1
RefObj                                                 2
RefTypespec                                            1
SourceFile                                             1
Variable                                               3
------------------------------------------------------------
Total:                                                31
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BlackBoxMod/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/BlackBox/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (CORE0), line:27:1, endln:27:37
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/BlackBox/dut.sv
    |vpiName:CORE0
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CORE0), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:31:16, endln:31:22
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/BlackBox/dut.sv
    |vpiName:CORE0
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CORE0), line:27:1, endln:27:37
    |vpiSectionStartLine:27
    |vpiSectionStartColumn:15
    |vpiSectionEndLine:27
    |vpiSectionEndColumn:37
    |vpiSourceStartLine:31
    |vpiSourceStartColumn:16
    |vpiSourceEndLine:31
    |vpiSourceEndColumn:38
|vpiAllModules:
\_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@core)
    |vpiParent:
    \_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
    |vpiName:work@core
  |vpiVariable:
  \_Variable: (work@core.wb_writeback_en), line:7:5, endln:7:20
    |vpiParent:
    \_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@core.wb_writeback_en), line:7:1, endln:7:4
      |vpiParent:
      \_Variable: (work@core.wb_writeback_en), line:7:5, endln:7:20
      |vpiFullName:work@core.wb_writeback_en
      |vpiActual:
      \_IntTypespec: , line:7:1, endln:7:4
    |vpiName:wb_writeback_en
    |vpiFullName:work@core.wb_writeback_en
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypespec:
  \_IntTypespec: , line:7:1, endln:7:4
    |vpiParent:
    \_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:7:1, endln:7:4
  |vpiImportTypespec:
  \_Variable: (work@core.wb_writeback_en), line:7:5, endln:7:20
  |vpiDefName:work@core
|vpiAllModules:
\_Module: work@nyuzi (work@nyuzi), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:12:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@nyuzi)
    |vpiParent:
    \_Module: work@nyuzi (work@nyuzi), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:12:1, endln:21:10
    |vpiName:work@nyuzi
  |vpiVariable:
  \_Variable: (work@nyuzi.core_idx), line:14:12, endln:14:20
    |vpiParent:
    \_Module: work@nyuzi (work@nyuzi), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:12:1, endln:21:10
    |vpiName:core_idx
    |vpiFullName:work@nyuzi.core_idx
  |vpiInternalScope:
  \_GenRegion: (work@nyuzi), line:15:5, endln:20:16
    |vpiParent:
    \_Module: work@nyuzi (work@nyuzi), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:12:1, endln:21:10
    |vpiFullName:work@nyuzi
    |vpiInternalScope:
    \_Begin: (work@nyuzi), line:16:9, endln:19:12
      |vpiParent:
      \_GenRegion: (work@nyuzi), line:15:5, endln:20:16
      |vpiFullName:work@nyuzi
      |vpiInternalScope:
      \_GenFor: (work@nyuzi), line:16:9, endln:19:12
        |vpiParent:
        \_Begin: (work@nyuzi), line:16:9, endln:19:12
        |vpiFullName:work@nyuzi
        |vpiVariable:
        \_Variable: (work@nyuzi.core_idx), line:16:14, endln:16:22
          |vpiParent:
          \_GenFor: (work@nyuzi), line:16:9, endln:19:12
          |vpiName:core_idx
          |vpiFullName:work@nyuzi.core_idx
        |vpiInternalScope:
        \_Begin: (work@nyuzi.core_gen), line:17:9, endln:19:12
          |vpiParent:
          \_GenFor: (work@nyuzi), line:16:9, endln:19:12
          |vpiName:
          \_Identifier: (core_gen)
            |vpiParent:
            \_Begin: (work@nyuzi.core_gen), line:17:9, endln:19:12
            |vpiName:core_gen
          |vpiFullName:work@nyuzi.core_gen
          |vpiTypespec:
          \_ModuleTypespec: (core)
            |vpiParent:
            \_Design: (unnamed)
            |vpiName:core
            |vpiModule:
            \_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
          |vpiStmt:
          \_RefModule: work@core (core), line:18:13, endln:18:17
            |vpiParent:
            \_Begin: (work@nyuzi.core_gen), line:17:9, endln:19:12
            |vpiName:core
            |vpiDefName:work@core
            |vpiActual:
            \_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
        |vpiImportTypespec:
        \_Variable: (work@nyuzi.core_idx), line:16:14, endln:16:22
        |vpiForInitStmt:
        \_Assignment: , line:16:14, endln:16:26
          |vpiParent:
          \_GenFor: (work@nyuzi), line:16:9, endln:19:12
          |vpiRhs:
          \_Constant: , line:16:25, endln:16:26
            |vpiParent:
            \_Assignment: , line:16:14, endln:16:26
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_Variable: (work@nyuzi.core_idx), line:16:14, endln:16:22
        |vpiCondition:
        \_Operation: , line:16:28, endln:16:40
          |vpiParent:
          \_GenFor: (work@nyuzi), line:16:9, endln:19:12
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@nyuzi.core_idx), line:16:28, endln:16:36
            |vpiParent:
            \_Operation: , line:16:28, endln:16:40
            |vpiName:core_idx
            |vpiFullName:work@nyuzi.core_idx
            |vpiActual:
            \_Variable: (work@nyuzi.core_idx), line:16:14, endln:16:22
          |vpiOperand:
          \_Constant: , line:16:39, endln:16:40
            |vpiParent:
            \_Operation: , line:16:28, endln:16:40
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiForIncStmt:
        \_Operation: , line:16:42, endln:16:52
          |vpiParent:
          \_GenFor: (work@nyuzi), line:16:9, endln:19:12
          |vpiOpType:62
          |vpiOperand:
          \_RefObj: (work@nyuzi.core_idx), line:16:42, endln:16:50
            |vpiParent:
            \_Operation: , line:16:42, endln:16:52
            |vpiName:core_idx
            |vpiFullName:work@nyuzi.core_idx
            |vpiActual:
            \_Variable: (work@nyuzi.core_idx), line:16:14, endln:16:22
        |vpiStmt:
        \_Begin: (work@nyuzi.core_gen), line:17:9, endln:19:12
      |vpiStmt:
      \_GenFor: (work@nyuzi), line:16:9, endln:19:12
    |vpiStmt:
    \_Begin: (work@nyuzi), line:16:9, endln:19:12
  |vpiImportTypespec:
  \_Variable: (work@nyuzi.core_idx), line:14:12, endln:14:20
  |vpiDefName:work@nyuzi
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:25:1, endln:34:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:25:1, endln:34:10
    |vpiName:work@top
  |vpiDefName:work@top
|vpiTypespec:
\_ModuleTypespec: (core)
|vpiTypespec:
\_ModuleTypespec: (nyuzi)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:nyuzi
  |vpiModule:
  \_Module: work@nyuzi (work@nyuzi), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:12:1, endln:21:10
|vpiTypespec:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:25:1, endln:34:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
