<!doctype html>
<html>
  <head>
    <link rel="stylesheet" href="/assets/css/syntax.css">
    <link rel="stylesheet" href="/assets/css/font.css">
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <meta charset="utf-8">
    <title>4.テストベンチ/ファームウェアを書く</title>
  </head>
  <body>
    <br>
    <div class="container">
        <div class="row">
            <div class="col-xs-12 col-sm-12 col-md-3 col-lg-3 col-xl-3 col-xxl-3">
                <h1><a href="https://vlsi.jp/" style="color:#000000; text-decoration:none;">VLSI.JP</a></h1>
<nav>
    
    <h5>OpenMPW</h5>
      <ul>
        
          <li><a href="/OpenMPW/index.html">20行でわかる！OpenMPWとOpenLANEとSkywaterPDKの様々</a></li>
        
          <li><a href="/OpenMPW/lsi_yakou.html">LSIを焼こう！</a></li>
        
          <li><a href="/OpenMPW/install.html">1.各種インストール & ビルド</a></li>
        
          <li><a href="/OpenMPW/make_my_design.html">2.デザインを自作する</a></li>
        
          <li><a href="/OpenMPW/on_caravel.html">3.デザインをCaravelに載せる</a></li>
        
          <li><a href="/OpenMPW/firm.html">4.テストベンチ/ファームウェアを書く</a></li>
        
          <li><a href="/OpenMPW/gdsii_build.html">5.GDSIIのビルド</a></li>
        
          <li><a href="/OpenMPW/precheck.html">6.プリチェックツールを走らせる</a></li>
        
          <li><a href="/OpenMPW/footnote.html">footnote</a></li>
        
      </ul>
  
    <h5>OpenLANEと半導体設計入門</h5>
      <ul>
        
          <li><a href="/learn_lsi/index.html">OpenLANEについて</a></li>
        
          <li><a href="/learn_lsi/Synthesis.html">1. Synthesis</a></li>
        
          <li><a href="/learn_lsi/Floorplan_and_PDN.html">2. Floorplan and PDN</a></li>
        
          <li><a href="/learn_lsi/Placement.html">3. Placement</a></li>
        
          <li><a href="/learn_lsi/CTS.html">4. CTS</a></li>
        
          <li><a href="/learn_lsi/Routing.html">5. Routing</a></li>
        
          <li><a href="/learn_lsi/GDSII.html">6. GDSII Generation</a></li>
        
          <li><a href="/learn_lsi/Checks.html">7. Checks</a></li>
        
      </ul>
  
    <h5>Misc</h5>
      <ul>
        
          <li><a href="/about.html">About me</a></li>
        
      </ul>
  
</nav>

            </div>
            <div class="col-xs-12 col-sm-12 col-md-8 col-lg-8 col-xl-8 col-xxl-8">
                <h3 id="4テストベンチファームウェアを書く">4.テストベンチ/ファームウェアを書く</h3>

<p>オレオレLSIが完成したら、それが正しく動作するか確かめる必要がある。そういうわけでテストベンチ又はファームウェアの書き方を解説する。サンプルは<code class="language-plaintext highlighter-rouge">verilog/dv/</code>以下に色々入っているので参考にするとよい。</p>

<p><code class="language-plaintext highlighter-rouge">verilog/dv/</code>以下で作業を行う。</p>

<h4 id="general">General</h4>
<p>ここではCaravelでファームウェア又はテストベンチの実行方法を解説する。</p>

<p>コンパイルとシミュレーション環境に関してはDockerイメージが提供されている。</p>
<div class="language-shell highlighter-rouge"><div class="highlight"><pre class="highlight"><code>docker pull efabless/dv_setup:latest
</code></pre></div></div>
<p>環境変数の設定</p>
<div class="language-shell highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="nb">export </span><span class="nv">PDK_PATH</span><span class="o">=</span>&lt;pdk-location/sky130A&gt;
<span class="nb">export </span><span class="nv">CARAVEL_ROOT</span><span class="o">=</span>&lt;caravel_root&gt;
<span class="nb">export </span><span class="nv">UPRJ_ROOT</span><span class="o">=</span>&lt;user_project_root&gt;  CARAVEL_ROOTと同じ
</code></pre></div></div>
<p>コンテナをスタート</p>
<div class="language-shell highlighter-rouge"><div class="highlight"><pre class="highlight"><code>docker run <span class="nt">-it</span> <span class="nt">-v</span> <span class="nv">$CARAVEL_ROOT</span>:<span class="nv">$CARAVEL_ROOT</span> <span class="nt">-v</span> <span class="nv">$PDK_PATH</span>:<span class="nv">$PDK_PATH</span> <span class="nt">-v</span> <span class="nv">$UPRJ_ROOT</span>:<span class="nv">$UPRJ_ROOT</span> <span class="nt">-v</span> <span class="nv">$PDK_ROOT</span>:<span class="nv">$PDK_ROOT</span> <span class="nt">-e</span> <span class="nv">CARAVEL_ROOT</span><span class="o">=</span><span class="nv">$CARAVEL_ROOT</span> <span class="nt">-e</span> <span class="nv">PDK_PATH</span><span class="o">=</span><span class="nv">$PDK_PATH</span> <span class="nt">-e</span> <span class="nv">UPRJ_ROOT</span><span class="o">=</span><span class="nv">$UPRJ_ROOT</span> <span class="nt">-e</span> <span class="nv">PDK_ROOT</span><span class="o">=</span><span class="nv">$PDK_ROOT</span> <span class="nt">-u</span> <span class="si">$(</span><span class="nb">id</span> <span class="nt">-u</span> <span class="nv">$USER</span><span class="si">)</span>:<span class="si">$(</span><span class="nb">id</span> <span class="nt">-g</span> <span class="nv">$USER</span><span class="si">)</span> efabless/dv_setup:latest
</code></pre></div></div>
<p>dvディレクトリに移動</p>
<div class="language-shell highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="nb">cd</span> <span class="nv">$UPRJ_ROOT</span>/verilog/dv/
</code></pre></div></div>
<p>テストが入ったディレクトリでmakeしてシミュレーションを走らせる。</p>
<div class="language-shell highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="nb">cd</span> &lt;dv-test&gt;
make
</code></pre></div></div>
<p><code class="language-plaintext highlighter-rouge">SIM=GL make</code>でゲートレベル[^24]のシミュレーションも出来る。</p>
<div class="language-shell highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="nb">cd</span> &lt;dv-test&gt;
<span class="nv">SIM</span><span class="o">=</span>GL make
</code></pre></div></div>

<p>ここまで解説してもそもそもプログラムとかテストベンチとかMakefileの書き方とか何もわからないと思うので、以降ではそれぞれ解説していく。</p>

<h4 id="makefileの書き方">Makefileの書き方</h4>

<p>他のdv以下のディレクトリからコピペでいい。ただ43行目あたりに<code class="language-plaintext highlighter-rouge">PATTERN = 〜</code>と書いてある行があるので好きな名前に変えるとよい。</p>

<h4 id="テストベンチのたたき台を作る"><strong>テストベンチのたたき台を作る</strong></h4>

<p>テストベンチを書くための大枠をここでは紹介する。基本はそれに書き加えれば大抵のことは出来るはず。またMakefileを改造したりして自作のライブラリとかも利用出来る。</p>

<p>以下に基本的なテストベンチを載せる。これはCaravelにクロックを70000サイクル流して、波形ファイルを出力する。</p>
<h5 id="verilog">verilog</h5>
<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`default_nettype</span> <span class="n">none</span>

<span class="cp">`timescale</span> <span class="mi">1</span> <span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span> <span class="n">ps</span>

<span class="cp">`include</span> <span class="s">"uprj_netlists.v"</span>
<span class="cp">`include</span> <span class="s">"caravel_netlists.v"</span>
<span class="cp">`include</span> <span class="s">"spiflash.v"</span>

<span class="k">module</span> <span class="n">my_design_tb</span><span class="p">;</span>
	<span class="kt">reg</span> <span class="n">clock</span><span class="p">;</span>
	<span class="kt">reg</span> <span class="n">RSTB</span><span class="p">;</span>
	<span class="kt">reg</span> <span class="n">CSB</span><span class="p">;</span>
	<span class="kt">reg</span> <span class="n">power1</span><span class="p">,</span> <span class="n">power2</span><span class="p">;</span>
	<span class="kt">reg</span> <span class="n">power3</span><span class="p">,</span> <span class="n">power4</span><span class="p">;</span>

	<span class="kt">wire</span> <span class="n">gpio</span><span class="p">;</span>
	<span class="kt">wire</span> <span class="p">[</span><span class="mi">37</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mprj_io</span><span class="p">;</span>

	<span class="c1">// External clock is used by default.  Make this artificially fast for the</span>
	<span class="c1">// simulation.  Normally this would be a slow clock and the digital PLL</span>
	<span class="c1">// would be the fast clock.</span>

	<span class="k">always</span> <span class="p">#</span><span class="mf">12.5</span> <span class="n">clock</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">clock</span> <span class="o">===</span> <span class="mb">1'b0</span><span class="p">);</span>

	<span class="k">initial</span> <span class="k">begin</span>
		<span class="n">clock</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">end</span>

	<span class="k">initial</span> <span class="k">begin</span>
        <span class="p">$</span><span class="nb">dumpfile</span><span class="p">(</span><span class="s">"my_design_tb.fst"</span><span class="p">);</span>
        <span class="p">$</span><span class="nb">dumpvars</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">my_design_tb</span><span class="p">);</span>

		<span class="c1">// Repeat cycles of 1000 clock edges as needed to complete testbench</span>
		<span class="kt">repeat</span> <span class="p">(</span><span class="mi">70</span><span class="p">)</span> <span class="k">begin</span>
			<span class="kt">repeat</span> <span class="p">(</span><span class="mi">1000</span><span class="p">)</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clock</span><span class="p">);</span>
			    <span class="p">$</span><span class="nb">display</span><span class="p">(</span><span class="s">"+1000 cycles"</span><span class="p">);</span>
		<span class="k">end</span>
		<span class="p">$</span><span class="nb">finish</span><span class="p">;</span>
	<span class="k">end</span>

	<span class="k">initial</span> <span class="k">begin</span>
		<span class="n">RSTB</span> <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
		<span class="n">CSB</span>  <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>		<span class="c1">// Force CSB high</span>
		<span class="p">#</span><span class="mi">2000</span><span class="p">;</span>
		<span class="n">RSTB</span> <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>	    	<span class="c1">// Release reset</span>
		<span class="p">#</span><span class="mi">170000</span><span class="p">;</span>
		<span class="n">CSB</span> <span class="o">=</span> <span class="mb">1'b0</span><span class="p">;</span>		<span class="c1">// CSB can be released</span>
	<span class="k">end</span>

	<span class="k">initial</span> <span class="k">begin</span>		<span class="c1">// Power-up sequence</span>
		<span class="n">power1</span> <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
		<span class="n">power2</span> <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
		<span class="n">power3</span> <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
		<span class="n">power4</span> <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
		<span class="p">#</span><span class="mi">100</span><span class="p">;</span>
		<span class="n">power1</span> <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>
		<span class="p">#</span><span class="mi">100</span><span class="p">;</span>
		<span class="n">power2</span> <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>
		<span class="p">#</span><span class="mi">100</span><span class="p">;</span>
		<span class="n">power3</span> <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>
		<span class="p">#</span><span class="mi">100</span><span class="p">;</span>
		<span class="n">power4</span> <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>
	<span class="k">end</span>

	<span class="kt">wire</span> <span class="n">flash_csb</span><span class="p">;</span>
	<span class="kt">wire</span> <span class="n">flash_clk</span><span class="p">;</span>
	<span class="kt">wire</span> <span class="n">flash_io0</span><span class="p">;</span>
	<span class="kt">wire</span> <span class="n">flash_io1</span><span class="p">;</span>

	<span class="kt">wire</span> <span class="n">VDD3V3</span> <span class="o">=</span> <span class="n">power1</span><span class="p">;</span>
	<span class="kt">wire</span> <span class="n">VDD1V8</span> <span class="o">=</span> <span class="n">power2</span><span class="p">;</span>
	<span class="kt">wire</span> <span class="n">USER_VDD3V3</span> <span class="o">=</span> <span class="n">power3</span><span class="p">;</span>
	<span class="kt">wire</span> <span class="n">USER_VDD1V8</span> <span class="o">=</span> <span class="n">power4</span><span class="p">;</span>
	<span class="kt">wire</span> <span class="n">VSS</span> <span class="o">=</span> <span class="mb">1'b0</span><span class="p">;</span>

	<span class="n">caravel</span> <span class="n">uut</span> <span class="p">(</span>
		<span class="p">.</span><span class="n">vddio</span>	  <span class="p">(</span><span class="n">VDD3V3</span><span class="p">),</span>
		<span class="p">.</span><span class="n">vssio</span>	  <span class="p">(</span><span class="n">VSS</span><span class="p">),</span>
		<span class="p">.</span><span class="n">vdda</span>	  <span class="p">(</span><span class="n">VDD3V3</span><span class="p">),</span>
		<span class="p">.</span><span class="n">vssa</span>	  <span class="p">(</span><span class="n">VSS</span><span class="p">),</span>
		<span class="p">.</span><span class="n">vccd</span>	  <span class="p">(</span><span class="n">VDD1V8</span><span class="p">),</span>
		<span class="p">.</span><span class="n">vssd</span>	  <span class="p">(</span><span class="n">VSS</span><span class="p">),</span>
		<span class="p">.</span><span class="n">vdda1</span>    <span class="p">(</span><span class="n">USER_VDD3V3</span><span class="p">),</span>
		<span class="p">.</span><span class="n">vdda2</span>    <span class="p">(</span><span class="n">USER_VDD3V3</span><span class="p">),</span>
		<span class="p">.</span><span class="n">vssa1</span>	  <span class="p">(</span><span class="n">VSS</span><span class="p">),</span>
		<span class="p">.</span><span class="n">vssa2</span>	  <span class="p">(</span><span class="n">VSS</span><span class="p">),</span>
		<span class="p">.</span><span class="n">vccd1</span>	  <span class="p">(</span><span class="n">USER_VDD1V8</span><span class="p">),</span>
		<span class="p">.</span><span class="n">vccd2</span>	  <span class="p">(</span><span class="n">USER_VDD1V8</span><span class="p">),</span>
		<span class="p">.</span><span class="n">vssd1</span>	  <span class="p">(</span><span class="n">VSS</span><span class="p">),</span>
		<span class="p">.</span><span class="n">vssd2</span>	  <span class="p">(</span><span class="n">VSS</span><span class="p">),</span>
		<span class="p">.</span><span class="n">clock</span>	  <span class="p">(</span><span class="n">clock</span><span class="p">),</span>
		<span class="p">.</span><span class="n">gpio</span>     <span class="p">(</span><span class="n">gpio</span><span class="p">),</span>
        <span class="p">.</span><span class="n">mprj_io</span>  <span class="p">(</span><span class="n">mprj_io</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flash_csb</span><span class="p">(</span><span class="n">flash_csb</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flash_clk</span><span class="p">(</span><span class="n">flash_clk</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flash_io0</span><span class="p">(</span><span class="n">flash_io0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flash_io1</span><span class="p">(</span><span class="n">flash_io1</span><span class="p">),</span>
		<span class="p">.</span><span class="n">resetb</span>	  <span class="p">(</span><span class="n">RSTB</span><span class="p">)</span>
	<span class="p">);</span>

	<span class="n">spiflash</span> <span class="p">#(</span>
		<span class="p">.</span><span class="n">FILENAME</span><span class="p">(</span><span class="s">"jacaranda_test.hex"</span><span class="p">)</span>
	<span class="p">)</span> <span class="n">spiflash</span> <span class="p">(</span>
		<span class="p">.</span><span class="n">csb</span><span class="p">(</span><span class="n">flash_csb</span><span class="p">),</span>
		<span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">flash_clk</span><span class="p">),</span>
		<span class="p">.</span><span class="n">io0</span><span class="p">(</span><span class="n">flash_io0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">io1</span><span class="p">(</span><span class="n">flash_io1</span><span class="p">),</span>
		<span class="p">.</span><span class="n">io2</span><span class="p">(),</span>			<span class="c1">// not used</span>
		<span class="p">.</span><span class="n">io3</span><span class="p">()</span>			<span class="c1">// not used</span>
	<span class="p">);</span>

<span class="k">endmodule</span>
<span class="cp">`default_nettype</span> <span class="kt">wire</span>
</code></pre></div></div>
<h5 id="ファームウェア"><strong>ファームウェア</strong></h5>
<p>以下はIOをコンフィグしたり、0x30000004に0xDEADBEEFを書き込んだりLogic Analyzerの[31:0]に1を入力したり、色々適当な事をやるファームウェアの例。各インターフェースに対する詳しいファームウェアの書き方をこの下から解説する。</p>
<div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">#include "verilog/dv/caravel/defs.h"
#include "verilog/dv/caravel/stub.c"
</span>
<span class="cp">#define BASE_ADDR 0x30000000
</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">write</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
    <span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="n">addr</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">reset</span><span class="p">()</span>
<span class="p">{</span>
    <span class="n">reg_mprj_io_37</span> <span class="o">=</span> <span class="n">GPIO_MODE_MGMT_STD_OUTPUT</span><span class="p">;</span>
    <span class="n">reg_la0_iena</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="n">reg_la0_oenb</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

    <span class="n">reg_la0_data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="n">reg_mprj_xfer</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
    <span class="k">while</span> <span class="p">(</span><span class="n">reg_mprj_xfer</span> <span class="o">==</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">main</span><span class="p">()</span>
<span class="p">{</span>
    <span class="n">reg_spimaster_config</span> <span class="o">=</span> <span class="mh">0xa002</span><span class="p">;</span>

    <span class="n">reset</span><span class="p">();</span>

    <span class="n">reg_la0_data</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

    <span class="n">write</span><span class="p">(</span><span class="n">BASE_ADDR</span><span class="o">+</span><span class="mi">4</span><span class="p">,</span> <span class="mh">0xDEADBEEF</span><span class="p">);</span>

    <span class="n">reg_la0_data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

    <span class="k">while</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{}</span>
<span class="p">}</span>
</code></pre></div></div>

<h4 id="user-project-areaから外部へ出ているgpio">User Project Areaから外部へ出ているGPIO</h4>

<h5 id="configuration">Configuration</h5>
<p>このGPIOは38本存在するが、それぞれにコンフィグ用のレジスタ(グローバル変数として扱える)<code class="language-plaintext highlighter-rouge">reg_mprj_io_0</code>~<code class="language-plaintext highlighter-rouge">reg_mprj_io_37</code>が存在する。それぞれに以下の値を設定出来る。</p>

<table>
  <thead>
    <tr>
      <th>値</th>
      <th>説明</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>GPIO_MODE_MGMT_STD_INPUT_NOPULL</td>
      <td>SoCへの入力に設定(謎)</td>
    </tr>
    <tr>
      <td>GPIO_MODE_MGMT_STD_INPUT_PULLDOWN</td>
      <td>SoCへの入力に設定(プルダウン)</td>
    </tr>
    <tr>
      <td>GPIO_MODE_MGMT_STD_INPUT_PULLUP</td>
      <td>SoCへの入力に設定(プルアップ)</td>
    </tr>
    <tr>
      <td>GPIO_MODE_MGMT_STD_OUTPUT</td>
      <td>SoCからの出力に設定</td>
    </tr>
    <tr>
      <td>GPIO_MODE_MGMT_STD_BIDIRECTIONAL</td>
      <td>SoCの入出力に設定</td>
    </tr>
    <tr>
      <td>GPIO_MODE_MGMT_STD_ANALOG</td>
      <td>謎</td>
    </tr>
    <tr>
      <td>GPIO_MODE_USER_STD_INPUT_NOPULL</td>
      <td>自作デザイン側への入力に設定(謎)</td>
    </tr>
    <tr>
      <td>GPIO_MODE_USER_STD_INPUT_PULLDOWN</td>
      <td>自作デザイン側への入力に設定(プルダウン)</td>
    </tr>
    <tr>
      <td>GPIO_MODE_USER_STD_INPUT_PULLUP</td>
      <td>自作デザイン側への入力に設定(プルアップ)</td>
    </tr>
    <tr>
      <td>GPIO_MODE_USER_STD_OUTPUT</td>
      <td>自作デザイン側からの出力に設定</td>
    </tr>
    <tr>
      <td>GPIO_MODE_USER_STD_BIDIRECTIONAL</td>
      <td>自作デザイン側との入出力に設定</td>
    </tr>
    <tr>
      <td>GPIO_MODE_USER_STD_OUT_MONITORED</td>
      <td>謎</td>
    </tr>
    <tr>
      <td>GPIO_MODE_USER_STD_ANALOG</td>
      <td>謎</td>
    </tr>
  </tbody>
</table>

<p>こんな感じでコンフィグする。</p>
<pre><code class="language-c=">reg_mprj_io_0 = GPIO_MODE_USER_STD_OUTPUT;
reg_mprj_io_1 = GPIO_MODE_USER_STD_INPUT_PULLUP;
</code></pre>

<h5 id="activation">Activation</h5>

<p>GPIOを有効にするためのグローバル変数<code class="language-plaintext highlighter-rouge">reg_mprj_xfer</code>が存在する。これをHighにすれば上記の設定内容が適用され、GPIOが有効になるが、その際に以下の記述が必要である[^22]。</p>
<pre><code class="language-c="> reg_mprj_xfer = 1;
 while (reg_mprj_xfer == 1);
</code></pre>
<p>一見無限ループだが、謎のテクノロジーでループを抜けるので機械的にコピペすればいい。</p>

<h5 id="data">Data</h5>
<p>GPIOを<code class="language-plaintext highlighter-rouge">GPIO_MGMT_MODE_STD_*</code>に設定した場合にのみ(未検証)、以下のレジスタを介してGPIOからSoC側にデータを入出力することが可能である。</p>
<ul>
  <li><code class="language-plaintext highlighter-rouge">reg_mprj_datal</code> : 最初の32本の値を入出力</li>
  <li><code class="language-plaintext highlighter-rouge">reg_mprj_datah</code> : 残りの6本の値を入出力</li>
</ul>

<h4 id="user-project-areaとsocをつなぐlogic-analyzer線">User Project AreaとSoCをつなぐLogic Analyzer線</h4>
<p>User Project AreaとSoCは128本のLogic Analyzer線(以下LA線)で接続されており、名前とは裏腹にデータのやり取りが可能である。</p>

<h5 id="configuration-1">Configuration</h5>
<p>各LA線の入出力は<code class="language-plaintext highlighter-rouge">reg_la0_oenb</code> ~ <code class="language-plaintext highlighter-rouge">reg_la3_oenb</code>と<code class="language-plaintext highlighter-rouge">reg_la0_ienb</code> ~ <code class="language-plaintext highlighter-rouge">reg_la3_oenb</code>という各32ビットのレジスタで設定できる。1でSoC側への入力、0でSoC側から出力と考えればよい[^23]。</p>
<div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">//  LA probes [31:0], [127:64] をCPUへの入力に設定 </span>
<span class="c1">// Configure LA probes [63:32] をCPUからの出力に設定</span>
<span class="n">reg_la0_oenb</span> <span class="o">=</span> <span class="n">reg_la0_iena</span> <span class="o">=</span> <span class="mh">0xFFFFFFFF</span><span class="p">;</span>    <span class="c1">// [31:0]</span>
<span class="n">reg_la1_oenb</span> <span class="o">=</span> <span class="n">reg_la1_iena</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">;</span>    <span class="c1">// [63:32]</span>
<span class="n">reg_la2_oenb</span> <span class="o">=</span> <span class="n">reg_la2_iena</span> <span class="o">=</span> <span class="mh">0xFFFFFFFF</span><span class="p">;</span>    <span class="c1">// [95:64]</span>
<span class="n">reg_la3_oenb</span> <span class="o">=</span> <span class="n">reg_la3_iena</span> <span class="o">=</span> <span class="mh">0xFFFFFFFF</span><span class="p">;</span>    <span class="c1">// [127:96]</span>
</code></pre></div></div>
<p>一括だけでなく、各ビット毎に設定可能</p>

<h5 id="data-1">Data</h5>
<p>LA線を介したデータのやり取りは<code class="language-plaintext highlighter-rouge">reg_la0_data</code> ~ <code class="language-plaintext highlighter-rouge">reg_la3_data</code>というレジスタを介して行うことが出来る。以下の例では、上記の設定でLA線の<code class="language-plaintext highlighter-rouge">[63:32]</code>を出力に設定したため、SoC側からUser Project Areaへ値<code class="language-plaintext highlighter-rouge">0xdeadbeef</code>を出力している。</p>
<div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">buffer0</span> <span class="o">=</span> <span class="n">reg_la0_data</span><span class="p">;</span>    <span class="c1">// [31:0]</span>
<span class="n">reg_la1_data</span> <span class="o">=</span> <span class="mh">0xdeadbeef</span><span class="p">;</span> <span class="c1">// [63:32]</span>
<span class="n">buffer2</span> <span class="o">=</span> <span class="n">reg_la2_data</span><span class="p">;</span>    <span class="c1">// [95:64]</span>
<span class="n">buffer3</span> <span class="o">=</span> <span class="n">reg_la3_data</span><span class="p">;</span>    <span class="c1">// [127:96]</span>
</code></pre></div></div>
<p>このLA線を使ってSoC側からUser Project Areaにいい感じに分周したクロックとかリセットを入力出来たりするらしい。需要があったら書く(つかれた)。</p>

<p>ここ[^15]らへんを読めば出来る</p>

            </div>
            <div class="col-xs-12 col-sm-12 col-md-1 col-lg-1 col-xl-1 col-xxl-1">
            </div>
        </div>
    </div>
  <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>
  </body>
</html>
