0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/main.v,1553142567,verilog,,C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/test.v,,POC;Processor;printer;top,,,,,,,,
C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/test.v,1553143543,verilog,,,,test,,,,,,,,
C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
