

================================================================
== Vivado HLS Report for 'correlation_accel_v3_backEnd'
================================================================
* Date:           Tue Jan 24 17:43:57 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        correlation_accel_v3
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.50|      7.26|        1.06|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |    8|  2147483740|    8|  2147483740|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------------+----------+-----------+-----------+----------------+----------+
        |          |      Latency     | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name| min |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+-----+------------+----------+-----------+-----------+----------------+----------+
        |- Loop 1  |    0|  2147483732|        88|          1|          1| 0 ~ 2147483646 |    yes   |
        +----------+-----+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    177|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     44|    8803|  13710|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     37|
|Register         |        -|      -|    1284|    390|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     44|   10087|  14314|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     20|       9|     26|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+---------------------------------------------------+---------+-------+-----+-----+
    |                        Instance                       |                       Module                      | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------------------+---------------------------------------------------+---------+-------+-----+-----+
    |correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U41  |correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U42  |correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43  |correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |correlation_accel_v3_fdiv_32ns_32ns_32_16_U54          |correlation_accel_v3_fdiv_32ns_32ns_32_16          |        0|      0|  761|  994|
    |correlation_accel_v3_fdiv_32ns_32ns_32_16_U55          |correlation_accel_v3_fdiv_32ns_32ns_32_16          |        0|      0|  761|  994|
    |correlation_accel_v3_fdiv_32ns_32ns_32_16_U56          |correlation_accel_v3_fdiv_32ns_32ns_32_16          |        0|      0|  761|  994|
    |correlation_accel_v3_fdiv_32ns_32ns_32_16_U57          |correlation_accel_v3_fdiv_32ns_32ns_32_16          |        0|      0|  761|  994|
    |correlation_accel_v3_fdiv_32ns_32ns_32_16_U58          |correlation_accel_v3_fdiv_32ns_32ns_32_16          |        0|      0|  761|  994|
    |correlation_accel_v3_fdiv_32ns_32ns_32_16_U59          |correlation_accel_v3_fdiv_32ns_32ns_32_16          |        0|      0|  761|  994|
    |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U44   |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U45   |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U46   |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U47   |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U48   |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U49   |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U50   |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U51   |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U52   |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U53   |correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |correlation_accel_v3_fsqrt_32ns_32ns_32_16_U61         |correlation_accel_v3_fsqrt_32ns_32ns_32_16         |        0|      0|  516|  626|
    |correlation_accel_v3_fsqrt_32ns_32ns_32_16_U62         |correlation_accel_v3_fsqrt_32ns_32ns_32_16         |        0|      0|  516|  626|
    |correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp_U37  |correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp_U38  |correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp_U39  |correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp_U40  |correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |correlation_accel_v3_sitofp_32ns_32_6_U60              |correlation_accel_v3_sitofp_32ns_32_6              |        0|      0|  340|  554|
    +-------------------------------------------------------+---------------------------------------------------+---------+-------+-----+-----+
    |Total                                                  |                                                   |        0|     44| 8803|13710|
    +-------------------------------------------------------+---------------------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |column_index_fu_376_p2  |     +    |      0|  0|  31|          31|           1|
    |tmp_1_i_fu_357_p2       |     +    |      0|  0|  32|          32|           2|
    |tmp_i_fu_351_p2         |     +    |      0|  0|  32|          32|           2|
    |tmp_2_i_fu_366_p2       |   icmp   |      0|  0|  40|          32|          32|
    |tmp_33_i_fu_371_p2      |   icmp   |      0|  0|  40|          32|          32|
    |ap_sig_bdd_148          |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_95           |    or    |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 177|         161|          71|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |   4|         10|    1|         10|
    |ap_reg_ppiten_pp0_it87                 |   1|          2|    1|          2|
    |ap_sig_ioackin_out_correlation_TREADY  |   1|          2|    1|          2|
    |column_index_i_reg_232                 |  31|          2|   31|         62|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  37|         16|   34|         76|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |NUMBER_OF_INDICES_read_reg_387         |  32|   0|   32|          0|
    |ap_CS_fsm                              |   9|   0|    9|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_reg_ioackin_out_correlation_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it20                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it21                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it22                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it23                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it24                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it25                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it26                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it27                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it28                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it29                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it30                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it31                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it32                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it33                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it34                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it35                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it36                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it37                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it38                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it39                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it40                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it41                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it42                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it43                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it44                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it45                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it46                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it47                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it48                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it49                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it50                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it51                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it52                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it53                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it54                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it55                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it56                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it57                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it58                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it59                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it60                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it61                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it62                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it63                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it64                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it65                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it66                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it67                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it68                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it69                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it70                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it71                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it72                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it73                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it74                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it75                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it76                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it77                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it78                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it79                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it80                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it81                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it82                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it83                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it84                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it85                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it86                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it87                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                  |   1|   0|    1|          0|
    |column_index_i_reg_232                 |  31|   0|   31|          0|
    |covariance_reg_575                     |  32|   0|   32|          0|
    |meanReturnA_reg_467                    |  32|   0|   32|          0|
    |meanReturnB_reg_476                    |  32|   0|   32|          0|
    |tmp_10_reg_430                         |  32|   0|   32|          0|
    |tmp_11_reg_435                         |  32|   0|   32|          0|
    |tmp_12_i_reg_485                       |  32|   0|   32|          0|
    |tmp_12_reg_440                         |  32|   0|   32|          0|
    |tmp_13_i_reg_500                       |  32|   0|   32|          0|
    |tmp_13_reg_446                         |  32|   0|   32|          0|
    |tmp_14_i_reg_520                       |  32|   0|   32|          0|
    |tmp_14_reg_451                         |  32|   0|   32|          0|
    |tmp_15_i_reg_535                       |  32|   0|   32|          0|
    |tmp_15_reg_456                         |  32|   0|   32|          0|
    |tmp_16_i_reg_540                       |  32|   0|   32|          0|
    |tmp_16_reg_461                         |  32|   0|   32|          0|
    |tmp_17_i_reg_565                       |  32|   0|   32|          0|
    |tmp_18_i_reg_490                       |  32|   0|   32|          0|
    |tmp_19_i_reg_505                       |  32|   0|   32|          0|
    |tmp_1_i_reg_404                        |  32|   0|   32|          0|
    |tmp_20_i_reg_525                       |  32|   0|   32|          0|
    |tmp_21_i_reg_545                       |  32|   0|   32|          0|
    |tmp_22_i_reg_550                       |  32|   0|   32|          0|
    |tmp_23_i_reg_570                       |  32|   0|   32|          0|
    |tmp_24_i_reg_495                       |  32|   0|   32|          0|
    |tmp_25_i_reg_510                       |  32|   0|   32|          0|
    |tmp_26_i_reg_515                       |  32|   0|   32|          0|
    |tmp_27_i_reg_530                       |  32|   0|   32|          0|
    |tmp_28_i_reg_560                       |  32|   0|   32|          0|
    |tmp_29_i_reg_555                       |  32|   0|   32|          0|
    |tmp_2_i_reg_409                        |   1|   0|    1|          0|
    |tmp_30_i_reg_590                       |  32|   0|   32|          0|
    |tmp_33_i_reg_413                       |   1|   0|    1|          0|
    |tmp_i_24_reg_398                       |  32|   0|   32|          0|
    |tmp_i_reg_393                          |  32|   0|   32|          0|
    |tmp_reg_423                            |  32|   0|   32|          0|
    |volatilityA_reg_580                    |  32|   0|   32|          0|
    |volatilityB_reg_585                    |  32|   0|   32|          0|
    |covariance_reg_575                     |   0|  64|   32|          0|
    |meanReturnA_reg_467                    |   0|  32|   32|          0|
    |meanReturnB_reg_476                    |   0|  32|   32|          0|
    |tmp_11_reg_435                         |   0|  32|   32|          0|
    |tmp_12_reg_440                         |   0|  32|   32|          0|
    |tmp_13_reg_446                         |   0|  32|   32|          0|
    |tmp_15_reg_456                         |   0|  32|   32|          0|
    |tmp_16_reg_461                         |   0|  32|   32|          0|
    |tmp_29_i_reg_555                       |   0|  32|   32|          0|
    |tmp_2_i_reg_409                        |   0|   3|    1|          0|
    |tmp_33_i_reg_413                       |   0|   3|    1|          0|
    |tmp_reg_423                            |   0|  64|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1284| 390| 1606|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+---------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                                   |  in |    1| ap_ctrl_hs |   correlation_accel_v3_backEnd  | return value |
|ap_rst                                   |  in |    1| ap_ctrl_hs |   correlation_accel_v3_backEnd  | return value |
|ap_start                                 |  in |    1| ap_ctrl_hs |   correlation_accel_v3_backEnd  | return value |
|ap_done                                  | out |    1| ap_ctrl_hs |   correlation_accel_v3_backEnd  | return value |
|ap_continue                              |  in |    1| ap_ctrl_hs |   correlation_accel_v3_backEnd  | return value |
|ap_idle                                  | out |    1| ap_ctrl_hs |   correlation_accel_v3_backEnd  | return value |
|ap_ready                                 | out |    1| ap_ctrl_hs |   correlation_accel_v3_backEnd  | return value |
|NUMBER_OF_DAYS_dout                      |  in |   32|   ap_fifo  |          NUMBER_OF_DAYS         |    pointer   |
|NUMBER_OF_DAYS_empty_n                   |  in |    1|   ap_fifo  |          NUMBER_OF_DAYS         |    pointer   |
|NUMBER_OF_DAYS_read                      | out |    1|   ap_fifo  |          NUMBER_OF_DAYS         |    pointer   |
|NUMBER_OF_INDICES_dout                   |  in |   32|   ap_fifo  |        NUMBER_OF_INDICES        |    pointer   |
|NUMBER_OF_INDICES_empty_n                |  in |    1|   ap_fifo  |        NUMBER_OF_INDICES        |    pointer   |
|NUMBER_OF_INDICES_read                   | out |    1|   ap_fifo  |        NUMBER_OF_INDICES        |    pointer   |
|sum_weight_in_V_dout                     |  in |   32|   ap_fifo  |         sum_weight_in_V         |    pointer   |
|sum_weight_in_V_empty_n                  |  in |    1|   ap_fifo  |         sum_weight_in_V         |    pointer   |
|sum_weight_in_V_read                     | out |    1|   ap_fifo  |         sum_weight_in_V         |    pointer   |
|sum_return_in_V_dout                     |  in |   32|   ap_fifo  |         sum_return_in_V         |    pointer   |
|sum_return_in_V_empty_n                  |  in |    1|   ap_fifo  |         sum_return_in_V         |    pointer   |
|sum_return_in_V_read                     | out |    1|   ap_fifo  |         sum_return_in_V         |    pointer   |
|sum_weight_returnSquare_in_V_dout        |  in |   32|   ap_fifo  |   sum_weight_returnSquare_in_V  |    pointer   |
|sum_weight_returnSquare_in_V_empty_n     |  in |    1|   ap_fifo  |   sum_weight_returnSquare_in_V  |    pointer   |
|sum_weight_returnSquare_in_V_read        | out |    1|   ap_fifo  |   sum_weight_returnSquare_in_V  |    pointer   |
|sum_weight_return_in_V_dout              |  in |   32|   ap_fifo  |      sum_weight_return_in_V     |    pointer   |
|sum_weight_return_in_V_empty_n           |  in |    1|   ap_fifo  |      sum_weight_return_in_V     |    pointer   |
|sum_weight_return_in_V_read              | out |    1|   ap_fifo  |      sum_weight_return_in_V     |    pointer   |
|sum_weight_returnA_returnB_in_s_dout     |  in |   32|   ap_fifo  | sum_weight_returnA_returnB_in_s |    pointer   |
|sum_weight_returnA_returnB_in_s_empty_n  |  in |    1|   ap_fifo  | sum_weight_returnA_returnB_in_s |    pointer   |
|sum_weight_returnA_returnB_in_s_read     | out |    1|   ap_fifo  | sum_weight_returnA_returnB_in_s |    pointer   |
|sum_returnA_in_V_dout                    |  in |   32|   ap_fifo  |         sum_returnA_in_V        |    pointer   |
|sum_returnA_in_V_empty_n                 |  in |    1|   ap_fifo  |         sum_returnA_in_V        |    pointer   |
|sum_returnA_in_V_read                    | out |    1|   ap_fifo  |         sum_returnA_in_V        |    pointer   |
|sum_weight_returnSquareA_in_V_dout       |  in |   32|   ap_fifo  |  sum_weight_returnSquareA_in_V  |    pointer   |
|sum_weight_returnSquareA_in_V_empty_n    |  in |    1|   ap_fifo  |  sum_weight_returnSquareA_in_V  |    pointer   |
|sum_weight_returnSquareA_in_V_read       | out |    1|   ap_fifo  |  sum_weight_returnSquareA_in_V  |    pointer   |
|sum_weight_returnA_in_V_dout             |  in |   32|   ap_fifo  |     sum_weight_returnA_in_V     |    pointer   |
|sum_weight_returnA_in_V_empty_n          |  in |    1|   ap_fifo  |     sum_weight_returnA_in_V     |    pointer   |
|sum_weight_returnA_in_V_read             | out |    1|   ap_fifo  |     sum_weight_returnA_in_V     |    pointer   |
|out_correlation_TDATA                    | out |   32|    axis    |      out_correlation_data_V     |    pointer   |
|out_correlation_TVALID                   | out |    1|    axis    |      out_correlation_dest_V     |    pointer   |
|out_correlation_TREADY                   |  in |    1|    axis    |      out_correlation_dest_V     |    pointer   |
|out_correlation_TDEST                    | out |    1|    axis    |      out_correlation_dest_V     |    pointer   |
|out_correlation_TKEEP                    | out |    4|    axis    |      out_correlation_keep_V     |    pointer   |
|out_correlation_TSTRB                    | out |    4|    axis    |      out_correlation_strb_V     |    pointer   |
|out_correlation_TUSER                    | out |    1|    axis    |      out_correlation_user_V     |    pointer   |
|out_correlation_TLAST                    | out |    1|    axis    |      out_correlation_last_V     |    pointer   |
|out_correlation_TID                      | out |    1|    axis    |       out_correlation_id_V      |    pointer   |
+-----------------------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 88


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 96
* Pipeline: 1
  Pipeline-0: II = 1, D = 88, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	96  / (!tmp_2_i)
	9  / (tmp_2_i)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	8  / true
96 --> 
* FSM state operations: 

 <State 1>: 4.30ns
ST_1: NUMBER_OF_INDICES_read [1/1] 1.86ns
entry:3  %NUMBER_OF_INDICES_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %NUMBER_OF_INDICES)

ST_1: NUMBER_OF_DAYS_read [1/1] 1.86ns
entry:4  %NUMBER_OF_DAYS_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %NUMBER_OF_DAYS)

ST_1: tmp_i [1/1] 2.44ns
entry:13  %tmp_i = add nsw i32 %NUMBER_OF_DAYS_read, -1


 <State 2>: 6.41ns
ST_2: tmp_i_24 [6/6] 6.41ns
entry:14  %tmp_i_24 = sitofp i32 %tmp_i to float


 <State 3>: 6.41ns
ST_3: tmp_i_24 [5/6] 6.41ns
entry:14  %tmp_i_24 = sitofp i32 %tmp_i to float


 <State 4>: 6.41ns
ST_4: tmp_i_24 [4/6] 6.41ns
entry:14  %tmp_i_24 = sitofp i32 %tmp_i to float


 <State 5>: 6.41ns
ST_5: tmp_i_24 [3/6] 6.41ns
entry:14  %tmp_i_24 = sitofp i32 %tmp_i to float


 <State 6>: 6.41ns
ST_6: tmp_i_24 [2/6] 6.41ns
entry:14  %tmp_i_24 = sitofp i32 %tmp_i to float


 <State 7>: 6.41ns
ST_7: stg_105 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i1* %out_correlation_dest_V, i1* %out_correlation_id_V, i1* %out_correlation_last_V, i1* %out_correlation_user_V, i4* %out_correlation_strb_V, i4* %out_correlation_keep_V, i32* %out_correlation_data_V, [5 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: stg_106 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_INDICES, [8 x i8]* @str72, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str72, [8 x i8]* @str72, [8 x i8]* @str72)

ST_7: stg_107 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_DAYS, [8 x i8]* @str71, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str71, [8 x i8]* @str71, [8 x i8]* @str71)

ST_7: stg_108 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnA_in_V, [8 x i8]* @str46, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str47, [1 x i8]* @str47, [8 x i8]* @str46)

ST_7: stg_109 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnSquareA_in_V, [8 x i8]* @str42, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str43, [1 x i8]* @str43, [8 x i8]* @str42)

ST_7: stg_110 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(float* %sum_returnA_in_V, [8 x i8]* @str38, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str39, [1 x i8]* @str39, [8 x i8]* @str38)

ST_7: stg_111 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnA_returnB_in_s, [8 x i8]* @str34, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str35, [1 x i8]* @str35, [8 x i8]* @str34)

ST_7: stg_112 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_return_in_V, [8 x i8]* @str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str31, [1 x i8]* @str31, [8 x i8]* @str30)

ST_7: stg_113 [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnSquare_in_V, [8 x i8]* @str26, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str27, [1 x i8]* @str27, [8 x i8]* @str26)

ST_7: stg_114 [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(float* %sum_return_in_V, [8 x i8]* @str22, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str23, [1 x i8]* @str23, [8 x i8]* @str22)

ST_7: stg_115 [1/1] 0.00ns
entry:12  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_in_V, [8 x i8]* @str18, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str19, [1 x i8]* @str19, [8 x i8]* @str18)

ST_7: tmp_i_24 [1/6] 6.41ns
entry:14  %tmp_i_24 = sitofp i32 %tmp_i to float

ST_7: tmp_1_i [1/1] 2.44ns
entry:15  %tmp_1_i = add nsw i32 %NUMBER_OF_INDICES_read, -1

ST_7: stg_118 [1/1] 1.57ns
entry:16  br label %0


 <State 8>: 2.52ns
ST_8: column_index_i [1/1] 0.00ns
:0  %column_index_i = phi i31 [ 1, %entry ], [ %column_index, %1 ]

ST_8: column_index_cast_i [1/1] 0.00ns
:1  %column_index_cast_i = zext i31 %column_index_i to i32

ST_8: tmp_2_i [1/1] 2.52ns
:2  %tmp_2_i = icmp slt i32 %column_index_cast_i, %NUMBER_OF_INDICES_read

ST_8: stg_122 [1/1] 0.00ns
:3  br i1 %tmp_2_i, label %1, label %backEnd.1.exit

ST_8: tmp_33_i [1/1] 2.52ns
:41  %tmp_33_i = icmp eq i32 %column_index_cast_i, %tmp_1_i

ST_8: column_index [1/1] 2.44ns
:46  %column_index = add i31 %column_index_i, 1


 <State 9>: 1.86ns
ST_9: tmp [1/1] 1.86ns
:2  %tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %sum_weight_in_V)

ST_9: tmp_10 [1/1] 1.86ns
:3  %tmp_10 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %sum_return_in_V)

ST_9: tmp_11 [1/1] 1.86ns
:4  %tmp_11 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %sum_weight_returnSquare_in_V)

ST_9: tmp_12 [1/1] 1.86ns
:5  %tmp_12 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %sum_weight_return_in_V)

ST_9: tmp_13 [1/1] 1.86ns
:6  %tmp_13 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %sum_weight_returnA_returnB_in_s)

ST_9: tmp_14 [1/1] 1.86ns
:7  %tmp_14 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %sum_returnA_in_V)

ST_9: tmp_15 [1/1] 1.86ns
:8  %tmp_15 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %sum_weight_returnSquareA_in_V)

ST_9: tmp_16 [1/1] 1.86ns
:9  %tmp_16 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %sum_weight_returnA_in_V)


 <State 10>: 6.08ns
ST_10: meanReturnA [16/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_10: meanReturnB [16/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 11>: 6.08ns
ST_11: meanReturnA [15/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_11: meanReturnB [15/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 12>: 6.08ns
ST_12: meanReturnA [14/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_12: meanReturnB [14/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 13>: 6.08ns
ST_13: meanReturnA [13/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_13: meanReturnB [13/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 14>: 6.08ns
ST_14: meanReturnA [12/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_14: meanReturnB [12/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 15>: 6.08ns
ST_15: meanReturnA [11/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_15: meanReturnB [11/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 16>: 6.08ns
ST_16: meanReturnA [10/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_16: meanReturnB [10/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 17>: 6.08ns
ST_17: meanReturnA [9/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_17: meanReturnB [9/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 18>: 6.08ns
ST_18: meanReturnA [8/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_18: meanReturnB [8/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 19>: 6.08ns
ST_19: meanReturnA [7/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_19: meanReturnB [7/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 20>: 6.08ns
ST_20: meanReturnA [6/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_20: meanReturnB [6/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 21>: 6.08ns
ST_21: meanReturnA [5/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_21: meanReturnB [5/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 22>: 6.08ns
ST_22: meanReturnA [4/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_22: meanReturnB [4/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 23>: 6.08ns
ST_23: meanReturnA [3/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_23: meanReturnB [3/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 24>: 6.08ns
ST_24: meanReturnA [2/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_24: meanReturnB [2/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 25>: 6.08ns
ST_25: meanReturnA [1/16] 6.08ns
:10  %meanReturnA = fdiv float %tmp_14, %tmp_i_24

ST_25: meanReturnB [1/16] 6.08ns
:11  %meanReturnB = fdiv float %tmp_10, %tmp_i_24


 <State 26>: 5.70ns
ST_26: tmp_12_i [4/4] 5.70ns
:12  %tmp_12_i = fmul float %meanReturnA, 2.000000e+00

ST_26: tmp_18_i [4/4] 5.70ns
:19  %tmp_18_i = fmul float %meanReturnB, 2.000000e+00

ST_26: tmp_24_i [4/4] 5.70ns
:26  %tmp_24_i = fmul float %meanReturnA, %tmp_12


 <State 27>: 5.70ns
ST_27: tmp_12_i [3/4] 5.70ns
:12  %tmp_12_i = fmul float %meanReturnA, 2.000000e+00

ST_27: tmp_18_i [3/4] 5.70ns
:19  %tmp_18_i = fmul float %meanReturnB, 2.000000e+00

ST_27: tmp_24_i [3/4] 5.70ns
:26  %tmp_24_i = fmul float %meanReturnA, %tmp_12


 <State 28>: 5.70ns
ST_28: tmp_12_i [2/4] 5.70ns
:12  %tmp_12_i = fmul float %meanReturnA, 2.000000e+00

ST_28: tmp_18_i [2/4] 5.70ns
:19  %tmp_18_i = fmul float %meanReturnB, 2.000000e+00

ST_28: tmp_24_i [2/4] 5.70ns
:26  %tmp_24_i = fmul float %meanReturnA, %tmp_12


 <State 29>: 5.70ns
ST_29: tmp_12_i [1/4] 5.70ns
:12  %tmp_12_i = fmul float %meanReturnA, 2.000000e+00

ST_29: tmp_18_i [1/4] 5.70ns
:19  %tmp_18_i = fmul float %meanReturnB, 2.000000e+00

ST_29: tmp_24_i [1/4] 5.70ns
:26  %tmp_24_i = fmul float %meanReturnA, %tmp_12


 <State 30>: 7.26ns
ST_30: tmp_13_i [4/4] 5.70ns
:13  %tmp_13_i = fmul float %tmp_12_i, %tmp_16

ST_30: tmp_19_i [4/4] 5.70ns
:20  %tmp_19_i = fmul float %tmp_18_i, %tmp_12

ST_30: tmp_25_i [5/5] 7.26ns
:27  %tmp_25_i = fsub float %tmp_13, %tmp_24_i


 <State 31>: 7.26ns
ST_31: tmp_13_i [3/4] 5.70ns
:13  %tmp_13_i = fmul float %tmp_12_i, %tmp_16

ST_31: tmp_19_i [3/4] 5.70ns
:20  %tmp_19_i = fmul float %tmp_18_i, %tmp_12

ST_31: tmp_25_i [4/5] 7.26ns
:27  %tmp_25_i = fsub float %tmp_13, %tmp_24_i

ST_31: tmp_26_i [4/4] 5.70ns
:28  %tmp_26_i = fmul float %meanReturnB, %tmp_16


 <State 32>: 7.26ns
ST_32: tmp_13_i [2/4] 5.70ns
:13  %tmp_13_i = fmul float %tmp_12_i, %tmp_16

ST_32: tmp_19_i [2/4] 5.70ns
:20  %tmp_19_i = fmul float %tmp_18_i, %tmp_12

ST_32: tmp_25_i [3/5] 7.26ns
:27  %tmp_25_i = fsub float %tmp_13, %tmp_24_i

ST_32: tmp_26_i [3/4] 5.70ns
:28  %tmp_26_i = fmul float %meanReturnB, %tmp_16


 <State 33>: 7.26ns
ST_33: tmp_13_i [1/4] 5.70ns
:13  %tmp_13_i = fmul float %tmp_12_i, %tmp_16

ST_33: tmp_19_i [1/4] 5.70ns
:20  %tmp_19_i = fmul float %tmp_18_i, %tmp_12

ST_33: tmp_25_i [2/5] 7.26ns
:27  %tmp_25_i = fsub float %tmp_13, %tmp_24_i

ST_33: tmp_26_i [2/4] 5.70ns
:28  %tmp_26_i = fmul float %meanReturnB, %tmp_16


 <State 34>: 7.26ns
ST_34: tmp_14_i [5/5] 7.26ns
:14  %tmp_14_i = fsub float %tmp_15, %tmp_13_i

ST_34: tmp_20_i [5/5] 7.26ns
:21  %tmp_20_i = fsub float %tmp_11, %tmp_19_i

ST_34: tmp_25_i [1/5] 7.26ns
:27  %tmp_25_i = fsub float %tmp_13, %tmp_24_i

ST_34: tmp_26_i [1/4] 5.70ns
:28  %tmp_26_i = fmul float %meanReturnB, %tmp_16


 <State 35>: 7.26ns
ST_35: tmp_14_i [4/5] 7.26ns
:14  %tmp_14_i = fsub float %tmp_15, %tmp_13_i

ST_35: tmp_20_i [4/5] 7.26ns
:21  %tmp_20_i = fsub float %tmp_11, %tmp_19_i

ST_35: tmp_27_i [5/5] 7.26ns
:29  %tmp_27_i = fsub float %tmp_25_i, %tmp_26_i


 <State 36>: 7.26ns
ST_36: tmp_14_i [3/5] 7.26ns
:14  %tmp_14_i = fsub float %tmp_15, %tmp_13_i

ST_36: tmp_20_i [3/5] 7.26ns
:21  %tmp_20_i = fsub float %tmp_11, %tmp_19_i

ST_36: tmp_27_i [4/5] 7.26ns
:29  %tmp_27_i = fsub float %tmp_25_i, %tmp_26_i


 <State 37>: 7.26ns
ST_37: tmp_14_i [2/5] 7.26ns
:14  %tmp_14_i = fsub float %tmp_15, %tmp_13_i

ST_37: tmp_20_i [2/5] 7.26ns
:21  %tmp_20_i = fsub float %tmp_11, %tmp_19_i

ST_37: tmp_27_i [3/5] 7.26ns
:29  %tmp_27_i = fsub float %tmp_25_i, %tmp_26_i


 <State 38>: 7.26ns
ST_38: tmp_14_i [1/5] 7.26ns
:14  %tmp_14_i = fsub float %tmp_15, %tmp_13_i

ST_38: tmp_20_i [1/5] 7.26ns
:21  %tmp_20_i = fsub float %tmp_11, %tmp_19_i

ST_38: tmp_27_i [2/5] 7.26ns
:29  %tmp_27_i = fsub float %tmp_25_i, %tmp_26_i


 <State 39>: 7.26ns
ST_39: tmp_15_i [16/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_39: tmp_21_i [16/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_39: tmp_27_i [1/5] 7.26ns
:29  %tmp_27_i = fsub float %tmp_25_i, %tmp_26_i


 <State 40>: 6.08ns
ST_40: tmp_15_i [15/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_40: tmp_21_i [15/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_40: tmp_28_i [16/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp


 <State 41>: 6.08ns
ST_41: tmp_15_i [14/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_41: tmp_21_i [14/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_41: tmp_28_i [15/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp


 <State 42>: 6.08ns
ST_42: tmp_15_i [13/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_42: tmp_21_i [13/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_42: tmp_28_i [14/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp


 <State 43>: 6.08ns
ST_43: tmp_15_i [12/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_43: tmp_21_i [12/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_43: tmp_28_i [13/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp


 <State 44>: 6.08ns
ST_44: tmp_15_i [11/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_44: tmp_21_i [11/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_44: tmp_28_i [12/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp


 <State 45>: 6.08ns
ST_45: tmp_15_i [10/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_45: tmp_21_i [10/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_45: tmp_28_i [11/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp


 <State 46>: 6.08ns
ST_46: tmp_15_i [9/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_46: tmp_21_i [9/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_46: tmp_28_i [10/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp


 <State 47>: 6.08ns
ST_47: tmp_15_i [8/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_47: tmp_21_i [8/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_47: tmp_28_i [9/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp


 <State 48>: 6.08ns
ST_48: tmp_15_i [7/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_48: tmp_21_i [7/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_48: tmp_28_i [8/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp


 <State 49>: 6.08ns
ST_49: tmp_15_i [6/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_49: tmp_21_i [6/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_49: tmp_28_i [7/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp


 <State 50>: 6.08ns
ST_50: tmp_15_i [5/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_50: tmp_21_i [5/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_50: tmp_28_i [6/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp


 <State 51>: 6.08ns
ST_51: tmp_15_i [4/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_51: tmp_16_i [4/4] 5.70ns
:16  %tmp_16_i = fmul float %meanReturnA, %meanReturnA

ST_51: tmp_21_i [4/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_51: tmp_22_i [4/4] 5.70ns
:23  %tmp_22_i = fmul float %meanReturnB, %meanReturnB

ST_51: tmp_28_i [5/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp

ST_51: tmp_29_i [4/4] 5.70ns
:31  %tmp_29_i = fmul float %meanReturnA, %meanReturnB


 <State 52>: 6.08ns
ST_52: tmp_15_i [3/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_52: tmp_16_i [3/4] 5.70ns
:16  %tmp_16_i = fmul float %meanReturnA, %meanReturnA

ST_52: tmp_21_i [3/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_52: tmp_22_i [3/4] 5.70ns
:23  %tmp_22_i = fmul float %meanReturnB, %meanReturnB

ST_52: tmp_28_i [4/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp

ST_52: tmp_29_i [3/4] 5.70ns
:31  %tmp_29_i = fmul float %meanReturnA, %meanReturnB


 <State 53>: 6.08ns
ST_53: tmp_15_i [2/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_53: tmp_16_i [2/4] 5.70ns
:16  %tmp_16_i = fmul float %meanReturnA, %meanReturnA

ST_53: tmp_21_i [2/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_53: tmp_22_i [2/4] 5.70ns
:23  %tmp_22_i = fmul float %meanReturnB, %meanReturnB

ST_53: tmp_28_i [3/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp

ST_53: tmp_29_i [2/4] 5.70ns
:31  %tmp_29_i = fmul float %meanReturnA, %meanReturnB


 <State 54>: 6.08ns
ST_54: tmp_15_i [1/16] 6.08ns
:15  %tmp_15_i = fdiv float %tmp_14_i, %tmp

ST_54: tmp_16_i [1/4] 5.70ns
:16  %tmp_16_i = fmul float %meanReturnA, %meanReturnA

ST_54: tmp_21_i [1/16] 6.08ns
:22  %tmp_21_i = fdiv float %tmp_20_i, %tmp

ST_54: tmp_22_i [1/4] 5.70ns
:23  %tmp_22_i = fmul float %meanReturnB, %meanReturnB

ST_54: tmp_28_i [2/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp

ST_54: tmp_29_i [1/4] 5.70ns
:31  %tmp_29_i = fmul float %meanReturnA, %meanReturnB


 <State 55>: 7.26ns
ST_55: tmp_17_i [5/5] 7.26ns
:17  %tmp_17_i = fadd float %tmp_15_i, %tmp_16_i

ST_55: tmp_23_i [5/5] 7.26ns
:24  %tmp_23_i = fadd float %tmp_21_i, %tmp_22_i

ST_55: tmp_28_i [1/16] 6.08ns
:30  %tmp_28_i = fdiv float %tmp_27_i, %tmp


 <State 56>: 7.26ns
ST_56: tmp_17_i [4/5] 7.26ns
:17  %tmp_17_i = fadd float %tmp_15_i, %tmp_16_i

ST_56: tmp_23_i [4/5] 7.26ns
:24  %tmp_23_i = fadd float %tmp_21_i, %tmp_22_i

ST_56: covariance [5/5] 7.26ns
:32  %covariance = fadd float %tmp_28_i, %tmp_29_i


 <State 57>: 7.26ns
ST_57: tmp_17_i [3/5] 7.26ns
:17  %tmp_17_i = fadd float %tmp_15_i, %tmp_16_i

ST_57: tmp_23_i [3/5] 7.26ns
:24  %tmp_23_i = fadd float %tmp_21_i, %tmp_22_i

ST_57: covariance [4/5] 7.26ns
:32  %covariance = fadd float %tmp_28_i, %tmp_29_i


 <State 58>: 7.26ns
ST_58: tmp_17_i [2/5] 7.26ns
:17  %tmp_17_i = fadd float %tmp_15_i, %tmp_16_i

ST_58: tmp_23_i [2/5] 7.26ns
:24  %tmp_23_i = fadd float %tmp_21_i, %tmp_22_i

ST_58: covariance [3/5] 7.26ns
:32  %covariance = fadd float %tmp_28_i, %tmp_29_i


 <State 59>: 7.26ns
ST_59: tmp_17_i [1/5] 7.26ns
:17  %tmp_17_i = fadd float %tmp_15_i, %tmp_16_i

ST_59: tmp_23_i [1/5] 7.26ns
:24  %tmp_23_i = fadd float %tmp_21_i, %tmp_22_i

ST_59: covariance [2/5] 7.26ns
:32  %covariance = fadd float %tmp_28_i, %tmp_29_i


 <State 60>: 7.26ns
ST_60: volatilityA [16/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_60: volatilityB [16/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)

ST_60: covariance [1/5] 7.26ns
:32  %covariance = fadd float %tmp_28_i, %tmp_29_i


 <State 61>: 6.24ns
ST_61: volatilityA [15/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_61: volatilityB [15/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 62>: 6.24ns
ST_62: volatilityA [14/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_62: volatilityB [14/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 63>: 6.24ns
ST_63: volatilityA [13/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_63: volatilityB [13/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 64>: 6.24ns
ST_64: volatilityA [12/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_64: volatilityB [12/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 65>: 6.24ns
ST_65: volatilityA [11/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_65: volatilityB [11/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 66>: 6.24ns
ST_66: volatilityA [10/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_66: volatilityB [10/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 67>: 6.24ns
ST_67: volatilityA [9/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_67: volatilityB [9/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 68>: 6.24ns
ST_68: volatilityA [8/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_68: volatilityB [8/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 69>: 6.24ns
ST_69: volatilityA [7/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_69: volatilityB [7/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 70>: 6.24ns
ST_70: volatilityA [6/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_70: volatilityB [6/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 71>: 6.24ns
ST_71: volatilityA [5/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_71: volatilityB [5/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 72>: 6.24ns
ST_72: volatilityA [4/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_72: volatilityB [4/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 73>: 6.24ns
ST_73: volatilityA [3/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_73: volatilityB [3/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 74>: 6.24ns
ST_74: volatilityA [2/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_74: volatilityB [2/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 75>: 6.24ns
ST_75: volatilityA [1/16] 6.24ns
:18  %volatilityA = call float @llvm.sqrt.f32(float %tmp_17_i)

ST_75: volatilityB [1/16] 6.24ns
:25  %volatilityB = call float @llvm.sqrt.f32(float %tmp_23_i)


 <State 76>: 5.70ns
ST_76: tmp_30_i [4/4] 5.70ns
:33  %tmp_30_i = fmul float %volatilityA, %volatilityB


 <State 77>: 5.70ns
ST_77: tmp_30_i [3/4] 5.70ns
:33  %tmp_30_i = fmul float %volatilityA, %volatilityB


 <State 78>: 5.70ns
ST_78: tmp_30_i [2/4] 5.70ns
:33  %tmp_30_i = fmul float %volatilityA, %volatilityB


 <State 79>: 5.70ns
ST_79: tmp_30_i [1/4] 5.70ns
:33  %tmp_30_i = fmul float %volatilityA, %volatilityB


 <State 80>: 6.08ns
ST_80: corr_temp [16/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 81>: 6.08ns
ST_81: corr_temp [15/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 82>: 6.08ns
ST_82: corr_temp [14/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 83>: 6.08ns
ST_83: corr_temp [13/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 84>: 6.08ns
ST_84: corr_temp [12/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 85>: 6.08ns
ST_85: corr_temp [11/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 86>: 6.08ns
ST_86: corr_temp [10/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 87>: 6.08ns
ST_87: corr_temp [9/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 88>: 6.08ns
ST_88: corr_temp [8/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 89>: 6.08ns
ST_89: corr_temp [7/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 90>: 6.08ns
ST_90: corr_temp [6/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 91>: 6.08ns
ST_91: corr_temp [5/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 92>: 6.08ns
ST_92: corr_temp [4/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 93>: 6.08ns
ST_93: corr_temp [3/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 94>: 6.08ns
ST_94: corr_temp [2/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i


 <State 95>: 6.08ns
ST_95: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2147483646, i64 0)

ST_95: tmp_3_i [1/1] 0.00ns
:1  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

ST_95: corr_temp [1/16] 6.08ns
:34  %corr_temp = fdiv float %covariance, %tmp_30_i

ST_95: stg_338 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_95: val_assign [1/1] 0.00ns
:36  %val_assign = bitcast float %corr_temp to i32

ST_95: stg_340 [1/1] 0.00ns
:37  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_correlation_data_V, i32 %val_assign)

ST_95: stg_341 [1/1] 0.00ns
:38  call void @_ssdm_op_Write.axis.volatile.i4P(i4* %out_correlation_keep_V, i4 -1)

ST_95: stg_342 [1/1] 0.00ns
:39  call void @_ssdm_op_Write.axis.volatile.i4P(i4* %out_correlation_strb_V, i4 1)

ST_95: stg_343 [1/1] 0.00ns
:40  call void @_ssdm_op_Write.axis.volatile.i1P(i1* %out_correlation_user_V, i1 false)

ST_95: stg_344 [1/1] 0.00ns
:42  call void @_ssdm_op_Write.axis.volatile.i1P(i1* %out_correlation_last_V, i1 %tmp_33_i)

ST_95: stg_345 [1/1] 0.00ns
:43  call void @_ssdm_op_Write.axis.volatile.i1P(i1* %out_correlation_id_V, i1 false)

ST_95: stg_346 [1/1] 0.00ns
:44  call void @_ssdm_op_Write.axis.volatile.i1P(i1* %out_correlation_dest_V, i1 false)

ST_95: empty_25 [1/1] 0.00ns
:45  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_3_i)

ST_95: stg_348 [1/1] 0.00ns
:47  br label %0


 <State 96>: 0.00ns
ST_96: stg_349 [1/1] 0.00ns
backEnd.1.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ NUMBER_OF_DAYS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x426c7e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ NUMBER_OF_INDICES]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x4f12180; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sum_weight_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x43ab2f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sum_return_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x4d75a30; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sum_weight_returnSquare_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x52058c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sum_weight_return_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x52059c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sum_weight_returnA_returnB_in_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x438a660; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sum_returnA_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x52458f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sum_weight_returnSquareA_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x5240fa0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sum_weight_returnA_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x45e3c10; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_correlation_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4d35c70; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_correlation_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4eb04b0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_correlation_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x525b5e0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_correlation_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x523ffb0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_correlation_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x52c69b0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_correlation_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x45eabb0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_correlation_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4641bb0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
NUMBER_OF_INDICES_read (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
NUMBER_OF_DAYS_read    (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i                  (add              ) [ 0011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_105                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_106                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_107                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_108                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_109                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_110                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_111                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_112                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_113                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_114                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_115                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_24               (sitofp           ) [ 0000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_1_i                (add              ) [ 0000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
stg_118                (br               ) [ 0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
column_index_i         (phi              ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
column_index_cast_i    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_i                (icmp             ) [ 0000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
stg_122                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33_i               (icmp             ) [ 0000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
column_index           (add              ) [ 0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp                    (read             ) [ 0000000010111111111111111111111111111111111111111111111100000000000000000000000000000000000000000]
tmp_10                 (read             ) [ 0000000010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11                 (read             ) [ 0000000010111111111111111111111111111110000000000000000000000000000000000000000000000000000000000]
tmp_12                 (read             ) [ 0000000010111111111111111111111111000000000000000000000000000000000000000000000000000000000000000]
tmp_13                 (read             ) [ 0000000010111111111111111111111111100000000000000000000000000000000000000000000000000000000000000]
tmp_14                 (read             ) [ 0000000010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                 (read             ) [ 0000000010111111111111111111111111111110000000000000000000000000000000000000000000000000000000000]
tmp_16                 (read             ) [ 0000000010111111111111111111111111100000000000000000000000000000000000000000000000000000000000000]
meanReturnA            (fdiv             ) [ 0000000010000000000000000011111111111111111111111111111000000000000000000000000000000000000000000]
meanReturnB            (fdiv             ) [ 0000000010000000000000000011111111111111111111111111111000000000000000000000000000000000000000000]
tmp_12_i               (fmul             ) [ 0000000010000000000000000000001111000000000000000000000000000000000000000000000000000000000000000]
tmp_18_i               (fmul             ) [ 0000000010000000000000000000001111000000000000000000000000000000000000000000000000000000000000000]
tmp_24_i               (fmul             ) [ 0000000010000000000000000000001111100000000000000000000000000000000000000000000000000000000000000]
tmp_13_i               (fmul             ) [ 0000000010000000000000000000000000111110000000000000000000000000000000000000000000000000000000000]
tmp_19_i               (fmul             ) [ 0000000010000000000000000000000000111110000000000000000000000000000000000000000000000000000000000]
tmp_25_i               (fsub             ) [ 0000000010000000000000000000000000011111000000000000000000000000000000000000000000000000000000000]
tmp_26_i               (fmul             ) [ 0000000010000000000000000000000000011111000000000000000000000000000000000000000000000000000000000]
tmp_14_i               (fsub             ) [ 0000000010000000000000000000000000000001111111111111111000000000000000000000000000000000000000000]
tmp_20_i               (fsub             ) [ 0000000010000000000000000000000000000001111111111111111000000000000000000000000000000000000000000]
tmp_27_i               (fsub             ) [ 0000000010000000000000000000000000000000111111111111111100000000000000000000000000000000000000000]
tmp_15_i               (fdiv             ) [ 0000000010000000000000000000000000000000000000000000000111110000000000000000000000000000000000000]
tmp_16_i               (fmul             ) [ 0000000010000000000000000000000000000000000000000000000111110000000000000000000000000000000000000]
tmp_21_i               (fdiv             ) [ 0000000010000000000000000000000000000000000000000000000111110000000000000000000000000000000000000]
tmp_22_i               (fmul             ) [ 0000000010000000000000000000000000000000000000000000000111110000000000000000000000000000000000000]
tmp_29_i               (fmul             ) [ 0000000010000000000000000000000000000000000000000000000111111000000000000000000000000000000000000]
tmp_28_i               (fdiv             ) [ 0000000010000000000000000000000000000000000000000000000011111000000000000000000000000000000000000]
tmp_17_i               (fadd             ) [ 0000000010000000000000000000000000000000000000000000000000001111111111111111000000000000000000000]
tmp_23_i               (fadd             ) [ 0000000010000000000000000000000000000000000000000000000000001111111111111111000000000000000000000]
covariance             (fadd             ) [ 0000000010000000000000000000000000000000000000000000000000000111111111111111111111111111111111110]
volatilityA            (fsqrt            ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000111100000000000000000]
volatilityB            (fsqrt            ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000111100000000000000000]
tmp_30_i               (fmul             ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000011111111111111110]
empty                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_i                (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
corr_temp              (fdiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_338                (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_assign             (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_340                (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_341                (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_342                (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_343                (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_344                (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_345                (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_346                (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_25               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_348                (br               ) [ 0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
stg_349                (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="NUMBER_OF_DAYS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NUMBER_OF_DAYS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="NUMBER_OF_INDICES">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NUMBER_OF_INDICES"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_weight_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_weight_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_return_in_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_return_in_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum_weight_returnSquare_in_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_weight_returnSquare_in_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_weight_return_in_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_weight_return_in_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_weight_returnA_returnB_in_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_weight_returnA_returnB_in_s"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sum_returnA_in_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_returnA_in_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_weight_returnSquareA_in_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_weight_returnSquareA_in_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sum_weight_returnA_in_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_weight_returnA_in_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_correlation_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_correlation_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_correlation_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_correlation_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_correlation_strb_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_correlation_strb_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_correlation_user_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_correlation_user_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_correlation_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_correlation_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_correlation_id_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_correlation_id_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_correlation_dest_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_correlation_dest_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str72"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str71"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str46"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str47"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str42"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str43"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str38"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str39"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str34"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str35"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str30"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str31"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str26"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str27"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str22"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str23"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str18"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str19"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="NUMBER_OF_INDICES_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="NUMBER_OF_INDICES_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="NUMBER_OF_DAYS_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="NUMBER_OF_DAYS_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_10_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_11_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_12_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_13_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_14_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_15_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_16_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="178" class="1004" name="stg_340_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_340/95 "/>
</bind>
</comp>

<comp id="185" class="1004" name="stg_341_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_341/95 "/>
</bind>
</comp>

<comp id="193" class="1004" name="stg_342_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_342/95 "/>
</bind>
</comp>

<comp id="201" class="1004" name="stg_343_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_343/95 "/>
</bind>
</comp>

<comp id="209" class="1004" name="stg_344_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="87"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_344/95 "/>
</bind>
</comp>

<comp id="216" class="1004" name="stg_345_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_345/95 "/>
</bind>
</comp>

<comp id="224" class="1004" name="stg_346_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_346/95 "/>
</bind>
</comp>

<comp id="232" class="1005" name="column_index_i_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="31" slack="1"/>
<pin id="234" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="column_index_i (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="column_index_i_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="31" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_index_i/8 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="21"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_25_i/30 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="25"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_14_i/34 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="25"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_20_i/34 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_27_i/35 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="32" slack="1"/>
<pin id="263" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_17_i/55 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="32" slack="1"/>
<pin id="267" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_23_i/55 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="0" index="1" bw="32" slack="2"/>
<pin id="271" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="covariance/56 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_12_i/26 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_i/26 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="32" slack="17"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_24_i/26 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="32" slack="21"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_13_i/30 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="0" index="1" bw="32" slack="21"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_19_i/30 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="6"/>
<pin id="296" dir="0" index="1" bw="32" slack="22"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_26_i/31 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="26"/>
<pin id="300" dir="0" index="1" bw="32" slack="26"/>
<pin id="301" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_16_i/51 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="26"/>
<pin id="304" dir="0" index="1" bw="32" slack="26"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_22_i/51 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="26"/>
<pin id="308" dir="0" index="1" bw="32" slack="26"/>
<pin id="309" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_29_i/51 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="0" index="1" bw="32" slack="1"/>
<pin id="313" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_30_i/76 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="32" slack="3"/>
<pin id="317" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="meanReturnA/10 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="0" index="1" bw="32" slack="3"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="meanReturnB/10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="0" index="1" bw="32" slack="30"/>
<pin id="325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_15_i/39 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="0" index="1" bw="32" slack="30"/>
<pin id="329" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_21_i/39 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="0" index="1" bw="32" slack="31"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_28_i/40 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="20"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="corr_temp/80 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_i_24/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="1"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="volatilityA/60 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="volatilityB/60 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_1_i_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="6"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="column_index_cast_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="31" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="column_index_cast_i/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_2_i_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="7"/>
<pin id="369" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_33_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="1"/>
<pin id="374" dir="1" index="2" bw="1" slack="87"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33_i/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="column_index_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="31" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="column_index/8 "/>
</bind>
</comp>

<comp id="382" class="1004" name="val_assign_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_assign/95 "/>
</bind>
</comp>

<comp id="387" class="1005" name="NUMBER_OF_INDICES_read_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="6"/>
<pin id="389" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="NUMBER_OF_INDICES_read "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_i_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_i_24_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="3"/>
<pin id="400" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i_24 "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_1_i_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_2_i_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_33_i_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="87"/>
<pin id="415" dir="1" index="1" bw="1" slack="87"/>
</pin_list>
<bind>
<opset="tmp_33_i "/>
</bind>
</comp>

<comp id="418" class="1005" name="column_index_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="0"/>
<pin id="420" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="column_index "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="30"/>
<pin id="425" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_10_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_11_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="25"/>
<pin id="437" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_12_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="17"/>
<pin id="442" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_13_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="21"/>
<pin id="448" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_14_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_15_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="25"/>
<pin id="458" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_16_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="21"/>
<pin id="463" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="467" class="1005" name="meanReturnA_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="meanReturnA "/>
</bind>
</comp>

<comp id="476" class="1005" name="meanReturnB_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="meanReturnB "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_12_i_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_i "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_18_i_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_i "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_24_i_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_i "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_13_i_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_19_i_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_i "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_25_i_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25_i "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_26_i_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26_i "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_14_i_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_i "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_20_i_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_i "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_27_i_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_i "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_15_i_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_16_i_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_i "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_21_i_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_i "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_22_i_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_i "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_29_i_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="2"/>
<pin id="557" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_29_i "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_28_i_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28_i "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_17_i_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_i "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_23_i_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_i "/>
</bind>
</comp>

<comp id="575" class="1005" name="covariance_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="20"/>
<pin id="577" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="covariance "/>
</bind>
</comp>

<comp id="580" class="1005" name="volatilityA_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="volatilityA "/>
</bind>
</comp>

<comp id="585" class="1005" name="volatilityB_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="volatilityB "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_30_i_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="84" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="84" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="84" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="84" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="84" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="84" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="84" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="84" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="104" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="106" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="108" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="106" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="110" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="112" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="114" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="112" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="112" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="114" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="112" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="114" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="82" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="276"><net_src comp="86" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="86" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="345"><net_src comp="88" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="88" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="124" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="36" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="236" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="362" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="236" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="82" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="334" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="390"><net_src comp="118" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="396"><net_src comp="351" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="401"><net_src comp="338" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="407"><net_src comp="357" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="412"><net_src comp="366" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="371" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="421"><net_src comp="376" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="426"><net_src comp="130" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="433"><net_src comp="136" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="438"><net_src comp="142" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="443"><net_src comp="148" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="449"><net_src comp="154" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="454"><net_src comp="160" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="459"><net_src comp="166" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="464"><net_src comp="172" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="470"><net_src comp="314" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="473"><net_src comp="467" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="474"><net_src comp="467" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="479"><net_src comp="318" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="483"><net_src comp="476" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="488"><net_src comp="272" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="493"><net_src comp="277" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="498"><net_src comp="282" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="503"><net_src comp="286" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="508"><net_src comp="290" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="513"><net_src comp="244" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="518"><net_src comp="294" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="523"><net_src comp="248" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="528"><net_src comp="252" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="533"><net_src comp="256" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="538"><net_src comp="322" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="543"><net_src comp="298" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="548"><net_src comp="326" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="553"><net_src comp="302" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="558"><net_src comp="306" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="563"><net_src comp="330" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="568"><net_src comp="260" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="573"><net_src comp="264" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="578"><net_src comp="268" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="583"><net_src comp="341" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="588"><net_src comp="346" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="593"><net_src comp="310" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="334" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_correlation_data_V | {95 }
	Port: out_correlation_keep_V | {95 }
	Port: out_correlation_strb_V | {95 }
	Port: out_correlation_user_V | {95 }
	Port: out_correlation_last_V | {95 }
	Port: out_correlation_id_V | {95 }
	Port: out_correlation_dest_V | {95 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		column_index_cast_i : 1
		tmp_2_i : 2
		stg_122 : 3
		tmp_33_i : 2
		column_index : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
		val_assign : 1
		stg_340 : 2
		empty_25 : 1
	State 96


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_314             |    0    |   761   |   994   |
|          |             grp_fu_318             |    0    |   761   |   994   |
|   fdiv   |             grp_fu_322             |    0    |   761   |   994   |
|          |             grp_fu_326             |    0    |   761   |   994   |
|          |             grp_fu_330             |    0    |   761   |   994   |
|          |             grp_fu_334             |    0    |   761   |   994   |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_272             |    3    |   143   |   321   |
|          |             grp_fu_277             |    3    |   143   |   321   |
|          |             grp_fu_282             |    3    |   143   |   321   |
|          |             grp_fu_286             |    3    |   143   |   321   |
|   fmul   |             grp_fu_290             |    3    |   143   |   321   |
|          |             grp_fu_294             |    3    |   143   |   321   |
|          |             grp_fu_298             |    3    |   143   |   321   |
|          |             grp_fu_302             |    3    |   143   |   321   |
|          |             grp_fu_306             |    3    |   143   |   321   |
|          |             grp_fu_310             |    3    |   143   |   321   |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_244             |    2    |   205   |   390   |
|          |             grp_fu_248             |    2    |   205   |   390   |
|          |             grp_fu_252             |    2    |   205   |   390   |
|   fadd   |             grp_fu_256             |    2    |   205   |   390   |
|          |             grp_fu_260             |    2    |   205   |   390   |
|          |             grp_fu_264             |    2    |   205   |   390   |
|          |             grp_fu_268             |    2    |   205   |   390   |
|----------|------------------------------------|---------|---------|---------|
|   fsqrt  |             grp_fu_341             |    0    |   516   |   626   |
|          |             grp_fu_346             |    0    |   516   |   626   |
|----------|------------------------------------|---------|---------|---------|
|  sitofp  |             grp_fu_338             |    0    |   340   |   554   |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_i_fu_351            |    0    |    0    |    32   |
|    add   |           tmp_1_i_fu_357           |    0    |    0    |    32   |
|          |         column_index_fu_376        |    0    |    0    |    31   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |           tmp_2_i_fu_366           |    0    |    0    |    40   |
|          |           tmp_33_i_fu_371          |    0    |    0    |    40   |
|----------|------------------------------------|---------|---------|---------|
|          | NUMBER_OF_INDICES_read_read_fu_118 |    0    |    0    |    0    |
|          |   NUMBER_OF_DAYS_read_read_fu_124  |    0    |    0    |    0    |
|          |           tmp_read_fu_130          |    0    |    0    |    0    |
|          |         tmp_10_read_fu_136         |    0    |    0    |    0    |
|   read   |         tmp_11_read_fu_142         |    0    |    0    |    0    |
|          |         tmp_12_read_fu_148         |    0    |    0    |    0    |
|          |         tmp_13_read_fu_154         |    0    |    0    |    0    |
|          |         tmp_14_read_fu_160         |    0    |    0    |    0    |
|          |         tmp_15_read_fu_166         |    0    |    0    |    0    |
|          |         tmp_16_read_fu_172         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |        stg_340_write_fu_178        |    0    |    0    |    0    |
|          |        stg_341_write_fu_185        |    0    |    0    |    0    |
|          |        stg_342_write_fu_193        |    0    |    0    |    0    |
|   write  |        stg_343_write_fu_201        |    0    |    0    |    0    |
|          |        stg_344_write_fu_209        |    0    |    0    |    0    |
|          |        stg_345_write_fu_216        |    0    |    0    |    0    |
|          |        stg_346_write_fu_224        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   zext   |     column_index_cast_i_fu_362     |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    44   |   8803  |  13885  |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|NUMBER_OF_INDICES_read_reg_387|   32   |
|    column_index_i_reg_232    |   31   |
|     column_index_reg_418     |   31   |
|      covariance_reg_575      |   32   |
|      meanReturnA_reg_467     |   32   |
|      meanReturnB_reg_476     |   32   |
|        tmp_10_reg_430        |   32   |
|        tmp_11_reg_435        |   32   |
|       tmp_12_i_reg_485       |   32   |
|        tmp_12_reg_440        |   32   |
|       tmp_13_i_reg_500       |   32   |
|        tmp_13_reg_446        |   32   |
|       tmp_14_i_reg_520       |   32   |
|        tmp_14_reg_451        |   32   |
|       tmp_15_i_reg_535       |   32   |
|        tmp_15_reg_456        |   32   |
|       tmp_16_i_reg_540       |   32   |
|        tmp_16_reg_461        |   32   |
|       tmp_17_i_reg_565       |   32   |
|       tmp_18_i_reg_490       |   32   |
|       tmp_19_i_reg_505       |   32   |
|        tmp_1_i_reg_404       |   32   |
|       tmp_20_i_reg_525       |   32   |
|       tmp_21_i_reg_545       |   32   |
|       tmp_22_i_reg_550       |   32   |
|       tmp_23_i_reg_570       |   32   |
|       tmp_24_i_reg_495       |   32   |
|       tmp_25_i_reg_510       |   32   |
|       tmp_26_i_reg_515       |   32   |
|       tmp_27_i_reg_530       |   32   |
|       tmp_28_i_reg_560       |   32   |
|       tmp_29_i_reg_555       |   32   |
|        tmp_2_i_reg_409       |    1   |
|       tmp_30_i_reg_590       |   32   |
|       tmp_33_i_reg_413       |    1   |
|       tmp_i_24_reg_398       |   32   |
|         tmp_i_reg_393        |   32   |
|          tmp_reg_423         |   32   |
|      volatilityA_reg_580     |   32   |
|      volatilityB_reg_585     |   32   |
+------------------------------+--------+
|             Total            |  1216  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   44   |  8803  |  13885 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |  1216  |    -   |
+-----------+--------+--------+--------+
|   Total   |   44   |  10019 |  13885 |
+-----------+--------+--------+--------+
