

================================================================
== Vitis HLS Report for 'coreConv'
================================================================
* Date:           Sun Dec 12 20:56:31 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        coreConv
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.291 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_1  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     4|        -|        -|    -|
|Expression           |        -|     -|        0|     1379|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     0|      357|      489|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      364|    -|
|Register             |        -|     -|     2522|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|     2879|     2392|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|  192|  280|    0|
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   0|  165|   49|    0|
    |mul_8s_8s_16_1_1_U2    |mul_8s_8s_16_1_1    |        0|   0|    0|   40|    0|
    |mul_8s_8s_16_1_1_U3    |mul_8s_8s_16_1_1    |        0|   0|    0|   40|    0|
    |mul_8s_8s_16_1_1_U4    |mul_8s_8s_16_1_1    |        0|   0|    0|   40|    0|
    |mul_8s_8s_16_1_1_U5    |mul_8s_8s_16_1_1    |        0|   0|    0|   40|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        0|   0|  357|  489|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------+-----------------------------+--------------+
    |            Instance            |            Module           |  Expression  |
    +--------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_8s_16s_17_4_1_U6  |mac_muladd_8s_8s_16s_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_17_4_1_U7  |mac_muladd_8s_8s_16s_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_17_4_1_U8  |mac_muladd_8s_8s_16s_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_17_4_1_U9  |mac_muladd_8s_8s_16s_17_4_1  |  i0 + i1 * i2|
    +--------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln144_2_fu_996_p2             |         +|   0|  0|  18|          32|          32|
    |add_ln144_6_fu_1014_p2            |         +|   0|  0|  18|          32|          32|
    |add_ln170_1_fu_1056_p2            |         +|   0|  0|  18|          32|          32|
    |add_ln170_2_fu_1026_p2            |         +|   0|  0|  18|          32|          32|
    |add_ln170_3_fu_1032_p2            |         +|   0|  0|  18|          32|          32|
    |add_ln170_5_fu_1075_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln170_6_fu_1081_p2            |         +|   0|  0|  18|          32|          32|
    |add_ln170_7_fu_1038_p2            |         +|   0|  0|  18|          32|          32|
    |add_ln170_8_fu_1044_p2            |         +|   0|  0|  18|          32|          32|
    |add_ln170_fu_1050_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln94_1_fu_1188_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln94_fu_1136_p2               |         +|   0|  0|  16|           9|           1|
    |conv_acc_1_fu_1062_p2             |         +|   0|  0|  18|          32|          32|
    |conv_acc_2_fu_1020_p2             |         +|   0|  0|  18|          32|          32|
    |conv_acc_3_fu_1087_p2             |         +|   0|  0|  18|          32|          32|
    |conv_acc_fu_1002_p2               |         +|   0|  0|  18|          32|          32|
    |conv_inner_cnt_1_fu_909_p2        |         +|   0|  0|  39|          32|           1|
    |conv_sum_bias_1_fu_1339_p2        |         +|   0|  0|  16|           9|           9|
    |conv_sum_bias_fu_1231_p2          |         +|   0|  0|  16|           9|           9|
    |conv_with_rnd_bit_1_fu_1182_p2    |         +|   0|  0|  39|          32|           1|
    |conv_with_rnd_bit_fu_1130_p2      |         +|   0|  0|  39|          32|           1|
    |k_1_fu_665_p2                     |         +|   0|  0|  39|          32|           1|
    |sub113_fu_591_p2                  |         +|   0|  0|  39|          32|           2|
    |sub150_fu_621_p2                  |         +|   0|  0|  18|          10|          10|
    |sub175_fu_655_p2                  |         +|   0|  0|  18|           9|           2|
    |tmp_fu_611_p2                     |         +|   0|  0|  16|           9|           2|
    |sub151_fu_627_p2                  |         -|   0|  0|  18|          10|          10|
    |sub174_fu_649_p2                  |         -|   0|  0|  18|           9|           9|
    |and_ln186_1_fu_1361_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln186_fu_1253_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_io               |       and|   0|  0|   2|           1|           1|
    |ap_condition_258                  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_predicate_op90_read_state4     |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ashr_ln181_1_fu_1158_p2           |      ashr|   0|  0|  92|          32|          32|
    |ashr_ln181_fu_1106_p2             |      ashr|   0|  0|  92|          32|          32|
    |ashr_ln192_1_fu_1325_p2           |      ashr|   0|  0|  16|           8|           8|
    |ashr_ln192_fu_1217_p2             |      ashr|   0|  0|  16|           8|           8|
    |icmp_ln101_fu_671_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln104_fu_679_p2              |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln163_fu_904_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln184_1_fu_1312_p2           |      icmp|   0|  0|  16|          24|           1|
    |icmp_ln184_fu_1204_p2             |      icmp|   0|  0|  16|          24|           1|
    |icmp_ln186_1_fu_1317_p2           |      icmp|   0|  0|  20|          32|          10|
    |icmp_ln186_fu_1209_p2             |      icmp|   0|  0|  20|          32|          10|
    |shr_fu_637_p2                     |      lshr|   0|  0|  92|           2|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln181_1_fu_1170_p2             |        or|   0|  0|  32|          32|          32|
    |or_ln181_2_fu_1124_p2             |        or|   0|  0|   9|           9|           9|
    |or_ln181_3_fu_1176_p2             |        or|   0|  0|   9|           9|           9|
    |or_ln181_fu_1118_p2               |        or|   0|  0|  32|          32|          32|
    |or_ln186_1_fu_1375_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln186_fu_1267_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln192_1_fu_1334_p2             |        or|   0|  0|   9|           1|           9|
    |or_ln192_fu_1226_p2               |        or|   0|  0|   9|           1|           9|
    |conv_ch_in_lane_1_fu_1305_p3      |    select|   0|  0|   8|           1|           8|
    |conv_ch_in_lane_2_fu_1401_p3      |    select|   0|  0|   7|           1|           1|
    |conv_ch_in_lane_3_fu_1413_p3      |    select|   0|  0|   8|           1|           8|
    |conv_ch_in_lane_fu_1293_p3        |    select|   0|  0|   7|           1|           1|
    |conv_final_1_fu_1381_p3           |    select|   0|  0|   8|           1|           8|
    |conv_final_fu_1273_p3             |    select|   0|  0|   8|           1|           8|
    |conv_sign_exten_1_fu_1152_p3      |    select|   0|  0|  32|           1|          32|
    |conv_sign_exten_fu_1100_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln186_2_fu_1367_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln186_fu_1259_p3           |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |neg_fu_643_p2                     |       xor|   0|  0|  32|          32|           2|
    |xor_ln184_1_fu_1355_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln184_fu_1247_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1379|        1128|         949|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  31|          6|    1|          6|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                |   9|          2|    1|          2|
    |ap_phi_mux_empty_38_phi_fu_418_p4      |   9|          2|   32|         64|
    |ap_phi_mux_empty_39_phi_fu_431_p4      |   9|          2|   32|         64|
    |ap_phi_mux_empty_40_phi_fu_445_p4      |   9|          2|   32|         64|
    |ap_phi_mux_empty_44_phi_fu_500_p4      |   9|          2|   32|         64|
    |ap_phi_mux_empty_45_phi_fu_513_p4      |   9|          2|   32|         64|
    |ap_phi_mux_empty_46_phi_fu_527_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_38_reg_414  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_39_reg_426  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_40_reg_440  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_41_reg_454  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_42_reg_468  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_43_reg_482  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_44_reg_496  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_45_reg_508  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_46_reg_522  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_47_reg_536  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_48_reg_550  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_49_reg_564  |   9|          2|   32|         64|
    |bias_in_TDATA_blk_n                    |   9|          2|    1|          2|
    |conv_inner_cnt_fu_168                  |   9|          2|   32|         64|
    |conv_out_TDATA_blk_n                   |   9|          2|    1|          2|
    |data_in_TDATA_blk_n                    |   9|          2|    1|          2|
    |empty_39_reg_426                       |   9|          2|   32|         64|
    |empty_40_reg_440                       |   9|          2|   32|         64|
    |empty_41_reg_454                       |   9|          2|   32|         64|
    |empty_42_reg_468                       |   9|          2|   32|         64|
    |empty_43_reg_482                       |   9|          2|   32|         64|
    |empty_45_reg_508                       |   9|          2|   32|         64|
    |empty_46_reg_522                       |   9|          2|   32|         64|
    |empty_47_reg_536                       |   9|          2|   32|         64|
    |empty_48_reg_550                       |   9|          2|   32|         64|
    |empty_49_reg_564                       |   9|          2|   32|         64|
    |k_reg_271                              |   9|          2|   32|         64|
    |weight_in_TDATA_blk_n                  |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 364|         80|  968|       1940|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln170_3_reg_1684                      |  32|   0|   32|          0|
    |add_ln170_8_reg_1689                      |  32|   0|   32|          0|
    |add_ln94_1_reg_1734                       |   9|   0|    9|          0|
    |add_ln94_reg_1719                         |   9|   0|    9|          0|
    |ap_CS_fsm                                 |   5|   0|    5|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                     |   0|   0|    1|          1|
    |ap_int_blocking_n_reg                     |   0|   0|    1|          1|
    |ap_phi_reg_pp0_iter1_empty_38_reg_414     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_39_reg_426     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_40_reg_440     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_41_reg_454     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_42_reg_468     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_43_reg_482     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_44_reg_496     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_45_reg_508     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_46_reg_522     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_47_reg_536     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_48_reg_550     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_49_reg_564     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_38_reg_414     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_39_reg_426     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_40_reg_440     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_41_reg_454     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_42_reg_468     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_43_reg_482     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_44_reg_496     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_45_reg_508     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_46_reg_522     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_47_reg_536     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_48_reg_550     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_49_reg_564     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_38_reg_414     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_39_reg_426     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_40_reg_440     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_41_reg_454     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_42_reg_468     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_43_reg_482     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_44_reg_496     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_45_reg_508     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_46_reg_522     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_47_reg_536     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_48_reg_550     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_49_reg_564     |  32|   0|   32|          0|
    |ap_rst_n_inv                              |   1|   0|    1|          0|
    |ap_rst_reg_1                              |   1|   0|    1|          0|
    |ap_rst_reg_2                              |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                     |   1|   0|    1|          0|
    |bias_1_fu_176                             |   8|   0|    8|          0|
    |bias_1_load_reg_1649                      |   8|   0|    8|          0|
    |bias_fu_172                               |   8|   0|    8|          0|
    |bias_load_reg_1644                        |   8|   0|    8|          0|
    |conv_acc_1_reg_1694                       |  32|   0|   32|          0|
    |conv_acc_2_reg_1679                       |  32|   0|   32|          0|
    |conv_acc_3_reg_1704                       |  32|   0|   32|          0|
    |conv_acc_reg_1674                         |  32|   0|   32|          0|
    |conv_inner_cnt_fu_168                     |  32|   0|   32|          0|
    |conv_with_rnd_bit_1_reg_1729              |  32|   0|   32|          0|
    |conv_with_rnd_bit_reg_1714                |  32|   0|   32|          0|
    |empty_39_reg_426                          |  32|   0|   32|          0|
    |empty_40_reg_440                          |  32|   0|   32|          0|
    |empty_41_reg_454                          |  32|   0|   32|          0|
    |empty_42_reg_468                          |  32|   0|   32|          0|
    |empty_43_reg_482                          |  32|   0|   32|          0|
    |empty_45_reg_508                          |  32|   0|   32|          0|
    |empty_46_reg_522                          |  32|   0|   32|          0|
    |empty_47_reg_536                          |  32|   0|   32|          0|
    |empty_48_reg_550                          |  32|   0|   32|          0|
    |empty_49_reg_564                          |  32|   0|   32|          0|
    |empty_reg_1513                            |   1|   0|    1|          0|
    |icmp_ln101_reg_1552                       |   1|   0|    1|          0|
    |icmp_ln104_reg_1556                       |   1|   0|    1|          0|
    |icmp_ln163_reg_1640                       |   1|   0|    1|          0|
    |k_reg_271                                 |  32|   0|   32|          0|
    |mac_data_lane_1_reg_1570                  |   8|   0|    8|          0|
    |mac_data_lane_1_reg_1570_pp0_iter1_reg    |   8|   0|    8|          0|
    |mac_data_lane_4_reg_1580                  |   8|   0|    8|          0|
    |mac_data_lane_4_reg_1580_pp0_iter1_reg    |   8|   0|    8|          0|
    |mac_data_lane_5_reg_1590                  |   8|   0|    8|          0|
    |mac_data_lane_5_reg_1590_pp0_iter1_reg    |   8|   0|    8|          0|
    |mac_data_lane_reg_1560                    |   8|   0|    8|          0|
    |mac_data_lane_reg_1560_pp0_iter1_reg      |   8|   0|    8|          0|
    |mac_weight_lane_1_reg_1575                |   8|   0|    8|          0|
    |mac_weight_lane_1_reg_1575_pp0_iter1_reg  |   8|   0|    8|          0|
    |mac_weight_lane_4_reg_1585                |   8|   0|    8|          0|
    |mac_weight_lane_4_reg_1585_pp0_iter1_reg  |   8|   0|    8|          0|
    |mac_weight_lane_5_reg_1595                |   8|   0|    8|          0|
    |mac_weight_lane_5_reg_1595_pp0_iter1_reg  |   8|   0|    8|          0|
    |mac_weight_lane_reg_1565                  |   8|   0|    8|          0|
    |mac_weight_lane_reg_1565_pp0_iter1_reg    |   8|   0|    8|          0|
    |mul_reg_1519                              |  32|   0|   32|          0|
    |neg_reg_1535                              |  32|   0|   32|          0|
    |sext_ln101_reg_1541                       |  32|   0|   32|          0|
    |sub113_reg_1524                           |  32|   0|   32|          0|
    |sub151_cast_reg_1529                      |  32|   0|   32|          0|
    |tmp_1_reg_1699                            |   1|   0|    1|          0|
    |tmp_2_reg_1724                            |  24|   0|   24|          0|
    |tmp_4_reg_1709                            |   1|   0|    1|          0|
    |tmp_5_reg_1739                            |  24|   0|   24|          0|
    |bias_1_load_reg_1649                      |  64|  32|    8|          0|
    |bias_load_reg_1644                        |  64|  32|    8|          0|
    |icmp_ln101_reg_1552                       |  64|  32|    1|          0|
    |icmp_ln104_reg_1556                       |  64|  32|    1|          0|
    |icmp_ln163_reg_1640                       |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |2522| 160| 2223|          2|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |    Source Object   |    C Type    |
+-----------------------+-----+-----+---------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|             control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|            coreConv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|            coreConv|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|            coreConv|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|            coreConv|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|            coreConv|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|            coreConv|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|            coreConv|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|            coreConv|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|            coreConv|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|            coreConv|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|            coreConv|  return value|
|bias_in_TDATA          |   in|   16|           axis|    bias_in_V_data_V|       pointer|
|bias_in_TVALID         |   in|    1|           axis|    bias_in_V_last_V|       pointer|
|bias_in_TREADY         |  out|    1|           axis|    bias_in_V_last_V|       pointer|
|bias_in_TLAST          |   in|    1|           axis|    bias_in_V_last_V|       pointer|
|bias_in_TKEEP          |   in|    2|           axis|    bias_in_V_keep_V|       pointer|
|bias_in_TSTRB          |   in|    2|           axis|    bias_in_V_strb_V|       pointer|
|weight_in_TDATA        |   in|   64|           axis|  weight_in_V_data_V|       pointer|
|weight_in_TVALID       |   in|    1|           axis|  weight_in_V_last_V|       pointer|
|weight_in_TREADY       |  out|    1|           axis|  weight_in_V_last_V|       pointer|
|weight_in_TLAST        |   in|    1|           axis|  weight_in_V_last_V|       pointer|
|weight_in_TKEEP        |   in|    8|           axis|  weight_in_V_keep_V|       pointer|
|weight_in_TSTRB        |   in|    8|           axis|  weight_in_V_strb_V|       pointer|
|data_in_TDATA          |   in|   64|           axis|    data_in_V_data_V|       pointer|
|data_in_TVALID         |   in|    1|           axis|    data_in_V_last_V|       pointer|
|data_in_TREADY         |  out|    1|           axis|    data_in_V_last_V|       pointer|
|data_in_TLAST          |   in|    1|           axis|    data_in_V_last_V|       pointer|
|data_in_TKEEP          |   in|    8|           axis|    data_in_V_keep_V|       pointer|
|data_in_TSTRB          |   in|    8|           axis|    data_in_V_strb_V|       pointer|
|conv_out_TDATA         |  out|   16|           axis|   conv_out_V_data_V|       pointer|
|conv_out_TVALID        |  out|    1|           axis|   conv_out_V_last_V|       pointer|
|conv_out_TREADY        |   in|    1|           axis|   conv_out_V_last_V|       pointer|
|conv_out_TLAST         |  out|    1|           axis|   conv_out_V_last_V|       pointer|
|conv_out_TKEEP         |  out|    2|           axis|   conv_out_V_keep_V|       pointer|
|conv_out_TSTRB         |  out|    2|           axis|   conv_out_V_strb_V|       pointer|
+-----------------------+-----+-----+---------------+--------------------+--------------+

