<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>RISC-V CPU (RV32I) — Samuel Ryoo</title>
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
  <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600;700&display=swap" rel="stylesheet">
  <link rel="stylesheet" href="../../assets/style.css" />
</head>
<body>
<header class="site-header">
  <a class="brand" href="../../index.html">Samuel Ryoo</a>
  <button class="nav__toggle" aria-expanded="false" aria-controls="nav-list">Menu</button>
  <nav class="nav" aria-label="Primary">
    <ul id="nav-list" class="nav__list">
      <li><a href="../../index.html">Home</a></li>
      <li><a href="../../projects.html" aria-current="page">Projects</a></li>
      <li><a href="../../resume.html">Resume</a></li>
      <li><a href="../../contact.html">Contact</a></li>
    </ul>
  </nav>
</header>

<main class="container">
  <!-- HERO STACK -->
  <section class="hero-stack">
    <h1 class="project-title">RISC-V CPU (RV32I)</h1>
    <p class="project-sub">Single-cycle 32-bit core designed in Verilog with clean interfaces and thorough testbenches.</p>
    <div class="project-meta">
      <span class="badge">Verilog</span>
      <span class="badge">ModelSim</span>
      <span class="badge">CPU</span>
      <span class="badge">Digital Design</span>
    </div>

    <div class="hero-image">
      <!-- Add your image at /images/riscv-hero.jpg -->
      <!-- <img src="../../images/riscv-hero.jpg" alt="RISC-V CPU overview"> -->
    </div>
  </section>

  <!-- DETAILS -->
  <section class="soft-block prose">
    <p><strong class="soft-label">Skills learned</strong> control vs. datapath separation, ALU flags and condition handling, instruction decode & immediate formats, and waveform-driven debugging with systematic testbenching.</p>
    <p><strong class="soft-label">My role</strong> architected the datapath and control modules, implemented RV32I ops, and authored testbenches to validate each unit and integration behavior.</p>
    <p><strong class="soft-label">Challenges</strong> correct signed overflow/borrow propagation and flag timing, coordinating module boundaries to keep interfaces stable while iterating on internals.</p>
    <p><strong class="soft-label">Outcome</strong> all tests pass with clean waveforms; the design is modular, documented, and easy to extend with pipeline or peripheral interfaces later.</p>
  </section>

  <!-- OPTIONAL: secondary images -->
  <section class="gallery">
    <div class="gallery__item span-6">
      <!-- <img class="gallery__img" src="../../images/riscv-diagram-1.jpg" alt="Datapath diagram"> -->
    </div>
    <div class="gallery__item span-6">
      <!-- <img class="gallery__img" src="../../images/riscv-waveforms.jpg" alt="Simulation waveforms"> -->
    </div>
  </section>
</main>

<footer class="site-footer">© <span id="year"></span> Samuel Ryoo</footer>
<script src="../../assets/main.js"></script>
</body>
</html>
