--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Lab7.twx Lab7.ncd -o Lab7.twr Lab7.pcf -ucf Lab7.ucf

Design file:              Lab7.ncd
Physical constraint file: Lab7.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock BTCLR to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Com0        |        10.163(R)|      SLOW  |         5.854(R)|      FAST  |XLXN_7            |   0.000|
Com1        |        10.261(R)|      SLOW  |         5.914(R)|      FAST  |XLXN_7            |   0.000|
Com2        |         9.742(R)|      SLOW  |         5.524(R)|      FAST  |XLXN_7            |   0.000|
Com3        |         9.984(R)|      SLOW  |         5.713(R)|      FAST  |XLXN_7            |   0.000|
a_P41       |        10.136(R)|      SLOW  |         5.402(R)|      FAST  |XLXN_68           |   0.000|
            |        10.978(R)|      SLOW  |         5.882(R)|      FAST  |XLXN_7            |   0.000|
b_P40       |        10.238(R)|      SLOW  |         5.668(R)|      FAST  |XLXN_68           |   0.000|
            |        11.080(R)|      SLOW  |         6.117(R)|      FAST  |XLXN_7            |   0.000|
c_P35       |         9.965(R)|      SLOW  |         5.473(R)|      FAST  |XLXN_68           |   0.000|
            |        10.807(R)|      SLOW  |         5.953(R)|      FAST  |XLXN_7            |   0.000|
d_P34       |        10.267(R)|      SLOW  |         5.486(R)|      FAST  |XLXN_68           |   0.000|
            |        11.109(R)|      SLOW  |         6.039(R)|      FAST  |XLXN_7            |   0.000|
e_P32       |         9.651(R)|      SLOW  |         5.339(R)|      FAST  |XLXN_68           |   0.000|
            |        10.618(R)|      SLOW  |         5.788(R)|      FAST  |XLXN_7            |   0.000|
f_P29       |        10.154(R)|      SLOW  |         5.755(R)|      FAST  |XLXN_68           |   0.000|
            |        11.225(R)|      SLOW  |         6.235(R)|      FAST  |XLXN_7            |   0.000|
g_P27       |        10.252(R)|      SLOW  |         5.793(R)|      FAST  |XLXN_68           |   0.000|
            |        11.245(R)|      SLOW  |         6.273(R)|      FAST  |XLXN_7            |   0.000|
p_P26       |         9.083(R)|      SLOW  |         5.211(R)|      FAST  |XLXN_68           |   0.000|
            |        10.367(R)|      SLOW  |         5.836(R)|      FAST  |XLXN_7            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock BT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BT             |    0.883|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BTCLR
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BT             |    0.284|         |         |         |
BTCLR          |    2.401|    0.467|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTCLR          |    5.185|    5.185|         |         |
CLK            |    1.785|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 21 03:24:25 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



