// Seed: 808871066
module module_0;
  logic id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri id_4,
    output wor id_5,
    input tri0 id_6,
    output wire id_7,
    input tri0 id_8,
    input wand id_9,
    input supply0 id_10,
    output uwire id_11,
    input uwire id_12,
    output supply1 id_13
    , id_23, id_24,
    input tri0 id_14,
    output wire id_15,
    input supply0 id_16,
    input uwire id_17,
    output wand id_18,
    input supply0 id_19,
    input tri1 id_20,
    input tri id_21
);
  wire id_25;
  wire id_26;
  ;
  assign id_11 = 1'd0;
  wire id_27;
  module_0 modCall_1 ();
  logic [7:0] id_28 = id_2;
  assign id_13 = 1'h0 + -1 + 1 === -1 ? id_28[1==-1] : -1 == ~id_16;
endmodule
