Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Fri Mar 28 14:24:40 2025
| Host             : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command          : report_power -file MAIN_Top_power_routed.rpt -pb MAIN_Top_power_summary_routed.pb -rpx MAIN_Top_power_routed.rpx
| Design           : MAIN_Top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 11.834       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 11.663       |
| Device Static (W)        | 0.171        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 25.8         |
| Junction Temperature (C) | 84.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.285 |      731 |       --- |             --- |
|   LUT as Logic           |     1.143 |      291 |     20800 |            1.40 |
|   Register               |     0.063 |      260 |     41600 |            0.63 |
|   CARRY4                 |     0.057 |       23 |      8150 |            0.28 |
|   LUT as Distributed RAM |     0.015 |        8 |      9600 |            0.08 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |     0.001 |        1 |     32600 |           <0.01 |
|   Others                 |     0.000 |       29 |       --- |             --- |
| Signals                  |     1.201 |      569 |       --- |             --- |
| I/O                      |     9.177 |       24 |       106 |           22.64 |
| Static Power             |     0.171 |          |           |                 |
| Total                    |    11.834 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     2.602 |       2.510 |      0.091 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.771 |       0.749 |      0.022 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     4.337 |       4.336 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| MAIN_Top              |    11.663 |
|   U_Top_Module        |     0.572 |
|     U_Data_Save       |     0.009 |
|     U_FIFO_RX         |     0.068 |
|       U_FIFO_CU       |     0.053 |
|       U_REG_FILE      |     0.015 |
|     U_FIFO_TX         |     0.071 |
|       U_FIFO_CU       |     0.071 |
|     U_Uart_FSM        |     0.424 |
|       U_BAUD_Tick_Gen |     0.174 |
|       U_UART_TX       |     0.062 |
|       U_Uart_rx       |     0.188 |
|   U_Top_StopWatch     |     1.829 |
|     U_Btn_Clear_DB    |     0.222 |
|     U_Btn_Run_DB      |     0.230 |
|     U_Fnd_Ctrl        |     0.704 |
|       U_Clk_Divider   |     0.218 |
|       U_counter_8     |     0.486 |
|     U_StopWatch_dp    |     0.067 |
|       U_CLK_Div       |     0.014 |
|       U_Time_Hour     |     0.040 |
|       U_Time_Min      |     0.010 |
|     U_Stopwatch       |     0.011 |
|     U_clock_dp        |     0.595 |
|       U_CLK_Div       |     0.174 |
|       U_Time_Hour     |     0.027 |
|       U_Time_Min      |     0.135 |
|       U_Time_Msec     |     0.166 |
|       U_Time_Sec      |     0.092 |
+-----------------------+-----------+


