Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Fri Nov 13 14:04:06 2015
| Host         : MD1CYTZC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file ZynqDesign_wrapper_control_sets_placed.rpt
| Design       : ZynqDesign_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   111 |
| Minimum Number of register sites lost to control set restrictions |   341 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             275 |           87 |
| No           | No                    | Yes                    |             101 |           32 |
| No           | Yes                   | No                     |             401 |          131 |
| Yes          | No                    | No                     |             482 |          112 |
| Yes          | No                    | Yes                    |              51 |           10 |
| Yes          | Yes                   | No                     |             333 |           87 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal              |                                                                                                         Enable Signal                                                                                                         |                                                                                                      Set/Reset Signal                                                                                                      | Slice Load Count | Bel Load Count |
+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ZynqDesign_i/ethernetlite_0/U0/O0_out |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crcokdelay                                                                                                                                                  |                1 |              1 |
|  ZynqDesign_i/ethernetlite_0/U0/C      |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  ZynqDesign_i/ethernetlite_0/U0/C      |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  ZynqDesign_i/ethernetlite_0/U0/C      |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  ZynqDesign_i/ethernetlite_0/U0/O0_out |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/grstd1.grst_full.grst_f.rst_d3_reg                                                                                                                  |                1 |              2 |
|  ZynqDesign_i/ethernetlite_0/U0/O0_out |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              2 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                               |                                                                                                                                                                                                                            |                1 |              2 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                   |                1 |              2 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              3 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              3 |
|  ZynqDesign_i/ethernetlite_0/U0/O0_out |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                1 |              3 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                      |                1 |              4 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                        |                                                                                                                                                                                                                            |                1 |              4 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                     | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                              |                1 |              4 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                  |                                                                                                                                                                                                                            |                2 |              4 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                      |                                                                                                                                                                                                                            |                2 |              4 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q[0]_i_1_n_0                                                                                                                              |                2 |              4 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                      | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                   |                1 |              4 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                 |                                                                                                                                                                                                                            |                1 |              4 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/SR[0]                     |                2 |              4 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                      |                                                                                                                                                                                                                            |                1 |              4 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                       |                1 |              4 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                      | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                   |                1 |              4 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1                                                                                                                      | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                 |                1 |              4 |
|  ZynqDesign_i/clk_wiz_0/inst/clk_out1  | ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI                                                                                                                                                       |                                                                                                                                                                                                                            |                1 |              4 |
|  ZynqDesign_i/clk_wiz_0/inst/clk_out1  | ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/D[0]                                                                                                                                                     | ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                             |                1 |              4 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                      |                1 |              4 |
|  ZynqDesign_i/ethernetlite_0/U0/C      |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                   |                1 |              5 |
|  ZynqDesign_i/clk_wiz_0/inst/clk_out1  | ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/Q[0]                                                                                                                                                                            | ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                             |                1 |              5 |
|  ZynqDesign_i/clk_wiz_0/inst/clk_out1  | ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/tx_in_reg_en                                                                                                                                                                    | ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                             |                1 |              5 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                    | ZynqDesign_i/gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                            |                1 |              5 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/gpio_btns/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                         |                2 |              5 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/count[0]_i_1__1_n_0                                                                                                                      | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                 |                1 |              5 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/count_reg[4]_1[0]                                                                                                                  | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                 |                1 |              5 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                 |                1 |              5 |
|  ZynqDesign_i/ethernetlite_0/U0/O0_out |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/scndry_out                                                                                                                                                           |                2 |              5 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                             | ZynqDesign_i/gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                            |                2 |              5 |
|  ZynqDesign_i/ethernetlite_0/U0/O0_out | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                   | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              5 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/rst_ps7_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                               |                2 |              5 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/gpr1.dout_i_reg[5][0]                                                                                                                                          | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              6 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/grstd1.grst_full.grst_f.rst_d3_reg                                                                                                                  |                3 |              6 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/rst_ps7_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                   | ZynqDesign_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                         |                2 |              6 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/status_reg_reg[5]_0[0]                                                                                                                                 |                                                                                                                                                                                                                            |                1 |              6 |
|  ZynqDesign_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                               |                                                                                                                                                                                                                            |                2 |              7 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt[6]_i_1_n_0                                                                                                                                   |                5 |              7 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                    | ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                            |                3 |              8 |
|  ZynqDesign_i/ethernetlite_0/U0/C      | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                   |                                                                                                                                                                                                                            |                1 |              8 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/E[0]                                                                                                                                                           | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  ZynqDesign_i/ethernetlite_0/U0/O0_out | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1_reg[3][0] | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/gpio_sws/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                          |                3 |              8 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                             | ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                            |                2 |              8 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                              | ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                             |                2 |              8 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                     | ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                             |                3 |              8 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                   | ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                            |                1 |              8 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                                                                                             |                2 |              8 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                   |                                                                                                                                                                                                                            |                1 |              8 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/gpio_leds/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                         |                3 |              8 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                        | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                 |                2 |              8 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out_reg[15]_0                                                                                                                                                       | ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out_reg[6]_1                                                                                                                                                     |                3 |             10 |
|  ZynqDesign_i/ethernetlite_0/U0/C      |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/scndry_out                                                                                                                                                           |                4 |             11 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0                                                                                                                                   | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                 |                4 |             11 |
|  ZynqDesign_i/ethernetlite_0/U0/C      | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                   | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                2 |             12 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_0                                                                                                                                                   | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                 |                3 |             12 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/tx_addr_en                                                                                                                                             | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txbuffer_addr_reg[11]                                                                                                                               |                3 |             12 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                    |                                                                                                                                                                                                                            |                3 |             12 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                   | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rx_addr_en                                                                                                                                                     | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr_reg[11]                                                                                                                                       |                3 |             12 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                  |                                                                                                                                                                                                                            |                6 |             12 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                 |                                                                                                                                                                                                                            |                4 |             12 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                 |                                                                                                                                                                                                                            |                3 |             12 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txNibbleCnt_pad_reg[11][0]                                                                                                                             | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                 |                4 |             12 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                        |                                                                                                                                                                                                                            |                6 |             12 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                 |                                                                                                                                                                                                                            |                5 |             12 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                     |                5 |             13 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                            |                                                                                                                                                                                                                            |                4 |             13 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                 |                                                                                                                                                                                                                            |                3 |             14 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                               |                                                                                                                                                                                                                            |                2 |             14 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                3 |             16 |
|  ZynqDesign_i/ethernetlite_0/U0/O0_out |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/ping_pkt_lenth_reg[15][0]                                                                                                                                                    | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                 |                4 |             16 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                         | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                 |                3 |             16 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  ZynqDesign_i/ethernetlite_0/U0/C      |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                3 |             16 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                            |                5 |             20 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                |                                                                                                                                                                                                                            |                4 |             20 |
|  ZynqDesign_i/ethernetlite_0/U0/C      |                                                                                                                                                                                                                               |                                                                                                                                                                                                                            |                4 |             20 |
|  ZynqDesign_i/ethernetlite_0/U0/O0_out |                                                                                                                                                                                                                               |                                                                                                                                                                                                                            |                4 |             21 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                            |                8 |             23 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                             |                7 |             23 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                   | ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                     |               10 |             27 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/arready_i1                                                                                                                                                                   | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                 |                7 |             32 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                   | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/crc_local_reg[31][0]                                                                                                                                        |                8 |             32 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/nibData_reg[0][0]                                                                                                                                      | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                               |                7 |             32 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                               |                                                                                                                                                                                                                            |               10 |             34 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                            |               10 |             35 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                          |                                                                                                                                                                                                                            |               10 |             35 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                               |                                                                                                                                                                                                                            |                8 |             47 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                 |                                                                                                                                                                                                                            |               10 |             47 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                 |                                                                                                                                                                                                                            |               10 |             49 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                 |                                                                                                                                                                                                                            |                7 |             49 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                |                                                                                                                                                                                                                            |               10 |             49 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                |                                                                                                                                                                                                                            |                8 |             49 |
|  ZynqDesign_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                               | ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                             |               14 |             58 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                       |               18 |             73 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                 |               42 |            112 |
|  ZynqDesign_i/ps7/inst/FCLK_CLK0       |                                                                                                                                                                                                                               |                                                                                                                                                                                                                            |               78 |            228 |
+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


