#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec  3 15:26:42 2020
# Process ID: 15908
# Current directory: C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/campbellrobert/Desktop/final/ip_repo/myAXIip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/campbellrobert/Desktop/final/Block Design'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/campbellrobert/Desktop/final/test/test.ip_user_files/bd/test_1/ip/test_1_test_0_0/sim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 844.465 ; gain = 177.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:1378' bound to instance 'design_1_i' of component 'design_1' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:45]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:1397]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:1703]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_i2c_master_0_0' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_i2c_master_0_0_stub.vhdl:5' bound to instance 'i2c_master_0' of component 'design_1_i2c_master_0_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:1710]
INFO: [Synth 8-638] synthesizing module 'design_1_i2c_master_0_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_i2c_master_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:1725]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_mdm_1_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:1758]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:963]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:162]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:831]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (3#1) [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:831]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:1311]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (4#1) [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:963]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:252]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:466]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:520]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:548]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:602]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:630]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (5#1) [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:252]
INFO: [Synth 8-3491] module 'design_1_myAXIip_0_1' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_myAXIip_0_1_stub.vhdl:5' bound to instance 'myAXIip_0' of component 'design_1_myAXIip_0_1' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:1903]
INFO: [Synth 8-638] synthesizing module 'design_1_myAXIip_0_1' [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_myAXIip_0_1_stub.vhdl:43]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:1938]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_sevenseg_0_0' declared at 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_sevenseg_0_0_stub.vhdl:5' bound to instance 'sevenseg_0' of component 'design_1_sevenseg_0_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:1951]
INFO: [Synth 8-638] synthesizing module 'design_1_sevenseg_0_0' [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/.Xil/Vivado-15908-MDD-ECE-FTDG853/realtime/design_1_sevenseg_0_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'design_1' (6#1) [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.vhd:1397]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (7#1) [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 914.234 ; gain = 247.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 914.234 ; gain = 247.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 914.234 ; gain = 247.617
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_myAXIip_0_1/design_1_myAXIip_0_1/design_1_myAXIip_0_1_in_context.xdc] for cell 'design_1_i/myAXIip_0'
Finished Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_myAXIip_0_1/design_1_myAXIip_0_1/design_1_myAXIip_0_1_in_context.xdc] for cell 'design_1_i/myAXIip_0'
Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_i2c_master_0_0/design_1_i2c_master_0_0/design_1_i2c_master_0_0_in_context.xdc] for cell 'design_1_i/i2c_master_0'
Finished Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_i2c_master_0_0/design_1_i2c_master_0_0/design_1_i2c_master_0_0_in_context.xdc] for cell 'design_1_i/i2c_master_0'
Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_0_0/design_1_sevenseg_0_0/design_1_sevenseg_0_0_in_context.xdc] for cell 'design_1_i/sevenseg_0'
Finished Parsing XDC File [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_0_0/design_1_sevenseg_0_0/design_1_sevenseg_0_0_in_context.xdc] for cell 'design_1_i/sevenseg_0'
Parsing XDC File [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/constrs_1/new/test2.xdc]
Finished Parsing XDC File [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/constrs_1/new/test2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/campbellrobert/Desktop/final/test2/test2.srcs/constrs_1/new/test2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1004.242 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.496 ; gain = 339.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.496 ; gain = 339.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for debug[1]. (constraint file  c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_i2c_master_0_0/design_1_i2c_master_0_0/design_1_i2c_master_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for debug[1]. (constraint file  c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_i2c_master_0_0/design_1_i2c_master_0_0/design_1_i2c_master_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for scl_0. (constraint file  c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_i2c_master_0_0/design_1_i2c_master_0_0/design_1_i2c_master_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for scl_0. (constraint file  c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_i2c_master_0_0/design_1_i2c_master_0_0/design_1_i2c_master_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sda_0. (constraint file  c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_i2c_master_0_0/design_1_i2c_master_0_0/design_1_i2c_master_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sda_0. (constraint file  c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_i2c_master_0_0/design_1_i2c_master_0_0/design_1_i2c_master_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/myAXIip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/i2c_master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sevenseg_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.496 ; gain = 339.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.496 ; gain = 339.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1006.496 ; gain = 339.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1006.496 ; gain = 339.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1006.496 ; gain = 339.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1006.496 ; gain = 339.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.754 ; gain = 346.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.754 ; gain = 346.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.754 ; gain = 346.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.754 ; gain = 346.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.754 ; gain = 346.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.754 ; gain = 346.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_clk_wiz_1_0          |         1|
|3     |design_1_i2c_master_0_0       |         1|
|4     |design_1_mdm_1_0              |         1|
|5     |design_1_microblaze_0_0       |         1|
|6     |design_1_myAXIip_0_1          |         1|
|7     |design_1_rst_clk_wiz_1_100M_0 |         1|
|8     |design_1_sevenseg_0_0         |         1|
|9     |design_1_dlmb_bram_if_cntlr_0 |         1|
|10    |design_1_dlmb_v10_0           |         1|
|11    |design_1_ilmb_bram_if_cntlr_0 |         1|
|12    |design_1_ilmb_v10_0           |         1|
|13    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_clk_wiz_1_0_bbox_0           |     1|
|2     |design_1_dlmb_bram_if_cntlr_0_bbox_5  |     1|
|3     |design_1_dlmb_v10_0_bbox_6            |     1|
|4     |design_1_i2c_master_0_0_bbox_1        |     1|
|5     |design_1_ilmb_bram_if_cntlr_0_bbox_7  |     1|
|6     |design_1_ilmb_v10_0_bbox_8            |     1|
|7     |design_1_lmb_bram_0_bbox_9            |     1|
|8     |design_1_mdm_1_0_bbox_2               |     1|
|9     |design_1_microblaze_0_0_bbox_3        |     1|
|10    |design_1_myAXIip_0_1_bbox_10          |     1|
|11    |design_1_rst_clk_wiz_1_100M_0_bbox_11 |     1|
|12    |design_1_sevenseg_0_0_bbox_12         |     1|
|13    |design_1_xbar_0_bbox_4                |     1|
|14    |IBUF                                  |     3|
|15    |OBUF                                  |    19|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1172|
|2     |  design_1_i                  |design_1                              |  1150|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.754 ; gain = 346.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1012.754 ; gain = 253.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.754 ; gain = 346.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1032.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1032.688 ; gain = 618.563
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1032.688 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 15:27:12 2020...
