
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -0.38

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns -0.12

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack -0.12

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: wr_ptr[1]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[1]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[1]$_SDFFE_PN0N_/CK (DFF_X2)
     5   16.90    0.01    0.10    0.10 v wr_ptr[1]$_SDFFE_PN0N_/Q (DFF_X2)
                                         wr_ptr[1] (net)
                  0.01    0.00    0.10 v _5708_/A1 (NAND2_X1)
     1    2.00    0.01    0.02    0.12 ^ _5708_/ZN (NAND2_X1)
                                         _3277_ (net)
                  0.01    0.00    0.12 ^ _5710_/B1 (AOI21_X1)
     1    1.55    0.01    0.01    0.13 v _5710_/ZN (AOI21_X1)
                                         _0601_ (net)
                  0.01    0.00    0.13 v wr_ptr[1]$_SDFFE_PN0N_/D (DFF_X2)
                                  0.13   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wr_ptr[1]$_SDFFE_PN0N_/CK (DFF_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_en[0] (input port clocked by core_clock)
Endpoint: fifo_count[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    6.74    0.00    0.00    0.20 ^ rd_en[0] (in)
                                         rd_en[0] (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X8)
     2   55.67    0.01    0.02    0.22 ^ input1/Z (BUF_X8)
                                         net1 (net)
                  0.06    0.05    0.27 ^ _5763_/A (OAI21_X2)
     1    9.68    0.02    0.04    0.31 v _5763_/ZN (OAI21_X2)
                                         _0627_ (net)
                  0.02    0.00    0.31 v _5764_/A (BUF_X8)
    10   44.48    0.01    0.03    0.34 v _5764_/Z (BUF_X8)
                                         _0628_ (net)
                  0.01    0.01    0.35 v _5765_/A (BUF_X4)
    10   37.10    0.01    0.04    0.38 v _5765_/Z (BUF_X4)
                                         _0629_ (net)
                  0.01    0.00    0.38 v _5766_/A (BUF_X4)
    10   31.94    0.01    0.04    0.42 v _5766_/Z (BUF_X4)
                                         _0630_ (net)
                  0.01    0.00    0.42 v _5767_/A (INV_X2)
     6   19.10    0.02    0.03    0.45 ^ _5767_/ZN (INV_X2)
                                         _0631_ (net)
                  0.02    0.00    0.45 ^ _5768_/A (BUF_X4)
    11   37.10    0.02    0.04    0.50 ^ _5768_/Z (BUF_X4)
                                         _0007_ (net)
                  0.02    0.00    0.50 ^ _7264_/B (HA_X1)
     1    2.15    0.02    0.05    0.55 ^ _7264_/S (HA_X1)
                                         _3899_ (net)
                  0.02    0.00    0.55 ^ _5769_/A1 (NAND2_X1)
     1    3.75    0.01    0.02    0.57 v _5769_/ZN (NAND2_X1)
                                         _0632_ (net)
                  0.01    0.00    0.57 v _5776_/B1 (OAI221_X2)
     4   17.24    0.07    0.08    0.66 ^ _5776_/ZN (OAI221_X2)
                                         _3918_ (net)
                  0.07    0.00    0.66 ^ _7272_/B (HA_X1)
     2    7.76    0.05    0.09    0.74 ^ _7272_/S (HA_X1)
                                         _3919_ (net)
                  0.05    0.00    0.74 ^ _7277_/B (HA_X1)
     1    3.15    0.03    0.06    0.80 ^ _7277_/S (HA_X1)
                                         _3928_ (net)
                  0.03    0.00    0.80 ^ _5783_/A (INV_X1)
     1    3.82    0.01    0.01    0.82 v _5783_/ZN (INV_X1)
                                         _3950_ (net)
                  0.01    0.00    0.82 v _7287_/A (HA_X1)
     2    6.79    0.01    0.04    0.86 v _7287_/CO (HA_X1)
                                         _3879_ (net)
                  0.01    0.00    0.86 v _7258_/A (FA_X1)
     2    6.29    0.02    0.08    0.94 v _7258_/CO (FA_X1)
                                         _3882_ (net)
                  0.02    0.00    0.94 v _7187_/B1 (AOI21_X1)
     1    3.00    0.03    0.04    0.98 ^ _7187_/ZN (AOI21_X1)
                                         _1522_ (net)
                  0.03    0.00    0.98 ^ _7188_/B1 (OAI21_X1)
     1    3.07    0.02    0.02    1.00 v _7188_/ZN (OAI21_X1)
                                         _1523_ (net)
                  0.02    0.00    1.00 v _7189_/B (XOR2_X1)
     1    2.64    0.01    0.06    1.06 v _7189_/Z (XOR2_X1)
                                         _1524_ (net)
                  0.01    0.00    1.06 v _7190_/A2 (NOR2_X1)
     1    1.39    0.01    0.03    1.09 ^ _7190_/ZN (NOR2_X1)
                                         _0017_ (net)
                  0.01    0.00    1.09 ^ fifo_count[4]$_SDFF_PN0_/D (DFF_X2)
                                  1.09   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ fifo_count[4]$_SDFF_PN0_/CK (DFF_X2)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                 -0.12   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_en[0] (input port clocked by core_clock)
Endpoint: fifo_count[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    6.74    0.00    0.00    0.20 ^ rd_en[0] (in)
                                         rd_en[0] (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X8)
     2   55.67    0.01    0.02    0.22 ^ input1/Z (BUF_X8)
                                         net1 (net)
                  0.06    0.05    0.27 ^ _5763_/A (OAI21_X2)
     1    9.68    0.02    0.04    0.31 v _5763_/ZN (OAI21_X2)
                                         _0627_ (net)
                  0.02    0.00    0.31 v _5764_/A (BUF_X8)
    10   44.48    0.01    0.03    0.34 v _5764_/Z (BUF_X8)
                                         _0628_ (net)
                  0.01    0.01    0.35 v _5765_/A (BUF_X4)
    10   37.10    0.01    0.04    0.38 v _5765_/Z (BUF_X4)
                                         _0629_ (net)
                  0.01    0.00    0.38 v _5766_/A (BUF_X4)
    10   31.94    0.01    0.04    0.42 v _5766_/Z (BUF_X4)
                                         _0630_ (net)
                  0.01    0.00    0.42 v _5767_/A (INV_X2)
     6   19.10    0.02    0.03    0.45 ^ _5767_/ZN (INV_X2)
                                         _0631_ (net)
                  0.02    0.00    0.45 ^ _5768_/A (BUF_X4)
    11   37.10    0.02    0.04    0.50 ^ _5768_/Z (BUF_X4)
                                         _0007_ (net)
                  0.02    0.00    0.50 ^ _7264_/B (HA_X1)
     1    2.15    0.02    0.05    0.55 ^ _7264_/S (HA_X1)
                                         _3899_ (net)
                  0.02    0.00    0.55 ^ _5769_/A1 (NAND2_X1)
     1    3.75    0.01    0.02    0.57 v _5769_/ZN (NAND2_X1)
                                         _0632_ (net)
                  0.01    0.00    0.57 v _5776_/B1 (OAI221_X2)
     4   17.24    0.07    0.08    0.66 ^ _5776_/ZN (OAI221_X2)
                                         _3918_ (net)
                  0.07    0.00    0.66 ^ _7272_/B (HA_X1)
     2    7.76    0.05    0.09    0.74 ^ _7272_/S (HA_X1)
                                         _3919_ (net)
                  0.05    0.00    0.74 ^ _7277_/B (HA_X1)
     1    3.15    0.03    0.06    0.80 ^ _7277_/S (HA_X1)
                                         _3928_ (net)
                  0.03    0.00    0.80 ^ _5783_/A (INV_X1)
     1    3.82    0.01    0.01    0.82 v _5783_/ZN (INV_X1)
                                         _3950_ (net)
                  0.01    0.00    0.82 v _7287_/A (HA_X1)
     2    6.79    0.01    0.04    0.86 v _7287_/CO (HA_X1)
                                         _3879_ (net)
                  0.01    0.00    0.86 v _7258_/A (FA_X1)
     2    6.29    0.02    0.08    0.94 v _7258_/CO (FA_X1)
                                         _3882_ (net)
                  0.02    0.00    0.94 v _7187_/B1 (AOI21_X1)
     1    3.00    0.03    0.04    0.98 ^ _7187_/ZN (AOI21_X1)
                                         _1522_ (net)
                  0.03    0.00    0.98 ^ _7188_/B1 (OAI21_X1)
     1    3.07    0.02    0.02    1.00 v _7188_/ZN (OAI21_X1)
                                         _1523_ (net)
                  0.02    0.00    1.00 v _7189_/B (XOR2_X1)
     1    2.64    0.01    0.06    1.06 v _7189_/Z (XOR2_X1)
                                         _1524_ (net)
                  0.01    0.00    1.06 v _7190_/A2 (NOR2_X1)
     1    1.39    0.01    0.03    1.09 ^ _7190_/ZN (NOR2_X1)
                                         _0017_ (net)
                  0.01    0.00    1.09 ^ fifo_count[4]$_SDFF_PN0_/D (DFF_X2)
                                  1.09   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ fifo_count[4]$_SDFF_PN0_/CK (DFF_X2)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                 -0.12   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.11446171253919601

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5765

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
15.067228317260742

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
20.904499053955078

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7208

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 7

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fifo_count[2]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fifo_count[2]$_SDFF_PN0_/CK (DFF_X2)
   0.16    0.16 ^ fifo_count[2]$_SDFF_PN0_/Q (DFF_X2)
   0.05    0.21 ^ _5741_/Z (BUF_X2)
   0.04    0.25 ^ _5742_/ZN (OR2_X1)
   0.02    0.27 v _5763_/ZN (OAI21_X2)
   0.03    0.30 v _5764_/Z (BUF_X8)
   0.04    0.35 v _5765_/Z (BUF_X4)
   0.04    0.38 v _5766_/Z (BUF_X4)
   0.04    0.42 ^ _5767_/ZN (INV_X2)
   0.04    0.46 ^ _5768_/Z (BUF_X4)
   0.05    0.51 ^ _7264_/S (HA_X1)
   0.02    0.54 v _5769_/ZN (NAND2_X1)
   0.08    0.62 ^ _5776_/ZN (OAI221_X2)
   0.09    0.71 ^ _7272_/S (HA_X1)
   0.06    0.77 ^ _7277_/S (HA_X1)
   0.01    0.78 v _5783_/ZN (INV_X1)
   0.04    0.82 v _7287_/CO (HA_X1)
   0.08    0.91 v _7258_/CO (FA_X1)
   0.04    0.94 ^ _7187_/ZN (AOI21_X1)
   0.02    0.96 v _7188_/ZN (OAI21_X1)
   0.06    1.02 v _7189_/Z (XOR2_X1)
   0.03    1.05 ^ _7190_/ZN (NOR2_X1)
   0.00    1.05 ^ fifo_count[4]$_SDFF_PN0_/D (DFF_X2)
           1.05   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ fifo_count[4]$_SDFF_PN0_/CK (DFF_X2)
  -0.03    0.97   library setup time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -1.05   data arrival time
---------------------------------------------------------
          -0.08   slack (VIOLATED)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wr_ptr[1]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[1]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ wr_ptr[1]$_SDFFE_PN0N_/CK (DFF_X2)
   0.10    0.10 v wr_ptr[1]$_SDFFE_PN0N_/Q (DFF_X2)
   0.02    0.12 ^ _5708_/ZN (NAND2_X1)
   0.01    0.13 v _5710_/ZN (AOI21_X1)
   0.00    0.13 v wr_ptr[1]$_SDFFE_PN0N_/D (DFF_X2)
           0.13   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ wr_ptr[1]$_SDFFE_PN0N_/CK (DFF_X2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.13   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.0882

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-0.1204

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-11.064143

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.67e-03   2.76e-03   4.82e-05   9.48e-03  35.0%
Combinational          9.36e-03   8.11e-03   1.39e-04   1.76e-02  65.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.60e-02   1.09e-02   1.87e-04   2.71e-02 100.0%
                          59.2%      40.1%       0.7%
