//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jul 31 20:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_20
.address_size 64

// _Z11IntmaxaddF5PKiS0_Piii$__cuda_local_var_34300_30_non_const_c has been demoted

.visible .entry _Z11IntmaxaddF5PKiS0_Piii(
	.param .u64 _Z11IntmaxaddF5PKiS0_Piii_param_0,
	.param .u64 _Z11IntmaxaddF5PKiS0_Piii_param_1,
	.param .u64 _Z11IntmaxaddF5PKiS0_Piii_param_2,
	.param .u32 _Z11IntmaxaddF5PKiS0_Piii_param_3,
	.param .u32 _Z11IntmaxaddF5PKiS0_Piii_param_4
)
{
	.reg .pred 	%p<6>;
	.reg .s32 	%r<130>;
	.reg .s64 	%rd<31>;
	// demoted variable
	.shared .align 4 .b8 _Z11IntmaxaddF5PKiS0_Piii$__cuda_local_var_34300_30_non_const_c[11520];

	ld.param.u64 	%rd6, [_Z11IntmaxaddF5PKiS0_Piii_param_0];
	ld.param.u64 	%rd7, [_Z11IntmaxaddF5PKiS0_Piii_param_1];
	ld.param.u64 	%rd5, [_Z11IntmaxaddF5PKiS0_Piii_param_2];
	ld.param.u32 	%r62, [_Z11IntmaxaddF5PKiS0_Piii_param_3];
	ld.param.u32 	%r63, [_Z11IntmaxaddF5PKiS0_Piii_param_4];
	cvta.to.global.u64 	%rd8, %rd7;
	mov.u32 	%r64, %nctaid.y;
	mov.u32 	%r65, %ctaid.x;
	mov.u32 	%r66, %ctaid.y;
	mad.lo.s32 	%r67, %r64, %r65, %r66;
	mul.lo.s32 	%r68, %r67, %r62;
	mov.u32 	%r69, %ntid.y;
	mov.u32 	%r70, %tid.x;
	mov.u32 	%r71, %tid.y;
	mad.lo.s32 	%r72, %r69, %r70, %r71;
	mul.lo.s32 	%r73, %r72, %r62;
	cvta.to.global.u64 	%rd9, %rd6;
	mul.wide.s32 	%rd10, %r73, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.u32 	%r119, [%rd11];
	ld.global.u32 	%r118, [%rd11+4];
	ld.global.u32 	%r117, [%rd11+8];
	mul.wide.s32 	%rd12, %r68, 4;
	add.s64 	%rd13, %rd8, %rd12;
	ldu.global.u32 	%r116, [%rd13];
	ldu.global.u32 	%r115, [%rd13+4];
	ldu.global.u32 	%r114, [%rd13+8];
	setp.lt.s32	%p1, %r62, 1;
	@%p1 bra 	BB0_5;

	mov.u32 	%r74, 0;
	mov.u32 	%r113, %r74;

BB0_2:
	.pragma "nounroll";
	mul.wide.s32 	%rd14, %r113, 3;
	mul.wide.u32 	%rd15, %r70, 36;
	mov.u64 	%rd16, _Z11IntmaxaddF5PKiS0_Piii$__cuda_local_var_34300_30_non_const_c;
	add.s64 	%rd17, %rd16, %rd15;
	shl.b64 	%rd18, %rd14, 2;
	add.s64 	%rd30, %rd17, %rd18;
	mov.u32 	%r112, %r74;

BB0_3:
	mov.u32 	%r8, %r112;
	st.shared.u32 	[%rd30], %r74;
	add.s64 	%rd30, %rd30, 4;
	add.s32 	%r9, %r8, 1;
	setp.lt.s32	%p2, %r9, %r62;
	mov.u32 	%r112, %r9;
	@%p2 bra 	BB0_3;

	add.s32 	%r113, %r113, 1;
	setp.lt.s32	%p3, %r113, %r62;
	@%p3 bra 	BB0_2;

BB0_5:
	mul.wide.u32 	%rd19, %r70, 36;
	mov.u64 	%rd20, _Z11IntmaxaddF5PKiS0_Piii$__cuda_local_var_34300_30_non_const_c;
	add.s64 	%rd4, %rd20, %rd19;
	setp.gt.s32	%p4, %r63, 0;
	@%p4 bra 	BB0_7;

	ld.shared.u32 	%r129, [%rd4];
	ld.shared.u32 	%r128, [%rd4+4];
	ld.shared.u32 	%r127, [%rd4+8];
	ld.shared.u32 	%r126, [%rd4+12];
	ld.shared.u32 	%r125, [%rd4+16];
	ld.shared.u32 	%r124, [%rd4+20];
	ld.shared.u32 	%r123, [%rd4+24];
	ld.shared.u32 	%r122, [%rd4+28];
	ld.shared.u32 	%r121, [%rd4+32];
	bra.uni 	BB0_10;

BB0_7:
	ld.shared.u32 	%r121, [%rd4+32];
	ld.shared.u32 	%r122, [%rd4+28];
	ld.shared.u32 	%r123, [%rd4+24];
	ld.shared.u32 	%r124, [%rd4+20];
	ld.shared.u32 	%r125, [%rd4+16];
	mov.u32 	%r120, 0;

BB0_8:
	add.s32 	%r80, %r121, %r116;
	max.s32 	%r129, %r119, %r80;
	add.s32 	%r81, %r122, %r115;
	max.s32 	%r128, %r119, %r81;
	add.s32 	%r82, %r123, %r114;
	max.s32 	%r127, %r119, %r82;
	add.s32 	%r83, %r124, %r116;
	max.s32 	%r126, %r118, %r83;
	add.s32 	%r84, %r125, %r115;
	max.s32 	%r125, %r118, %r84;
	add.s32 	%r85, %r126, %r114;
	max.s32 	%r124, %r118, %r85;
	add.s32 	%r86, %r127, %r116;
	max.s32 	%r123, %r117, %r86;
	add.s32 	%r87, %r128, %r115;
	max.s32 	%r122, %r117, %r87;
	add.s32 	%r88, %r129, %r114;
	max.s32 	%r121, %r117, %r88;
	add.s32 	%r89, %r129, %r116;
	max.s32 	%r119, %r119, %r89;
	max.s32 	%r118, %r118, %r87;
	add.s32 	%r90, %r127, %r114;
	max.s32 	%r117, %r117, %r90;
	add.s32 	%r91, %r119, %r126;
	max.s32 	%r116, %r116, %r91;
	add.s32 	%r92, %r118, %r125;
	max.s32 	%r115, %r115, %r92;
	add.s32 	%r93, %r117, %r124;
	max.s32 	%r114, %r114, %r93;
	add.s32 	%r120, %r120, 1;
	setp.lt.s32	%p5, %r120, %r63;
	@%p5 bra 	BB0_8;

	mul.wide.u32 	%rd21, %r70, 36;
	add.s64 	%rd23, %rd20, %rd21;
	st.shared.u32 	[%rd23+16], %r125;
	st.shared.u32 	[%rd23+12], %r126;
	st.shared.u32 	[%rd23+20], %r124;
	st.shared.u32 	[%rd23+8], %r127;
	st.shared.u32 	[%rd23+24], %r123;
	st.shared.u32 	[%rd23+4], %r128;
	st.shared.u32 	[%rd23+28], %r122;
	st.shared.u32 	[%rd23], %r129;
	st.shared.u32 	[%rd23+32], %r121;

BB0_10:
	mul.lo.s32 	%r96, %r64, %r62;
	mov.u32 	%r97, %nctaid.x;
	mul.lo.s32 	%r98, %r96, %r97;
	mad.lo.s32 	%r108, %r73, %r98, %r68;
	cvta.to.global.u64 	%rd24, %rd5;
	mul.wide.s32 	%rd25, %r108, 4;
	add.s64 	%rd26, %rd24, %rd25;
	st.global.u32 	[%rd26], %r129;
	st.global.u32 	[%rd26+4], %r128;
	st.global.u32 	[%rd26+8], %r127;
	mul.lo.s32 	%r109, %r64, %r97;
	mul.lo.s32 	%r110, %r109, %r62;
	mul.wide.s32 	%rd27, %r110, 4;
	add.s64 	%rd28, %rd26, %rd27;
	st.global.u32 	[%rd28], %r126;
	st.global.u32 	[%rd28+4], %r125;
	st.global.u32 	[%rd28+8], %r124;
	add.s64 	%rd29, %rd28, %rd27;
	st.global.u32 	[%rd29], %r123;
	st.global.u32 	[%rd29+4], %r122;
	st.global.u32 	[%rd29+8], %r121;
	ret;
}


