Info: Generated by version: 23.4 build 79
Info: Starting: Create simulation model
Info: qsys-generate "/home/sam-admin/fgh/basic hps/qsys_top.qsys" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="/home/sam-admin/fgh/basic hps/qsys_top" --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading basic hps/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module onchip_memory2_0
Progress: Parameterizing module pio_1
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: qsys_top.clk_100: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: qsys_top.rst_in: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Info: qsys_top: "Transforming system: qsys_top"
Info: Interconnect is inserted between master agilex_hps.h2f_axi_master and slave onchip_memory2_0.s1 because the master is of type axi4 and the slave is of type avalon.
Info: Interconnect is inserted between master agilex_hps.h2f_lw_axi_master and slave pio_1.s1 because the master is of type axi4 and the slave is of type avalon.
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Info: qsys_top: "Generating: agilex_hps"
Info: qsys_top: "Generating: clk_100"
Info: qsys_top: "Generating: emif_calbus_0"
Info: qsys_top: "Generating: emif_hps"
Info: qsys_top: "Generating: qsys_top_onchip_memory2_0"
Info: qsys_top: "Generating: qsys_top_pio_1"
Info: qsys_top: "Generating: rst_in"
Info: qsys_top: "Generating: user_rst_clkgate_0"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_yigfcli"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_6idghsa"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_translator_1931_d46vvwa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_xjikzeq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_4q6uyiq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1931_iirrl6i"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_7w2ffaa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_m7v5tgi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_zeqxbai"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_pvrwnty"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_g4nzxoa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_daoa7wi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1931_rnbm54y"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_n77vofi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_sejd2qy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_zjcvwny"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_rvmlpmi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_gncw4ji"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_luvkc2q"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: qsys_top: Done "qsys_top" with 34 modules, 49 files
Info: Generating the following file(s) for VCSMX simulator in /home/sam-admin/fgh/basic hps/qsys_top/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /home/sam-admin/fgh/basic hps/qsys_top/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/sam-admin/fgh/basic hps/qsys_top/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/sam-admin/fgh/basic hps/qsys_top/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/sam-admin/fgh/basic hps/qsys_top/sim/ directory:
Info: 	common/vcs_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/sam-admin/fgh/basic hps/qsys_top/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file="/home/sam-admin/fgh/basic hps/qsys_top.qsys" --output-directory="/home/sam-admin/fgh/basic hps/qsys_top/sim/" --use-relative-paths=true
Info: Generating the following file(s) for VCSMX simulator in /home/sam-admin/fgh/basic hps/qsys_top/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for MODELSIM simulator in /home/sam-admin/fgh/basic hps/qsys_top/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/sam-admin/fgh/basic hps/qsys_top/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/sam-admin/fgh/basic hps/qsys_top/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	1 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for VCS simulator in /home/sam-admin/fgh/basic hps/qsys_top/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/sam-admin/fgh/basic hps/qsys_top/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/sam-admin/fgh/basic hps/qsys_top.qsys" --block-symbol-file --output-directory="/home/sam-admin/fgh/basic hps/qsys_top" --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading basic hps/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module onchip_memory2_0
Progress: Parameterizing module pio_1
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: qsys_top.clk_100: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: qsys_top.rst_in: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/sam-admin/fgh/basic hps/qsys_top.qsys" --synthesis=VERILOG --output-directory="/home/sam-admin/fgh/basic hps/qsys_top" --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading basic hps/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module onchip_memory2_0
Progress: Parameterizing module pio_1
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: qsys_top.clk_100: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: qsys_top.rst_in: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Info: qsys_top: "Transforming system: qsys_top"
Info: Interconnect is inserted between master agilex_hps.h2f_axi_master and slave onchip_memory2_0.s1 because the master is of type axi4 and the slave is of type avalon.
Info: Interconnect is inserted between master agilex_hps.h2f_lw_axi_master and slave pio_1.s1 because the master is of type axi4 and the slave is of type avalon.
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Info: qsys_top: "Generating: agilex_hps"
Info: qsys_top: "Generating: clk_100"
Info: qsys_top: "Generating: emif_calbus_0"
Info: qsys_top: "Generating: emif_hps"
Info: qsys_top: "Generating: qsys_top_onchip_memory2_0"
Info: qsys_top: "Generating: qsys_top_pio_1"
Info: qsys_top: "Generating: rst_in"
Info: qsys_top: "Generating: user_rst_clkgate_0"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_yigfcli"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_6idghsa"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_translator_1931_d46vvwa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_xjikzeq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_4q6uyiq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1931_iirrl6i"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_7w2ffaa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_m7v5tgi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_zeqxbai"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_pvrwnty"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_g4nzxoa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_daoa7wi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1931_rnbm54y"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_n77vofi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_sejd2qy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_zjcvwny"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_rvmlpmi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_gncw4ji"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_luvkc2q"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: qsys_top: Done "qsys_top" with 34 modules, 49 files
Info: Finished: Create HDL design files for synthesis
