

================================================================
== Vitis HLS Report for 'write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249'
================================================================
* Date:           Wed Jul 31 17:00:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17036|    17036|  0.170 ms|  0.170 ms|  17036|  17036|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                        Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- _ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset  |    17034|    17034|         8|          1|          1|  17028|       yes|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%q_patch_offset = alloca i32 1"   --->   Operation 11 'alloca' 'q_patch_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_patch = alloca i32 1"   --->   Operation 12 'alloca' 'k_patch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%q_patch_block = alloca i32 1"   --->   Operation 14 'alloca' 'q_patch_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %attn_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln252_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln252_1" [Deit_cpp/src/attention.cpp:240]   --->   Operation 18 'read' 'trunc_ln252_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%attn_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %attn_load" [Deit_cpp/src/attention.cpp:240]   --->   Operation 19 'read' 'attn_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten19"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %q_patch_block"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %k_patch"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %q_patch_offset"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%k_patch_1 = load i8 %k_patch" [Deit_cpp/src/attention.cpp:249]   --->   Operation 26 'load' 'k_patch_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%q_patch_block_1 = load i6 %q_patch_block" [Deit_cpp/src/attention.cpp:245]   --->   Operation 27 'load' 'q_patch_block_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i15 %indvar_flatten19" [Deit_cpp/src/attention.cpp:245]   --->   Operation 28 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i1.i6.i2, i6 %q_patch_block_1, i1 0, i6 %q_patch_block_1, i2 0" [Deit_cpp/src/attention.cpp:249]   --->   Operation 29 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %k_patch_1, i2 0" [Deit_cpp/src/attention.cpp:249]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i10 %shl_ln" [Deit_cpp/src/attention.cpp:252]   --->   Operation 31 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.84ns)   --->   "%add_ln252 = add i15 %or_ln, i15 %zext_ln252" [Deit_cpp/src/attention.cpp:252]   --->   Operation 32 'add' 'add_ln252' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.07ns)   --->   "%icmp_ln245 = icmp_eq  i15 %indvar_flatten19_load, i15 17028" [Deit_cpp/src/attention.cpp:245]   --->   Operation 33 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.84ns)   --->   "%add_ln245_1 = add i15 %indvar_flatten19_load, i15 1" [Deit_cpp/src/attention.cpp:245]   --->   Operation 34 'add' 'add_ln245_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %icmp_ln245, void %for.inc16, void %for.end39.exitStub" [Deit_cpp/src/attention.cpp:245]   --->   Operation 35 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%q_patch_offset_load = load i3 %q_patch_offset" [Deit_cpp/src/attention.cpp:249]   --->   Operation 36 'load' 'q_patch_offset_load' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:247]   --->   Operation 37 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln245 = add i6 %q_patch_block_1, i6 1" [Deit_cpp/src/attention.cpp:245]   --->   Operation 38 'add' 'add_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.94ns)   --->   "%icmp_ln247 = icmp_eq  i11 %indvar_flatten_load, i11 516" [Deit_cpp/src/attention.cpp:247]   --->   Operation 39 'icmp' 'icmp_ln247' <Predicate = (!icmp_ln245)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.39ns)   --->   "%select_ln245 = select i1 %icmp_ln247, i8 0, i8 %k_patch_1" [Deit_cpp/src/attention.cpp:245]   --->   Operation 40 'select' 'select_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_3)   --->   "%or_ln_mid1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i1.i6.i2, i6 %add_ln245, i1 0, i6 %add_ln245, i2 0" [Deit_cpp/src/attention.cpp:249]   --->   Operation 41 'bitconcatenate' 'or_ln_mid1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_3)   --->   "%select_ln245_1 = select i1 %icmp_ln247, i15 %or_ln_mid1, i15 %or_ln" [Deit_cpp/src/attention.cpp:245]   --->   Operation 42 'select' 'select_ln245_1' <Predicate = (!icmp_ln245)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln245)   --->   "%xor_ln245 = xor i1 %icmp_ln247, i1 1" [Deit_cpp/src/attention.cpp:245]   --->   Operation 43 'xor' 'xor_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.58ns)   --->   "%icmp_ln249 = icmp_eq  i3 %q_patch_offset_load, i3 4" [Deit_cpp/src/attention.cpp:249]   --->   Operation 44 'icmp' 'icmp_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln245 = and i1 %icmp_ln249, i1 %xor_ln245" [Deit_cpp/src/attention.cpp:245]   --->   Operation 45 'and' 'and_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.38ns)   --->   "%select_ln245_2 = select i1 %icmp_ln247, i6 %add_ln245, i6 %q_patch_block_1" [Deit_cpp/src/attention.cpp:245]   --->   Operation 46 'select' 'select_ln245_2' <Predicate = (!icmp_ln245)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.76ns)   --->   "%add_ln247 = add i8 %select_ln245, i8 1" [Deit_cpp/src/attention.cpp:247]   --->   Operation 47 'add' 'add_ln247' <Predicate = (!icmp_ln245)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln247)   --->   "%or_ln247 = or i1 %and_ln245, i1 %icmp_ln247" [Deit_cpp/src/attention.cpp:247]   --->   Operation 48 'or' 'or_ln247' <Predicate = (!icmp_ln245)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln247 = select i1 %or_ln247, i3 0, i3 %q_patch_offset_load" [Deit_cpp/src/attention.cpp:247]   --->   Operation 49 'select' 'select_ln247' <Predicate = (!icmp_ln245)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_3)   --->   "%shl_ln249_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln247, i2 0" [Deit_cpp/src/attention.cpp:249]   --->   Operation 50 'bitconcatenate' 'shl_ln249_mid1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_3)   --->   "%zext_ln252_1 = zext i10 %shl_ln249_mid1" [Deit_cpp/src/attention.cpp:252]   --->   Operation 51 'zext' 'zext_ln252_1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln252_3 = add i15 %select_ln245_1, i15 %zext_ln252_1" [Deit_cpp/src/attention.cpp:252]   --->   Operation 52 'add' 'add_ln252_3' <Predicate = (!icmp_ln245)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.39ns)   --->   "%select_ln247_1 = select i1 %and_ln245, i8 %add_ln247, i8 %select_ln245" [Deit_cpp/src/attention.cpp:247]   --->   Operation 53 'select' 'select_ln247_1' <Predicate = (!icmp_ln245)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%trunc_ln252 = trunc i3 %select_ln247" [Deit_cpp/src/attention.cpp:252]   --->   Operation 54 'trunc' 'trunc_ln252' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln252_3, i32 2, i32 14" [Deit_cpp/src/attention.cpp:252]   --->   Operation 55 'partselect' 'tmp' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i1.i6, i6 %add_ln245, i1 0, i6 %add_ln245" [Deit_cpp/src/attention.cpp:252]   --->   Operation 56 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%tmp_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln252, i32 2, i32 14" [Deit_cpp/src/attention.cpp:252]   --->   Operation 57 'partselect' 'tmp_2' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%select_ln245_3 = select i1 %icmp_ln247, i13 %tmp_1, i13 %tmp_2" [Deit_cpp/src/attention.cpp:245]   --->   Operation 58 'select' 'select_ln245_3' <Predicate = (!icmp_ln245)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%select_ln247_2 = select i1 %and_ln245, i13 %tmp, i13 %select_ln245_3" [Deit_cpp/src/attention.cpp:247]   --->   Operation 59 'select' 'select_ln247_2' <Predicate = (!icmp_ln245)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i2.i4, i13 %select_ln247_2, i2 %trunc_ln252, i4 0" [Deit_cpp/src/attention.cpp:252]   --->   Operation 60 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%zext_ln252_4 = zext i19 %shl_ln1" [Deit_cpp/src/attention.cpp:252]   --->   Operation 61 'zext' 'zext_ln252_4' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln252_2 = trunc i3 %select_ln247" [Deit_cpp/src/attention.cpp:252]   --->   Operation 62 'trunc' 'trunc_ln252_2' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln252_1 = add i64 %attn_load_read, i64 %zext_ln252_4" [Deit_cpp/src/attention.cpp:252]   --->   Operation 63 'add' 'add_ln252_1' <Predicate = (!icmp_ln245)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln252_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln252_1, i32 5, i32 63" [Deit_cpp/src/attention.cpp:252]   --->   Operation 64 'partselect' 'trunc_ln252_8' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.67ns)   --->   "%add_ln249 = add i3 %select_ln247, i3 1" [Deit_cpp/src/attention.cpp:249]   --->   Operation 65 'add' 'add_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.79ns)   --->   "%add_ln247_1 = add i11 %indvar_flatten_load, i11 1" [Deit_cpp/src/attention.cpp:247]   --->   Operation 66 'add' 'add_ln247_1' <Predicate = (!icmp_ln245)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%select_ln247_3 = select i1 %icmp_ln247, i11 1, i11 %add_ln247_1" [Deit_cpp/src/attention.cpp:247]   --->   Operation 67 'select' 'select_ln247_3' <Predicate = (!icmp_ln245)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln249 = store i15 %add_ln245_1, i15 %indvar_flatten19" [Deit_cpp/src/attention.cpp:249]   --->   Operation 68 'store' 'store_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.42>
ST_2 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln249 = store i6 %select_ln245_2, i6 %q_patch_block" [Deit_cpp/src/attention.cpp:249]   --->   Operation 69 'store' 'store_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.42>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln249 = store i11 %select_ln247_3, i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:249]   --->   Operation 70 'store' 'store_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln249 = store i8 %select_ln247_1, i8 %k_patch" [Deit_cpp/src/attention.cpp:249]   --->   Operation 71 'store' 'store_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln249 = store i3 %add_ln249, i3 %q_patch_offset" [Deit_cpp/src/attention.cpp:249]   --->   Operation 72 'store' 'store_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 73 [1/1] (1.83ns)   --->   "%attn_stream_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %attn_stream" [Deit_cpp/src/attention.cpp:252]   --->   Operation 73 'read' 'attn_stream_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln252_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln252_2, i4 0" [Deit_cpp/src/attention.cpp:252]   --->   Operation 74 'bitconcatenate' 'trunc_ln252_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln252_2 = zext i128 %attn_stream_read" [Deit_cpp/src/attention.cpp:252]   --->   Operation 75 'zext' 'zext_ln252_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln252_2 = add i5 %trunc_ln252_7, i5 %trunc_ln252_1_read" [Deit_cpp/src/attention.cpp:252]   --->   Operation 76 'add' 'add_ln252_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln252_3 = zext i5 %add_ln252_2" [Deit_cpp/src/attention.cpp:252]   --->   Operation 77 'zext' 'zext_ln252_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.23ns)   --->   "%shl_ln252 = shl i32 65535, i32 %zext_ln252_3" [Deit_cpp/src/attention.cpp:252]   --->   Operation 78 'shl' 'shl_ln252' <Predicate = true> <Delay = 1.23> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln252_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln252_2, i3 0" [Deit_cpp/src/attention.cpp:252]   --->   Operation 79 'bitconcatenate' 'shl_ln252_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln252_5 = zext i8 %shl_ln252_2" [Deit_cpp/src/attention.cpp:252]   --->   Operation 80 'zext' 'zext_ln252_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.51ns)   --->   "%shl_ln252_1 = shl i256 %zext_ln252_2, i256 %zext_ln252_5" [Deit_cpp/src/attention.cpp:252]   --->   Operation 81 'shl' 'shl_ln252_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln252 = sext i59 %trunc_ln252_8" [Deit_cpp/src/attention.cpp:252]   --->   Operation 82 'sext' 'sext_ln252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%inout1_addr = getelementptr i256 %inout1, i64 %sext_ln252" [Deit_cpp/src/attention.cpp:252]   --->   Operation 83 'getelementptr' 'inout1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:252]   --->   Operation 84 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 85 [1/1] (7.30ns)   --->   "%write_ln252 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %inout1_addr, i256 %shl_ln252_1, i32 %shl_ln252" [Deit_cpp/src/attention.cpp:252]   --->   Operation 85 'write' 'write_ln252' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 86 [5/5] (7.30ns)   --->   "%empty_181 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr" [Deit_cpp/src/attention.cpp:252]   --->   Operation 86 'writeresp' 'empty_181' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 87 [4/5] (7.30ns)   --->   "%empty_181 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr" [Deit_cpp/src/attention.cpp:252]   --->   Operation 87 'writeresp' 'empty_181' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 88 [3/5] (7.30ns)   --->   "%empty_181 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr" [Deit_cpp/src/attention.cpp:252]   --->   Operation 88 'writeresp' 'empty_181' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 89 [2/5] (7.30ns)   --->   "%empty_181 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr" [Deit_cpp/src/attention.cpp:252]   --->   Operation 89 'writeresp' 'empty_181' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 97 'ret' 'ret_ln0' <Predicate = (icmp_ln245)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_for_each_q_patch_of"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17028, i64 17028, i64 17028"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln247_for_each_k_patch_ln249_for_each_q_patch_offset_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln251 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:251]   --->   Operation 93 'specpipeline' 'specpipeline_ln251' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Deit_cpp/src/attention.cpp:249]   --->   Operation 94 'specloopname' 'specloopname_ln249' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/5] (7.30ns)   --->   "%empty_181 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr" [Deit_cpp/src/attention.cpp:252]   --->   Operation 95 'writeresp' 'empty_181' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.inc" [Deit_cpp/src/attention.cpp:249]   --->   Operation 96 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten19') [9]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten19' [14]  (0.427 ns)

 <State 2>: 4.03ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', Deit_cpp/src/attention.cpp:247) on local variable 'indvar_flatten' [33]  (0 ns)
	'icmp' operation ('icmp_ln247', Deit_cpp/src/attention.cpp:247) [37]  (0.944 ns)
	'select' operation ('select_ln245', Deit_cpp/src/attention.cpp:245) [38]  (0.393 ns)
	'add' operation ('add_ln247', Deit_cpp/src/attention.cpp:247) [45]  (0.765 ns)
	'add' operation ('add_ln252_3', Deit_cpp/src/attention.cpp:252) [51]  (0.842 ns)
	'select' operation ('select_ln247_2', Deit_cpp/src/attention.cpp:247) [61]  (0 ns)
	'add' operation ('add_ln252_1', Deit_cpp/src/attention.cpp:252) [66]  (1.08 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('inout1_addr', Deit_cpp/src/attention.cpp:252) [76]  (0 ns)
	bus request operation ('empty', Deit_cpp/src/attention.cpp:252) on port 'inout1' (Deit_cpp/src/attention.cpp:252) [77]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln252', Deit_cpp/src/attention.cpp:252) on port 'inout1' (Deit_cpp/src/attention.cpp:252) [78]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_181', Deit_cpp/src/attention.cpp:252) on port 'inout1' (Deit_cpp/src/attention.cpp:252) [79]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_181', Deit_cpp/src/attention.cpp:252) on port 'inout1' (Deit_cpp/src/attention.cpp:252) [79]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_181', Deit_cpp/src/attention.cpp:252) on port 'inout1' (Deit_cpp/src/attention.cpp:252) [79]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_181', Deit_cpp/src/attention.cpp:252) on port 'inout1' (Deit_cpp/src/attention.cpp:252) [79]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_181', Deit_cpp/src/attention.cpp:252) on port 'inout1' (Deit_cpp/src/attention.cpp:252) [79]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
