Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 08:52:48 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_155_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 Delay1No41_instance/Y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.875ns (26.411%)  route 2.438ns (73.589%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 5.786 - 4.000 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.171ns, distribution 1.205ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.155ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=88034, routed)       1.376     2.411    Delay1No41_instance/clk_IBUF_BUFG
    SLICE_X165Y366       FDCE                                         r  Delay1No41_instance/Y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y366       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.490 r  Delay1No41_instance/Y_reg[13]/Q
                         net (fo=4, routed)           0.917     3.407    Delay1No40_instance/Y_reg[33]_0[13]
    SLICE_X138Y391       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.530 r  Delay1No40_instance/geqOp_carry_i_10__5/O
                         net (fo=1, routed)           0.008     3.538    Sum10_5_impl_instance/FPAddSubOp_instance/S[6]
    SLICE_X138Y391       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.653 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.679    Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X138Y392       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.694 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.720    Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X138Y393       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.772 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.164     3.936    Delay1No40_instance/CO[0]
    SLICE_X137Y393       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     4.061 r  Delay1No40_instance/shiftedFracY_d1[49]_i_8__5/O
                         net (fo=2, routed)           0.133     4.194    Delay1No40_instance/shiftedFracY_d1[49]_i_8__5_n_0
    SLICE_X139Y393       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.346 r  Delay1No40_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.142     4.488    Delay1No40_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X138Y393       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     4.524 r  Delay1No40_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=33, routed)          0.393     4.917    Delay1No41_instance/shiftVal__5[0]
    SLICE_X137Y385       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     4.970 r  Delay1No41_instance/shiftedFracY_d1[17]_i_3__5/O
                         net (fo=5, routed)           0.297     5.267    Delay1No41_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X138Y390       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.356 r  Delay1No41_instance/shiftedFracY_d1[29]_i_2__5/O
                         net (fo=2, routed)           0.283     5.639    Delay1No40_instance/Y_reg[26]_0[6]
    SLICE_X135Y389       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     5.675 r  Delay1No40_instance/shiftedFracY_d1[13]_i_1__5/O
                         net (fo=1, routed)           0.049     5.724    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY[2]
    SLICE_X135Y389       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=88034, routed)       1.045     5.786    Sum10_5_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X135Y389       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
                         clock pessimism              0.366     6.152    
                         clock uncertainty           -0.035     6.116    
    SLICE_X135Y389       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.141    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.141    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  0.417    




